Commit | Line | Data |
---|---|---|
56a62fc8 JB |
1 | /******************************************************************************* |
2 | * | |
3 | * Intel Ethernet Controller XL710 Family Linux Driver | |
67be6eb2 | 4 | * Copyright(c) 2013 - 2016 Intel Corporation. |
56a62fc8 JB |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms and conditions of the GNU General Public License, | |
8 | * version 2, as published by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope it will be useful, but WITHOUT | |
11 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | * more details. | |
14 | * | |
dc641b73 GR |
15 | * You should have received a copy of the GNU General Public License along |
16 | * with this program. If not, see <http://www.gnu.org/licenses/>. | |
56a62fc8 JB |
17 | * |
18 | * The full GNU General Public License is included in this distribution in | |
19 | * the file called "COPYING". | |
20 | * | |
21 | * Contact Information: | |
22 | * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | |
23 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
24 | * | |
25 | ******************************************************************************/ | |
26 | ||
27 | #include "i40e_type.h" | |
28 | #include "i40e_adminq.h" | |
29 | #include "i40e_prototype.h" | |
30 | #include "i40e_virtchnl.h" | |
31 | ||
32 | /** | |
33 | * i40e_set_mac_type - Sets MAC type | |
34 | * @hw: pointer to the HW structure | |
35 | * | |
36 | * This function sets the mac type of the adapter based on the | |
37 | * vendor ID and device ID stored in the hw structure. | |
38 | **/ | |
39 | static i40e_status i40e_set_mac_type(struct i40e_hw *hw) | |
40 | { | |
41 | i40e_status status = 0; | |
42 | ||
43 | if (hw->vendor_id == PCI_VENDOR_ID_INTEL) { | |
44 | switch (hw->device_id) { | |
ab60085e | 45 | case I40E_DEV_ID_SFP_XL710: |
ab60085e | 46 | case I40E_DEV_ID_QEMU: |
ab60085e SN |
47 | case I40E_DEV_ID_KX_B: |
48 | case I40E_DEV_ID_KX_C: | |
ab60085e SN |
49 | case I40E_DEV_ID_QSFP_A: |
50 | case I40E_DEV_ID_QSFP_B: | |
51 | case I40E_DEV_ID_QSFP_C: | |
5960d33f | 52 | case I40E_DEV_ID_10G_BASE_T: |
bc5166b9 | 53 | case I40E_DEV_ID_10G_BASE_T4: |
ae24b409 | 54 | case I40E_DEV_ID_20G_KR2: |
48a3b512 | 55 | case I40E_DEV_ID_20G_KR2_A: |
56a62fc8 JB |
56 | hw->mac.type = I40E_MAC_XL710; |
57 | break; | |
35dae51d ASJ |
58 | case I40E_DEV_ID_KX_X722: |
59 | case I40E_DEV_ID_QSFP_X722: | |
87e6c1d7 ASJ |
60 | case I40E_DEV_ID_SFP_X722: |
61 | case I40E_DEV_ID_1G_BASE_T_X722: | |
62 | case I40E_DEV_ID_10G_BASE_T_X722: | |
d6bf58c2 | 63 | case I40E_DEV_ID_SFP_I_X722: |
bccf4744 | 64 | case I40E_DEV_ID_QSFP_I_X722: |
87e6c1d7 ASJ |
65 | hw->mac.type = I40E_MAC_X722; |
66 | break; | |
56a62fc8 JB |
67 | default: |
68 | hw->mac.type = I40E_MAC_GENERIC; | |
69 | break; | |
70 | } | |
71 | } else { | |
72 | status = I40E_ERR_DEVICE_NOT_SUPPORTED; | |
73 | } | |
74 | ||
75 | hw_dbg(hw, "i40e_set_mac_type found mac: %d, returns: %d\n", | |
76 | hw->mac.type, status); | |
77 | return status; | |
78 | } | |
79 | ||
f1c7e72e SN |
80 | /** |
81 | * i40e_aq_str - convert AQ err code to a string | |
82 | * @hw: pointer to the HW structure | |
83 | * @aq_err: the AQ error code to convert | |
84 | **/ | |
4e68adfe | 85 | const char *i40e_aq_str(struct i40e_hw *hw, enum i40e_admin_queue_err aq_err) |
f1c7e72e SN |
86 | { |
87 | switch (aq_err) { | |
88 | case I40E_AQ_RC_OK: | |
89 | return "OK"; | |
90 | case I40E_AQ_RC_EPERM: | |
91 | return "I40E_AQ_RC_EPERM"; | |
92 | case I40E_AQ_RC_ENOENT: | |
93 | return "I40E_AQ_RC_ENOENT"; | |
94 | case I40E_AQ_RC_ESRCH: | |
95 | return "I40E_AQ_RC_ESRCH"; | |
96 | case I40E_AQ_RC_EINTR: | |
97 | return "I40E_AQ_RC_EINTR"; | |
98 | case I40E_AQ_RC_EIO: | |
99 | return "I40E_AQ_RC_EIO"; | |
100 | case I40E_AQ_RC_ENXIO: | |
101 | return "I40E_AQ_RC_ENXIO"; | |
102 | case I40E_AQ_RC_E2BIG: | |
103 | return "I40E_AQ_RC_E2BIG"; | |
104 | case I40E_AQ_RC_EAGAIN: | |
105 | return "I40E_AQ_RC_EAGAIN"; | |
106 | case I40E_AQ_RC_ENOMEM: | |
107 | return "I40E_AQ_RC_ENOMEM"; | |
108 | case I40E_AQ_RC_EACCES: | |
109 | return "I40E_AQ_RC_EACCES"; | |
110 | case I40E_AQ_RC_EFAULT: | |
111 | return "I40E_AQ_RC_EFAULT"; | |
112 | case I40E_AQ_RC_EBUSY: | |
113 | return "I40E_AQ_RC_EBUSY"; | |
114 | case I40E_AQ_RC_EEXIST: | |
115 | return "I40E_AQ_RC_EEXIST"; | |
116 | case I40E_AQ_RC_EINVAL: | |
117 | return "I40E_AQ_RC_EINVAL"; | |
118 | case I40E_AQ_RC_ENOTTY: | |
119 | return "I40E_AQ_RC_ENOTTY"; | |
120 | case I40E_AQ_RC_ENOSPC: | |
121 | return "I40E_AQ_RC_ENOSPC"; | |
122 | case I40E_AQ_RC_ENOSYS: | |
123 | return "I40E_AQ_RC_ENOSYS"; | |
124 | case I40E_AQ_RC_ERANGE: | |
125 | return "I40E_AQ_RC_ERANGE"; | |
126 | case I40E_AQ_RC_EFLUSHED: | |
127 | return "I40E_AQ_RC_EFLUSHED"; | |
128 | case I40E_AQ_RC_BAD_ADDR: | |
129 | return "I40E_AQ_RC_BAD_ADDR"; | |
130 | case I40E_AQ_RC_EMODE: | |
131 | return "I40E_AQ_RC_EMODE"; | |
132 | case I40E_AQ_RC_EFBIG: | |
133 | return "I40E_AQ_RC_EFBIG"; | |
134 | } | |
135 | ||
136 | snprintf(hw->err_str, sizeof(hw->err_str), "%d", aq_err); | |
137 | return hw->err_str; | |
138 | } | |
139 | ||
140 | /** | |
141 | * i40e_stat_str - convert status err code to a string | |
142 | * @hw: pointer to the HW structure | |
143 | * @stat_err: the status error code to convert | |
144 | **/ | |
4e68adfe | 145 | const char *i40e_stat_str(struct i40e_hw *hw, i40e_status stat_err) |
f1c7e72e SN |
146 | { |
147 | switch (stat_err) { | |
148 | case 0: | |
149 | return "OK"; | |
150 | case I40E_ERR_NVM: | |
151 | return "I40E_ERR_NVM"; | |
152 | case I40E_ERR_NVM_CHECKSUM: | |
153 | return "I40E_ERR_NVM_CHECKSUM"; | |
154 | case I40E_ERR_PHY: | |
155 | return "I40E_ERR_PHY"; | |
156 | case I40E_ERR_CONFIG: | |
157 | return "I40E_ERR_CONFIG"; | |
158 | case I40E_ERR_PARAM: | |
159 | return "I40E_ERR_PARAM"; | |
160 | case I40E_ERR_MAC_TYPE: | |
161 | return "I40E_ERR_MAC_TYPE"; | |
162 | case I40E_ERR_UNKNOWN_PHY: | |
163 | return "I40E_ERR_UNKNOWN_PHY"; | |
164 | case I40E_ERR_LINK_SETUP: | |
165 | return "I40E_ERR_LINK_SETUP"; | |
166 | case I40E_ERR_ADAPTER_STOPPED: | |
167 | return "I40E_ERR_ADAPTER_STOPPED"; | |
168 | case I40E_ERR_INVALID_MAC_ADDR: | |
169 | return "I40E_ERR_INVALID_MAC_ADDR"; | |
170 | case I40E_ERR_DEVICE_NOT_SUPPORTED: | |
171 | return "I40E_ERR_DEVICE_NOT_SUPPORTED"; | |
172 | case I40E_ERR_MASTER_REQUESTS_PENDING: | |
173 | return "I40E_ERR_MASTER_REQUESTS_PENDING"; | |
174 | case I40E_ERR_INVALID_LINK_SETTINGS: | |
175 | return "I40E_ERR_INVALID_LINK_SETTINGS"; | |
176 | case I40E_ERR_AUTONEG_NOT_COMPLETE: | |
177 | return "I40E_ERR_AUTONEG_NOT_COMPLETE"; | |
178 | case I40E_ERR_RESET_FAILED: | |
179 | return "I40E_ERR_RESET_FAILED"; | |
180 | case I40E_ERR_SWFW_SYNC: | |
181 | return "I40E_ERR_SWFW_SYNC"; | |
182 | case I40E_ERR_NO_AVAILABLE_VSI: | |
183 | return "I40E_ERR_NO_AVAILABLE_VSI"; | |
184 | case I40E_ERR_NO_MEMORY: | |
185 | return "I40E_ERR_NO_MEMORY"; | |
186 | case I40E_ERR_BAD_PTR: | |
187 | return "I40E_ERR_BAD_PTR"; | |
188 | case I40E_ERR_RING_FULL: | |
189 | return "I40E_ERR_RING_FULL"; | |
190 | case I40E_ERR_INVALID_PD_ID: | |
191 | return "I40E_ERR_INVALID_PD_ID"; | |
192 | case I40E_ERR_INVALID_QP_ID: | |
193 | return "I40E_ERR_INVALID_QP_ID"; | |
194 | case I40E_ERR_INVALID_CQ_ID: | |
195 | return "I40E_ERR_INVALID_CQ_ID"; | |
196 | case I40E_ERR_INVALID_CEQ_ID: | |
197 | return "I40E_ERR_INVALID_CEQ_ID"; | |
198 | case I40E_ERR_INVALID_AEQ_ID: | |
199 | return "I40E_ERR_INVALID_AEQ_ID"; | |
200 | case I40E_ERR_INVALID_SIZE: | |
201 | return "I40E_ERR_INVALID_SIZE"; | |
202 | case I40E_ERR_INVALID_ARP_INDEX: | |
203 | return "I40E_ERR_INVALID_ARP_INDEX"; | |
204 | case I40E_ERR_INVALID_FPM_FUNC_ID: | |
205 | return "I40E_ERR_INVALID_FPM_FUNC_ID"; | |
206 | case I40E_ERR_QP_INVALID_MSG_SIZE: | |
207 | return "I40E_ERR_QP_INVALID_MSG_SIZE"; | |
208 | case I40E_ERR_QP_TOOMANY_WRS_POSTED: | |
209 | return "I40E_ERR_QP_TOOMANY_WRS_POSTED"; | |
210 | case I40E_ERR_INVALID_FRAG_COUNT: | |
211 | return "I40E_ERR_INVALID_FRAG_COUNT"; | |
212 | case I40E_ERR_QUEUE_EMPTY: | |
213 | return "I40E_ERR_QUEUE_EMPTY"; | |
214 | case I40E_ERR_INVALID_ALIGNMENT: | |
215 | return "I40E_ERR_INVALID_ALIGNMENT"; | |
216 | case I40E_ERR_FLUSHED_QUEUE: | |
217 | return "I40E_ERR_FLUSHED_QUEUE"; | |
218 | case I40E_ERR_INVALID_PUSH_PAGE_INDEX: | |
219 | return "I40E_ERR_INVALID_PUSH_PAGE_INDEX"; | |
220 | case I40E_ERR_INVALID_IMM_DATA_SIZE: | |
221 | return "I40E_ERR_INVALID_IMM_DATA_SIZE"; | |
222 | case I40E_ERR_TIMEOUT: | |
223 | return "I40E_ERR_TIMEOUT"; | |
224 | case I40E_ERR_OPCODE_MISMATCH: | |
225 | return "I40E_ERR_OPCODE_MISMATCH"; | |
226 | case I40E_ERR_CQP_COMPL_ERROR: | |
227 | return "I40E_ERR_CQP_COMPL_ERROR"; | |
228 | case I40E_ERR_INVALID_VF_ID: | |
229 | return "I40E_ERR_INVALID_VF_ID"; | |
230 | case I40E_ERR_INVALID_HMCFN_ID: | |
231 | return "I40E_ERR_INVALID_HMCFN_ID"; | |
232 | case I40E_ERR_BACKING_PAGE_ERROR: | |
233 | return "I40E_ERR_BACKING_PAGE_ERROR"; | |
234 | case I40E_ERR_NO_PBLCHUNKS_AVAILABLE: | |
235 | return "I40E_ERR_NO_PBLCHUNKS_AVAILABLE"; | |
236 | case I40E_ERR_INVALID_PBLE_INDEX: | |
237 | return "I40E_ERR_INVALID_PBLE_INDEX"; | |
238 | case I40E_ERR_INVALID_SD_INDEX: | |
239 | return "I40E_ERR_INVALID_SD_INDEX"; | |
240 | case I40E_ERR_INVALID_PAGE_DESC_INDEX: | |
241 | return "I40E_ERR_INVALID_PAGE_DESC_INDEX"; | |
242 | case I40E_ERR_INVALID_SD_TYPE: | |
243 | return "I40E_ERR_INVALID_SD_TYPE"; | |
244 | case I40E_ERR_MEMCPY_FAILED: | |
245 | return "I40E_ERR_MEMCPY_FAILED"; | |
246 | case I40E_ERR_INVALID_HMC_OBJ_INDEX: | |
247 | return "I40E_ERR_INVALID_HMC_OBJ_INDEX"; | |
248 | case I40E_ERR_INVALID_HMC_OBJ_COUNT: | |
249 | return "I40E_ERR_INVALID_HMC_OBJ_COUNT"; | |
250 | case I40E_ERR_INVALID_SRQ_ARM_LIMIT: | |
251 | return "I40E_ERR_INVALID_SRQ_ARM_LIMIT"; | |
252 | case I40E_ERR_SRQ_ENABLED: | |
253 | return "I40E_ERR_SRQ_ENABLED"; | |
254 | case I40E_ERR_ADMIN_QUEUE_ERROR: | |
255 | return "I40E_ERR_ADMIN_QUEUE_ERROR"; | |
256 | case I40E_ERR_ADMIN_QUEUE_TIMEOUT: | |
257 | return "I40E_ERR_ADMIN_QUEUE_TIMEOUT"; | |
258 | case I40E_ERR_BUF_TOO_SHORT: | |
259 | return "I40E_ERR_BUF_TOO_SHORT"; | |
260 | case I40E_ERR_ADMIN_QUEUE_FULL: | |
261 | return "I40E_ERR_ADMIN_QUEUE_FULL"; | |
262 | case I40E_ERR_ADMIN_QUEUE_NO_WORK: | |
263 | return "I40E_ERR_ADMIN_QUEUE_NO_WORK"; | |
264 | case I40E_ERR_BAD_IWARP_CQE: | |
265 | return "I40E_ERR_BAD_IWARP_CQE"; | |
266 | case I40E_ERR_NVM_BLANK_MODE: | |
267 | return "I40E_ERR_NVM_BLANK_MODE"; | |
268 | case I40E_ERR_NOT_IMPLEMENTED: | |
269 | return "I40E_ERR_NOT_IMPLEMENTED"; | |
270 | case I40E_ERR_PE_DOORBELL_NOT_ENABLED: | |
271 | return "I40E_ERR_PE_DOORBELL_NOT_ENABLED"; | |
272 | case I40E_ERR_DIAG_TEST_FAILED: | |
273 | return "I40E_ERR_DIAG_TEST_FAILED"; | |
274 | case I40E_ERR_NOT_READY: | |
275 | return "I40E_ERR_NOT_READY"; | |
276 | case I40E_NOT_SUPPORTED: | |
277 | return "I40E_NOT_SUPPORTED"; | |
278 | case I40E_ERR_FIRMWARE_API_VERSION: | |
279 | return "I40E_ERR_FIRMWARE_API_VERSION"; | |
280 | } | |
281 | ||
282 | snprintf(hw->err_str, sizeof(hw->err_str), "%d", stat_err); | |
283 | return hw->err_str; | |
284 | } | |
285 | ||
56a62fc8 JB |
286 | /** |
287 | * i40e_debug_aq | |
288 | * @hw: debug mask related to admin queue | |
98d44381 JK |
289 | * @mask: debug mask |
290 | * @desc: pointer to admin queue descriptor | |
56a62fc8 | 291 | * @buffer: pointer to command buffer |
f905dd62 | 292 | * @buf_len: max length of buffer |
56a62fc8 JB |
293 | * |
294 | * Dumps debug log about adminq command with descriptor contents. | |
295 | **/ | |
296 | void i40e_debug_aq(struct i40e_hw *hw, enum i40e_debug_mask mask, void *desc, | |
f905dd62 | 297 | void *buffer, u16 buf_len) |
56a62fc8 JB |
298 | { |
299 | struct i40e_aq_desc *aq_desc = (struct i40e_aq_desc *)desc; | |
f905dd62 | 300 | u16 len = le16_to_cpu(aq_desc->datalen); |
37a2973a SN |
301 | u8 *buf = (u8 *)buffer; |
302 | u16 i = 0; | |
56a62fc8 JB |
303 | |
304 | if ((!(mask & hw->debug_mask)) || (desc == NULL)) | |
305 | return; | |
306 | ||
307 | i40e_debug(hw, mask, | |
308 | "AQ CMD: opcode 0x%04X, flags 0x%04X, datalen 0x%04X, retval 0x%04X\n", | |
f1abd7db PSJ |
309 | le16_to_cpu(aq_desc->opcode), |
310 | le16_to_cpu(aq_desc->flags), | |
311 | le16_to_cpu(aq_desc->datalen), | |
312 | le16_to_cpu(aq_desc->retval)); | |
56a62fc8 | 313 | i40e_debug(hw, mask, "\tcookie (h,l) 0x%08X 0x%08X\n", |
f1abd7db PSJ |
314 | le32_to_cpu(aq_desc->cookie_high), |
315 | le32_to_cpu(aq_desc->cookie_low)); | |
56a62fc8 | 316 | i40e_debug(hw, mask, "\tparam (0,1) 0x%08X 0x%08X\n", |
f1abd7db PSJ |
317 | le32_to_cpu(aq_desc->params.internal.param0), |
318 | le32_to_cpu(aq_desc->params.internal.param1)); | |
56a62fc8 | 319 | i40e_debug(hw, mask, "\taddr (h,l) 0x%08X 0x%08X\n", |
f1abd7db PSJ |
320 | le32_to_cpu(aq_desc->params.external.addr_high), |
321 | le32_to_cpu(aq_desc->params.external.addr_low)); | |
56a62fc8 JB |
322 | |
323 | if ((buffer != NULL) && (aq_desc->datalen != 0)) { | |
56a62fc8 | 324 | i40e_debug(hw, mask, "AQ CMD Buffer:\n"); |
f905dd62 SN |
325 | if (buf_len < len) |
326 | len = buf_len; | |
37a2973a SN |
327 | /* write the full 16-byte chunks */ |
328 | for (i = 0; i < (len - 16); i += 16) | |
a3524e95 | 329 | i40e_debug(hw, mask, "\t0x%04X %16ph\n", i, buf + i); |
37a2973a | 330 | /* write whatever's left over without overrunning the buffer */ |
a3524e95 AS |
331 | if (i < len) |
332 | i40e_debug(hw, mask, "\t0x%04X %*ph\n", | |
333 | i, len - i, buf + i); | |
56a62fc8 JB |
334 | } |
335 | } | |
336 | ||
e1860d8f ASJ |
337 | /** |
338 | * i40e_check_asq_alive | |
339 | * @hw: pointer to the hw struct | |
340 | * | |
341 | * Returns true if Queue is enabled else false. | |
342 | **/ | |
343 | bool i40e_check_asq_alive(struct i40e_hw *hw) | |
344 | { | |
8b833b4f KS |
345 | if (hw->aq.asq.len) |
346 | return !!(rd32(hw, hw->aq.asq.len) & | |
347 | I40E_PF_ATQLEN_ATQENABLE_MASK); | |
348 | else | |
349 | return false; | |
e1860d8f ASJ |
350 | } |
351 | ||
352 | /** | |
353 | * i40e_aq_queue_shutdown | |
354 | * @hw: pointer to the hw struct | |
355 | * @unloading: is the driver unloading itself | |
356 | * | |
357 | * Tell the Firmware that we're shutting down the AdminQ and whether | |
358 | * or not the driver is unloading as well. | |
359 | **/ | |
360 | i40e_status i40e_aq_queue_shutdown(struct i40e_hw *hw, | |
361 | bool unloading) | |
362 | { | |
363 | struct i40e_aq_desc desc; | |
364 | struct i40e_aqc_queue_shutdown *cmd = | |
365 | (struct i40e_aqc_queue_shutdown *)&desc.params.raw; | |
366 | i40e_status status; | |
367 | ||
368 | i40e_fill_default_direct_cmd_desc(&desc, | |
369 | i40e_aqc_opc_queue_shutdown); | |
370 | ||
371 | if (unloading) | |
372 | cmd->driver_unloading = cpu_to_le32(I40E_AQ_DRIVER_UNLOADING); | |
373 | status = i40e_asq_send_command(hw, &desc, NULL, 0, NULL); | |
374 | ||
375 | return status; | |
376 | } | |
377 | ||
e50c8d6d ASJ |
378 | /** |
379 | * i40e_aq_get_set_rss_lut | |
380 | * @hw: pointer to the hardware structure | |
381 | * @vsi_id: vsi fw index | |
382 | * @pf_lut: for PF table set true, for VSI table set false | |
383 | * @lut: pointer to the lut buffer provided by the caller | |
384 | * @lut_size: size of the lut buffer | |
385 | * @set: set true to set the table, false to get the table | |
386 | * | |
387 | * Internal function to get or set RSS look up table | |
388 | **/ | |
389 | static i40e_status i40e_aq_get_set_rss_lut(struct i40e_hw *hw, | |
390 | u16 vsi_id, bool pf_lut, | |
391 | u8 *lut, u16 lut_size, | |
392 | bool set) | |
393 | { | |
394 | i40e_status status; | |
395 | struct i40e_aq_desc desc; | |
396 | struct i40e_aqc_get_set_rss_lut *cmd_resp = | |
397 | (struct i40e_aqc_get_set_rss_lut *)&desc.params.raw; | |
398 | ||
399 | if (set) | |
400 | i40e_fill_default_direct_cmd_desc(&desc, | |
401 | i40e_aqc_opc_set_rss_lut); | |
402 | else | |
403 | i40e_fill_default_direct_cmd_desc(&desc, | |
404 | i40e_aqc_opc_get_rss_lut); | |
405 | ||
406 | /* Indirect command */ | |
407 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
408 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_RD); | |
409 | ||
410 | cmd_resp->vsi_id = | |
411 | cpu_to_le16((u16)((vsi_id << | |
412 | I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT) & | |
413 | I40E_AQC_SET_RSS_LUT_VSI_ID_MASK)); | |
414 | cmd_resp->vsi_id |= cpu_to_le16((u16)I40E_AQC_SET_RSS_LUT_VSI_VALID); | |
415 | ||
416 | if (pf_lut) | |
417 | cmd_resp->flags |= cpu_to_le16((u16) | |
418 | ((I40E_AQC_SET_RSS_LUT_TABLE_TYPE_PF << | |
419 | I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT) & | |
420 | I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK)); | |
421 | else | |
422 | cmd_resp->flags |= cpu_to_le16((u16) | |
423 | ((I40E_AQC_SET_RSS_LUT_TABLE_TYPE_VSI << | |
424 | I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT) & | |
425 | I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK)); | |
426 | ||
e50c8d6d ASJ |
427 | status = i40e_asq_send_command(hw, &desc, lut, lut_size, NULL); |
428 | ||
429 | return status; | |
430 | } | |
431 | ||
432 | /** | |
433 | * i40e_aq_get_rss_lut | |
434 | * @hw: pointer to the hardware structure | |
435 | * @vsi_id: vsi fw index | |
436 | * @pf_lut: for PF table set true, for VSI table set false | |
437 | * @lut: pointer to the lut buffer provided by the caller | |
438 | * @lut_size: size of the lut buffer | |
439 | * | |
440 | * get the RSS lookup table, PF or VSI type | |
441 | **/ | |
442 | i40e_status i40e_aq_get_rss_lut(struct i40e_hw *hw, u16 vsi_id, | |
443 | bool pf_lut, u8 *lut, u16 lut_size) | |
444 | { | |
445 | return i40e_aq_get_set_rss_lut(hw, vsi_id, pf_lut, lut, lut_size, | |
446 | false); | |
447 | } | |
448 | ||
449 | /** | |
450 | * i40e_aq_set_rss_lut | |
451 | * @hw: pointer to the hardware structure | |
452 | * @vsi_id: vsi fw index | |
453 | * @pf_lut: for PF table set true, for VSI table set false | |
454 | * @lut: pointer to the lut buffer provided by the caller | |
455 | * @lut_size: size of the lut buffer | |
456 | * | |
457 | * set the RSS lookup table, PF or VSI type | |
458 | **/ | |
459 | i40e_status i40e_aq_set_rss_lut(struct i40e_hw *hw, u16 vsi_id, | |
460 | bool pf_lut, u8 *lut, u16 lut_size) | |
461 | { | |
462 | return i40e_aq_get_set_rss_lut(hw, vsi_id, pf_lut, lut, lut_size, true); | |
463 | } | |
464 | ||
465 | /** | |
466 | * i40e_aq_get_set_rss_key | |
467 | * @hw: pointer to the hw struct | |
468 | * @vsi_id: vsi fw index | |
469 | * @key: pointer to key info struct | |
470 | * @set: set true to set the key, false to get the key | |
471 | * | |
472 | * get the RSS key per VSI | |
473 | **/ | |
474 | static i40e_status i40e_aq_get_set_rss_key(struct i40e_hw *hw, | |
475 | u16 vsi_id, | |
476 | struct i40e_aqc_get_set_rss_key_data *key, | |
477 | bool set) | |
478 | { | |
479 | i40e_status status; | |
480 | struct i40e_aq_desc desc; | |
481 | struct i40e_aqc_get_set_rss_key *cmd_resp = | |
482 | (struct i40e_aqc_get_set_rss_key *)&desc.params.raw; | |
483 | u16 key_size = sizeof(struct i40e_aqc_get_set_rss_key_data); | |
484 | ||
485 | if (set) | |
486 | i40e_fill_default_direct_cmd_desc(&desc, | |
487 | i40e_aqc_opc_set_rss_key); | |
488 | else | |
489 | i40e_fill_default_direct_cmd_desc(&desc, | |
490 | i40e_aqc_opc_get_rss_key); | |
491 | ||
492 | /* Indirect command */ | |
493 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
494 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_RD); | |
495 | ||
496 | cmd_resp->vsi_id = | |
497 | cpu_to_le16((u16)((vsi_id << | |
498 | I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT) & | |
499 | I40E_AQC_SET_RSS_KEY_VSI_ID_MASK)); | |
500 | cmd_resp->vsi_id |= cpu_to_le16((u16)I40E_AQC_SET_RSS_KEY_VSI_VALID); | |
e50c8d6d ASJ |
501 | |
502 | status = i40e_asq_send_command(hw, &desc, key, key_size, NULL); | |
503 | ||
504 | return status; | |
505 | } | |
506 | ||
507 | /** | |
508 | * i40e_aq_get_rss_key | |
509 | * @hw: pointer to the hw struct | |
510 | * @vsi_id: vsi fw index | |
511 | * @key: pointer to key info struct | |
512 | * | |
513 | **/ | |
514 | i40e_status i40e_aq_get_rss_key(struct i40e_hw *hw, | |
515 | u16 vsi_id, | |
516 | struct i40e_aqc_get_set_rss_key_data *key) | |
517 | { | |
518 | return i40e_aq_get_set_rss_key(hw, vsi_id, key, false); | |
519 | } | |
520 | ||
521 | /** | |
522 | * i40e_aq_set_rss_key | |
523 | * @hw: pointer to the hw struct | |
524 | * @vsi_id: vsi fw index | |
525 | * @key: pointer to key info struct | |
526 | * | |
527 | * set the RSS key per VSI | |
528 | **/ | |
529 | i40e_status i40e_aq_set_rss_key(struct i40e_hw *hw, | |
530 | u16 vsi_id, | |
531 | struct i40e_aqc_get_set_rss_key_data *key) | |
532 | { | |
533 | return i40e_aq_get_set_rss_key(hw, vsi_id, key, true); | |
534 | } | |
535 | ||
206812b5 JB |
536 | /* The i40e_ptype_lookup table is used to convert from the 8-bit ptype in the |
537 | * hardware to a bit-field that can be used by SW to more easily determine the | |
538 | * packet type. | |
539 | * | |
540 | * Macros are used to shorten the table lines and make this table human | |
541 | * readable. | |
542 | * | |
543 | * We store the PTYPE in the top byte of the bit field - this is just so that | |
544 | * we can check that the table doesn't have a row missing, as the index into | |
545 | * the table should be the PTYPE. | |
546 | * | |
547 | * Typical work flow: | |
548 | * | |
549 | * IF NOT i40e_ptype_lookup[ptype].known | |
550 | * THEN | |
551 | * Packet is unknown | |
552 | * ELSE IF i40e_ptype_lookup[ptype].outer_ip == I40E_RX_PTYPE_OUTER_IP | |
553 | * Use the rest of the fields to look at the tunnels, inner protocols, etc | |
554 | * ELSE | |
555 | * Use the enum i40e_rx_l2_ptype to decode the packet type | |
556 | * ENDIF | |
557 | */ | |
558 | ||
559 | /* macro to make the table lines short */ | |
560 | #define I40E_PTT(PTYPE, OUTER_IP, OUTER_IP_VER, OUTER_FRAG, T, TE, TEF, I, PL)\ | |
561 | { PTYPE, \ | |
562 | 1, \ | |
563 | I40E_RX_PTYPE_OUTER_##OUTER_IP, \ | |
564 | I40E_RX_PTYPE_OUTER_##OUTER_IP_VER, \ | |
565 | I40E_RX_PTYPE_##OUTER_FRAG, \ | |
566 | I40E_RX_PTYPE_TUNNEL_##T, \ | |
567 | I40E_RX_PTYPE_TUNNEL_END_##TE, \ | |
568 | I40E_RX_PTYPE_##TEF, \ | |
569 | I40E_RX_PTYPE_INNER_PROT_##I, \ | |
570 | I40E_RX_PTYPE_PAYLOAD_LAYER_##PL } | |
571 | ||
572 | #define I40E_PTT_UNUSED_ENTRY(PTYPE) \ | |
573 | { PTYPE, 0, 0, 0, 0, 0, 0, 0, 0, 0 } | |
574 | ||
575 | /* shorter macros makes the table fit but are terse */ | |
576 | #define I40E_RX_PTYPE_NOF I40E_RX_PTYPE_NOT_FRAG | |
577 | #define I40E_RX_PTYPE_FRG I40E_RX_PTYPE_FRAG | |
578 | #define I40E_RX_PTYPE_INNER_PROT_TS I40E_RX_PTYPE_INNER_PROT_TIMESYNC | |
579 | ||
580 | /* Lookup table mapping the HW PTYPE to the bit field for decoding */ | |
581 | struct i40e_rx_ptype_decoded i40e_ptype_lookup[] = { | |
582 | /* L2 Packet types */ | |
583 | I40E_PTT_UNUSED_ENTRY(0), | |
584 | I40E_PTT(1, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2), | |
585 | I40E_PTT(2, L2, NONE, NOF, NONE, NONE, NOF, TS, PAY2), | |
586 | I40E_PTT(3, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2), | |
587 | I40E_PTT_UNUSED_ENTRY(4), | |
588 | I40E_PTT_UNUSED_ENTRY(5), | |
589 | I40E_PTT(6, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2), | |
590 | I40E_PTT(7, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2), | |
591 | I40E_PTT_UNUSED_ENTRY(8), | |
592 | I40E_PTT_UNUSED_ENTRY(9), | |
593 | I40E_PTT(10, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2), | |
594 | I40E_PTT(11, L2, NONE, NOF, NONE, NONE, NOF, NONE, NONE), | |
595 | I40E_PTT(12, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
596 | I40E_PTT(13, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
597 | I40E_PTT(14, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
598 | I40E_PTT(15, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
599 | I40E_PTT(16, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
600 | I40E_PTT(17, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
601 | I40E_PTT(18, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
602 | I40E_PTT(19, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
603 | I40E_PTT(20, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
604 | I40E_PTT(21, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY3), | |
605 | ||
606 | /* Non Tunneled IPv4 */ | |
607 | I40E_PTT(22, IP, IPV4, FRG, NONE, NONE, NOF, NONE, PAY3), | |
608 | I40E_PTT(23, IP, IPV4, NOF, NONE, NONE, NOF, NONE, PAY3), | |
609 | I40E_PTT(24, IP, IPV4, NOF, NONE, NONE, NOF, UDP, PAY4), | |
610 | I40E_PTT_UNUSED_ENTRY(25), | |
611 | I40E_PTT(26, IP, IPV4, NOF, NONE, NONE, NOF, TCP, PAY4), | |
612 | I40E_PTT(27, IP, IPV4, NOF, NONE, NONE, NOF, SCTP, PAY4), | |
613 | I40E_PTT(28, IP, IPV4, NOF, NONE, NONE, NOF, ICMP, PAY4), | |
614 | ||
615 | /* IPv4 --> IPv4 */ | |
616 | I40E_PTT(29, IP, IPV4, NOF, IP_IP, IPV4, FRG, NONE, PAY3), | |
617 | I40E_PTT(30, IP, IPV4, NOF, IP_IP, IPV4, NOF, NONE, PAY3), | |
618 | I40E_PTT(31, IP, IPV4, NOF, IP_IP, IPV4, NOF, UDP, PAY4), | |
619 | I40E_PTT_UNUSED_ENTRY(32), | |
620 | I40E_PTT(33, IP, IPV4, NOF, IP_IP, IPV4, NOF, TCP, PAY4), | |
621 | I40E_PTT(34, IP, IPV4, NOF, IP_IP, IPV4, NOF, SCTP, PAY4), | |
622 | I40E_PTT(35, IP, IPV4, NOF, IP_IP, IPV4, NOF, ICMP, PAY4), | |
623 | ||
624 | /* IPv4 --> IPv6 */ | |
625 | I40E_PTT(36, IP, IPV4, NOF, IP_IP, IPV6, FRG, NONE, PAY3), | |
626 | I40E_PTT(37, IP, IPV4, NOF, IP_IP, IPV6, NOF, NONE, PAY3), | |
627 | I40E_PTT(38, IP, IPV4, NOF, IP_IP, IPV6, NOF, UDP, PAY4), | |
628 | I40E_PTT_UNUSED_ENTRY(39), | |
629 | I40E_PTT(40, IP, IPV4, NOF, IP_IP, IPV6, NOF, TCP, PAY4), | |
630 | I40E_PTT(41, IP, IPV4, NOF, IP_IP, IPV6, NOF, SCTP, PAY4), | |
631 | I40E_PTT(42, IP, IPV4, NOF, IP_IP, IPV6, NOF, ICMP, PAY4), | |
632 | ||
633 | /* IPv4 --> GRE/NAT */ | |
634 | I40E_PTT(43, IP, IPV4, NOF, IP_GRENAT, NONE, NOF, NONE, PAY3), | |
635 | ||
636 | /* IPv4 --> GRE/NAT --> IPv4 */ | |
637 | I40E_PTT(44, IP, IPV4, NOF, IP_GRENAT, IPV4, FRG, NONE, PAY3), | |
638 | I40E_PTT(45, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, NONE, PAY3), | |
639 | I40E_PTT(46, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, UDP, PAY4), | |
640 | I40E_PTT_UNUSED_ENTRY(47), | |
641 | I40E_PTT(48, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, TCP, PAY4), | |
642 | I40E_PTT(49, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, SCTP, PAY4), | |
643 | I40E_PTT(50, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, ICMP, PAY4), | |
644 | ||
645 | /* IPv4 --> GRE/NAT --> IPv6 */ | |
646 | I40E_PTT(51, IP, IPV4, NOF, IP_GRENAT, IPV6, FRG, NONE, PAY3), | |
647 | I40E_PTT(52, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, NONE, PAY3), | |
648 | I40E_PTT(53, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, UDP, PAY4), | |
649 | I40E_PTT_UNUSED_ENTRY(54), | |
650 | I40E_PTT(55, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, TCP, PAY4), | |
651 | I40E_PTT(56, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, SCTP, PAY4), | |
652 | I40E_PTT(57, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, ICMP, PAY4), | |
653 | ||
654 | /* IPv4 --> GRE/NAT --> MAC */ | |
655 | I40E_PTT(58, IP, IPV4, NOF, IP_GRENAT_MAC, NONE, NOF, NONE, PAY3), | |
656 | ||
657 | /* IPv4 --> GRE/NAT --> MAC --> IPv4 */ | |
658 | I40E_PTT(59, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, FRG, NONE, PAY3), | |
659 | I40E_PTT(60, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, NONE, PAY3), | |
660 | I40E_PTT(61, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, UDP, PAY4), | |
661 | I40E_PTT_UNUSED_ENTRY(62), | |
662 | I40E_PTT(63, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, TCP, PAY4), | |
663 | I40E_PTT(64, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, SCTP, PAY4), | |
664 | I40E_PTT(65, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, ICMP, PAY4), | |
665 | ||
666 | /* IPv4 --> GRE/NAT -> MAC --> IPv6 */ | |
667 | I40E_PTT(66, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, FRG, NONE, PAY3), | |
668 | I40E_PTT(67, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, NONE, PAY3), | |
669 | I40E_PTT(68, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, UDP, PAY4), | |
670 | I40E_PTT_UNUSED_ENTRY(69), | |
671 | I40E_PTT(70, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, TCP, PAY4), | |
672 | I40E_PTT(71, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, SCTP, PAY4), | |
673 | I40E_PTT(72, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, ICMP, PAY4), | |
674 | ||
675 | /* IPv4 --> GRE/NAT --> MAC/VLAN */ | |
676 | I40E_PTT(73, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, NONE, NOF, NONE, PAY3), | |
677 | ||
678 | /* IPv4 ---> GRE/NAT -> MAC/VLAN --> IPv4 */ | |
679 | I40E_PTT(74, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, FRG, NONE, PAY3), | |
680 | I40E_PTT(75, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, NONE, PAY3), | |
681 | I40E_PTT(76, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, UDP, PAY4), | |
682 | I40E_PTT_UNUSED_ENTRY(77), | |
683 | I40E_PTT(78, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, TCP, PAY4), | |
684 | I40E_PTT(79, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, SCTP, PAY4), | |
685 | I40E_PTT(80, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, ICMP, PAY4), | |
686 | ||
687 | /* IPv4 -> GRE/NAT -> MAC/VLAN --> IPv6 */ | |
688 | I40E_PTT(81, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, FRG, NONE, PAY3), | |
689 | I40E_PTT(82, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, NONE, PAY3), | |
690 | I40E_PTT(83, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, UDP, PAY4), | |
691 | I40E_PTT_UNUSED_ENTRY(84), | |
692 | I40E_PTT(85, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, TCP, PAY4), | |
693 | I40E_PTT(86, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, SCTP, PAY4), | |
694 | I40E_PTT(87, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, ICMP, PAY4), | |
695 | ||
696 | /* Non Tunneled IPv6 */ | |
697 | I40E_PTT(88, IP, IPV6, FRG, NONE, NONE, NOF, NONE, PAY3), | |
698 | I40E_PTT(89, IP, IPV6, NOF, NONE, NONE, NOF, NONE, PAY3), | |
73df8c9e | 699 | I40E_PTT(90, IP, IPV6, NOF, NONE, NONE, NOF, UDP, PAY4), |
206812b5 JB |
700 | I40E_PTT_UNUSED_ENTRY(91), |
701 | I40E_PTT(92, IP, IPV6, NOF, NONE, NONE, NOF, TCP, PAY4), | |
702 | I40E_PTT(93, IP, IPV6, NOF, NONE, NONE, NOF, SCTP, PAY4), | |
703 | I40E_PTT(94, IP, IPV6, NOF, NONE, NONE, NOF, ICMP, PAY4), | |
704 | ||
705 | /* IPv6 --> IPv4 */ | |
706 | I40E_PTT(95, IP, IPV6, NOF, IP_IP, IPV4, FRG, NONE, PAY3), | |
707 | I40E_PTT(96, IP, IPV6, NOF, IP_IP, IPV4, NOF, NONE, PAY3), | |
708 | I40E_PTT(97, IP, IPV6, NOF, IP_IP, IPV4, NOF, UDP, PAY4), | |
709 | I40E_PTT_UNUSED_ENTRY(98), | |
710 | I40E_PTT(99, IP, IPV6, NOF, IP_IP, IPV4, NOF, TCP, PAY4), | |
711 | I40E_PTT(100, IP, IPV6, NOF, IP_IP, IPV4, NOF, SCTP, PAY4), | |
712 | I40E_PTT(101, IP, IPV6, NOF, IP_IP, IPV4, NOF, ICMP, PAY4), | |
713 | ||
714 | /* IPv6 --> IPv6 */ | |
715 | I40E_PTT(102, IP, IPV6, NOF, IP_IP, IPV6, FRG, NONE, PAY3), | |
716 | I40E_PTT(103, IP, IPV6, NOF, IP_IP, IPV6, NOF, NONE, PAY3), | |
717 | I40E_PTT(104, IP, IPV6, NOF, IP_IP, IPV6, NOF, UDP, PAY4), | |
718 | I40E_PTT_UNUSED_ENTRY(105), | |
719 | I40E_PTT(106, IP, IPV6, NOF, IP_IP, IPV6, NOF, TCP, PAY4), | |
720 | I40E_PTT(107, IP, IPV6, NOF, IP_IP, IPV6, NOF, SCTP, PAY4), | |
721 | I40E_PTT(108, IP, IPV6, NOF, IP_IP, IPV6, NOF, ICMP, PAY4), | |
722 | ||
723 | /* IPv6 --> GRE/NAT */ | |
724 | I40E_PTT(109, IP, IPV6, NOF, IP_GRENAT, NONE, NOF, NONE, PAY3), | |
725 | ||
726 | /* IPv6 --> GRE/NAT -> IPv4 */ | |
727 | I40E_PTT(110, IP, IPV6, NOF, IP_GRENAT, IPV4, FRG, NONE, PAY3), | |
728 | I40E_PTT(111, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, NONE, PAY3), | |
729 | I40E_PTT(112, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, UDP, PAY4), | |
730 | I40E_PTT_UNUSED_ENTRY(113), | |
731 | I40E_PTT(114, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, TCP, PAY4), | |
732 | I40E_PTT(115, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, SCTP, PAY4), | |
733 | I40E_PTT(116, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, ICMP, PAY4), | |
734 | ||
735 | /* IPv6 --> GRE/NAT -> IPv6 */ | |
736 | I40E_PTT(117, IP, IPV6, NOF, IP_GRENAT, IPV6, FRG, NONE, PAY3), | |
737 | I40E_PTT(118, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, NONE, PAY3), | |
738 | I40E_PTT(119, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, UDP, PAY4), | |
739 | I40E_PTT_UNUSED_ENTRY(120), | |
740 | I40E_PTT(121, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, TCP, PAY4), | |
741 | I40E_PTT(122, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, SCTP, PAY4), | |
742 | I40E_PTT(123, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, ICMP, PAY4), | |
743 | ||
744 | /* IPv6 --> GRE/NAT -> MAC */ | |
745 | I40E_PTT(124, IP, IPV6, NOF, IP_GRENAT_MAC, NONE, NOF, NONE, PAY3), | |
746 | ||
747 | /* IPv6 --> GRE/NAT -> MAC -> IPv4 */ | |
748 | I40E_PTT(125, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, FRG, NONE, PAY3), | |
749 | I40E_PTT(126, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, NONE, PAY3), | |
750 | I40E_PTT(127, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, UDP, PAY4), | |
751 | I40E_PTT_UNUSED_ENTRY(128), | |
752 | I40E_PTT(129, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, TCP, PAY4), | |
753 | I40E_PTT(130, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, SCTP, PAY4), | |
754 | I40E_PTT(131, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, ICMP, PAY4), | |
755 | ||
756 | /* IPv6 --> GRE/NAT -> MAC -> IPv6 */ | |
757 | I40E_PTT(132, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, FRG, NONE, PAY3), | |
758 | I40E_PTT(133, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, NONE, PAY3), | |
759 | I40E_PTT(134, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, UDP, PAY4), | |
760 | I40E_PTT_UNUSED_ENTRY(135), | |
761 | I40E_PTT(136, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, TCP, PAY4), | |
762 | I40E_PTT(137, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, SCTP, PAY4), | |
763 | I40E_PTT(138, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, ICMP, PAY4), | |
764 | ||
765 | /* IPv6 --> GRE/NAT -> MAC/VLAN */ | |
766 | I40E_PTT(139, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, NONE, NOF, NONE, PAY3), | |
767 | ||
768 | /* IPv6 --> GRE/NAT -> MAC/VLAN --> IPv4 */ | |
769 | I40E_PTT(140, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, FRG, NONE, PAY3), | |
770 | I40E_PTT(141, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, NONE, PAY3), | |
771 | I40E_PTT(142, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, UDP, PAY4), | |
772 | I40E_PTT_UNUSED_ENTRY(143), | |
773 | I40E_PTT(144, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, TCP, PAY4), | |
774 | I40E_PTT(145, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, SCTP, PAY4), | |
775 | I40E_PTT(146, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, ICMP, PAY4), | |
776 | ||
777 | /* IPv6 --> GRE/NAT -> MAC/VLAN --> IPv6 */ | |
778 | I40E_PTT(147, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, FRG, NONE, PAY3), | |
779 | I40E_PTT(148, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, NONE, PAY3), | |
780 | I40E_PTT(149, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, UDP, PAY4), | |
781 | I40E_PTT_UNUSED_ENTRY(150), | |
782 | I40E_PTT(151, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, TCP, PAY4), | |
783 | I40E_PTT(152, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, SCTP, PAY4), | |
784 | I40E_PTT(153, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, ICMP, PAY4), | |
785 | ||
786 | /* unused entries */ | |
787 | I40E_PTT_UNUSED_ENTRY(154), | |
788 | I40E_PTT_UNUSED_ENTRY(155), | |
789 | I40E_PTT_UNUSED_ENTRY(156), | |
790 | I40E_PTT_UNUSED_ENTRY(157), | |
791 | I40E_PTT_UNUSED_ENTRY(158), | |
792 | I40E_PTT_UNUSED_ENTRY(159), | |
793 | ||
794 | I40E_PTT_UNUSED_ENTRY(160), | |
795 | I40E_PTT_UNUSED_ENTRY(161), | |
796 | I40E_PTT_UNUSED_ENTRY(162), | |
797 | I40E_PTT_UNUSED_ENTRY(163), | |
798 | I40E_PTT_UNUSED_ENTRY(164), | |
799 | I40E_PTT_UNUSED_ENTRY(165), | |
800 | I40E_PTT_UNUSED_ENTRY(166), | |
801 | I40E_PTT_UNUSED_ENTRY(167), | |
802 | I40E_PTT_UNUSED_ENTRY(168), | |
803 | I40E_PTT_UNUSED_ENTRY(169), | |
804 | ||
805 | I40E_PTT_UNUSED_ENTRY(170), | |
806 | I40E_PTT_UNUSED_ENTRY(171), | |
807 | I40E_PTT_UNUSED_ENTRY(172), | |
808 | I40E_PTT_UNUSED_ENTRY(173), | |
809 | I40E_PTT_UNUSED_ENTRY(174), | |
810 | I40E_PTT_UNUSED_ENTRY(175), | |
811 | I40E_PTT_UNUSED_ENTRY(176), | |
812 | I40E_PTT_UNUSED_ENTRY(177), | |
813 | I40E_PTT_UNUSED_ENTRY(178), | |
814 | I40E_PTT_UNUSED_ENTRY(179), | |
815 | ||
816 | I40E_PTT_UNUSED_ENTRY(180), | |
817 | I40E_PTT_UNUSED_ENTRY(181), | |
818 | I40E_PTT_UNUSED_ENTRY(182), | |
819 | I40E_PTT_UNUSED_ENTRY(183), | |
820 | I40E_PTT_UNUSED_ENTRY(184), | |
821 | I40E_PTT_UNUSED_ENTRY(185), | |
822 | I40E_PTT_UNUSED_ENTRY(186), | |
823 | I40E_PTT_UNUSED_ENTRY(187), | |
824 | I40E_PTT_UNUSED_ENTRY(188), | |
825 | I40E_PTT_UNUSED_ENTRY(189), | |
826 | ||
827 | I40E_PTT_UNUSED_ENTRY(190), | |
828 | I40E_PTT_UNUSED_ENTRY(191), | |
829 | I40E_PTT_UNUSED_ENTRY(192), | |
830 | I40E_PTT_UNUSED_ENTRY(193), | |
831 | I40E_PTT_UNUSED_ENTRY(194), | |
832 | I40E_PTT_UNUSED_ENTRY(195), | |
833 | I40E_PTT_UNUSED_ENTRY(196), | |
834 | I40E_PTT_UNUSED_ENTRY(197), | |
835 | I40E_PTT_UNUSED_ENTRY(198), | |
836 | I40E_PTT_UNUSED_ENTRY(199), | |
837 | ||
838 | I40E_PTT_UNUSED_ENTRY(200), | |
839 | I40E_PTT_UNUSED_ENTRY(201), | |
840 | I40E_PTT_UNUSED_ENTRY(202), | |
841 | I40E_PTT_UNUSED_ENTRY(203), | |
842 | I40E_PTT_UNUSED_ENTRY(204), | |
843 | I40E_PTT_UNUSED_ENTRY(205), | |
844 | I40E_PTT_UNUSED_ENTRY(206), | |
845 | I40E_PTT_UNUSED_ENTRY(207), | |
846 | I40E_PTT_UNUSED_ENTRY(208), | |
847 | I40E_PTT_UNUSED_ENTRY(209), | |
848 | ||
849 | I40E_PTT_UNUSED_ENTRY(210), | |
850 | I40E_PTT_UNUSED_ENTRY(211), | |
851 | I40E_PTT_UNUSED_ENTRY(212), | |
852 | I40E_PTT_UNUSED_ENTRY(213), | |
853 | I40E_PTT_UNUSED_ENTRY(214), | |
854 | I40E_PTT_UNUSED_ENTRY(215), | |
855 | I40E_PTT_UNUSED_ENTRY(216), | |
856 | I40E_PTT_UNUSED_ENTRY(217), | |
857 | I40E_PTT_UNUSED_ENTRY(218), | |
858 | I40E_PTT_UNUSED_ENTRY(219), | |
859 | ||
860 | I40E_PTT_UNUSED_ENTRY(220), | |
861 | I40E_PTT_UNUSED_ENTRY(221), | |
862 | I40E_PTT_UNUSED_ENTRY(222), | |
863 | I40E_PTT_UNUSED_ENTRY(223), | |
864 | I40E_PTT_UNUSED_ENTRY(224), | |
865 | I40E_PTT_UNUSED_ENTRY(225), | |
866 | I40E_PTT_UNUSED_ENTRY(226), | |
867 | I40E_PTT_UNUSED_ENTRY(227), | |
868 | I40E_PTT_UNUSED_ENTRY(228), | |
869 | I40E_PTT_UNUSED_ENTRY(229), | |
870 | ||
871 | I40E_PTT_UNUSED_ENTRY(230), | |
872 | I40E_PTT_UNUSED_ENTRY(231), | |
873 | I40E_PTT_UNUSED_ENTRY(232), | |
874 | I40E_PTT_UNUSED_ENTRY(233), | |
875 | I40E_PTT_UNUSED_ENTRY(234), | |
876 | I40E_PTT_UNUSED_ENTRY(235), | |
877 | I40E_PTT_UNUSED_ENTRY(236), | |
878 | I40E_PTT_UNUSED_ENTRY(237), | |
879 | I40E_PTT_UNUSED_ENTRY(238), | |
880 | I40E_PTT_UNUSED_ENTRY(239), | |
881 | ||
882 | I40E_PTT_UNUSED_ENTRY(240), | |
883 | I40E_PTT_UNUSED_ENTRY(241), | |
884 | I40E_PTT_UNUSED_ENTRY(242), | |
885 | I40E_PTT_UNUSED_ENTRY(243), | |
886 | I40E_PTT_UNUSED_ENTRY(244), | |
887 | I40E_PTT_UNUSED_ENTRY(245), | |
888 | I40E_PTT_UNUSED_ENTRY(246), | |
889 | I40E_PTT_UNUSED_ENTRY(247), | |
890 | I40E_PTT_UNUSED_ENTRY(248), | |
891 | I40E_PTT_UNUSED_ENTRY(249), | |
892 | ||
893 | I40E_PTT_UNUSED_ENTRY(250), | |
894 | I40E_PTT_UNUSED_ENTRY(251), | |
895 | I40E_PTT_UNUSED_ENTRY(252), | |
896 | I40E_PTT_UNUSED_ENTRY(253), | |
897 | I40E_PTT_UNUSED_ENTRY(254), | |
898 | I40E_PTT_UNUSED_ENTRY(255) | |
899 | }; | |
900 | ||
56a62fc8 JB |
901 | /** |
902 | * i40e_init_shared_code - Initialize the shared code | |
903 | * @hw: pointer to hardware structure | |
904 | * | |
905 | * This assigns the MAC type and PHY code and inits the NVM. | |
906 | * Does not touch the hardware. This function must be called prior to any | |
907 | * other function in the shared code. The i40e_hw structure should be | |
908 | * memset to 0 prior to calling this function. The following fields in | |
909 | * hw structure should be filled in prior to calling this function: | |
910 | * hw_addr, back, device_id, vendor_id, subsystem_device_id, | |
911 | * subsystem_vendor_id, and revision_id | |
912 | **/ | |
913 | i40e_status i40e_init_shared_code(struct i40e_hw *hw) | |
914 | { | |
915 | i40e_status status = 0; | |
5fb11d76 | 916 | u32 port, ari, func_rid; |
56a62fc8 | 917 | |
56a62fc8 JB |
918 | i40e_set_mac_type(hw); |
919 | ||
920 | switch (hw->mac.type) { | |
921 | case I40E_MAC_XL710: | |
87e6c1d7 | 922 | case I40E_MAC_X722: |
56a62fc8 JB |
923 | break; |
924 | default: | |
925 | return I40E_ERR_DEVICE_NOT_SUPPORTED; | |
56a62fc8 JB |
926 | } |
927 | ||
af89d26c SN |
928 | hw->phy.get_link_info = true; |
929 | ||
5fb11d76 SN |
930 | /* Determine port number and PF number*/ |
931 | port = (rd32(hw, I40E_PFGEN_PORTNUM) & I40E_PFGEN_PORTNUM_PORT_NUM_MASK) | |
932 | >> I40E_PFGEN_PORTNUM_PORT_NUM_SHIFT; | |
933 | hw->port = (u8)port; | |
934 | ari = (rd32(hw, I40E_GLPCI_CAPSUP) & I40E_GLPCI_CAPSUP_ARI_EN_MASK) >> | |
935 | I40E_GLPCI_CAPSUP_ARI_EN_SHIFT; | |
936 | func_rid = rd32(hw, I40E_PF_FUNC_RID); | |
937 | if (ari) | |
938 | hw->pf_id = (u8)(func_rid & 0xff); | |
5f9116ac | 939 | else |
5fb11d76 | 940 | hw->pf_id = (u8)(func_rid & 0x7); |
5f9116ac | 941 | |
07f89be8 AS |
942 | if (hw->mac.type == I40E_MAC_X722) |
943 | hw->flags |= I40E_HW_FLAG_AQ_SRCTL_ACCESS_ENABLE; | |
944 | ||
56a62fc8 JB |
945 | status = i40e_init_nvm(hw); |
946 | return status; | |
947 | } | |
948 | ||
949 | /** | |
950 | * i40e_aq_mac_address_read - Retrieve the MAC addresses | |
951 | * @hw: pointer to the hw struct | |
952 | * @flags: a return indicator of what addresses were added to the addr store | |
953 | * @addrs: the requestor's mac addr store | |
954 | * @cmd_details: pointer to command details structure or NULL | |
955 | **/ | |
956 | static i40e_status i40e_aq_mac_address_read(struct i40e_hw *hw, | |
957 | u16 *flags, | |
958 | struct i40e_aqc_mac_address_read_data *addrs, | |
959 | struct i40e_asq_cmd_details *cmd_details) | |
960 | { | |
961 | struct i40e_aq_desc desc; | |
962 | struct i40e_aqc_mac_address_read *cmd_data = | |
963 | (struct i40e_aqc_mac_address_read *)&desc.params.raw; | |
964 | i40e_status status; | |
965 | ||
966 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_mac_address_read); | |
967 | desc.flags |= cpu_to_le16(I40E_AQ_FLAG_BUF); | |
968 | ||
969 | status = i40e_asq_send_command(hw, &desc, addrs, | |
970 | sizeof(*addrs), cmd_details); | |
971 | *flags = le16_to_cpu(cmd_data->command_flags); | |
972 | ||
973 | return status; | |
974 | } | |
975 | ||
976 | /** | |
977 | * i40e_aq_mac_address_write - Change the MAC addresses | |
978 | * @hw: pointer to the hw struct | |
979 | * @flags: indicates which MAC to be written | |
980 | * @mac_addr: address to write | |
981 | * @cmd_details: pointer to command details structure or NULL | |
982 | **/ | |
983 | i40e_status i40e_aq_mac_address_write(struct i40e_hw *hw, | |
984 | u16 flags, u8 *mac_addr, | |
985 | struct i40e_asq_cmd_details *cmd_details) | |
986 | { | |
987 | struct i40e_aq_desc desc; | |
988 | struct i40e_aqc_mac_address_write *cmd_data = | |
989 | (struct i40e_aqc_mac_address_write *)&desc.params.raw; | |
990 | i40e_status status; | |
991 | ||
992 | i40e_fill_default_direct_cmd_desc(&desc, | |
993 | i40e_aqc_opc_mac_address_write); | |
994 | cmd_data->command_flags = cpu_to_le16(flags); | |
55c29c31 KK |
995 | cmd_data->mac_sah = cpu_to_le16((u16)mac_addr[0] << 8 | mac_addr[1]); |
996 | cmd_data->mac_sal = cpu_to_le32(((u32)mac_addr[2] << 24) | | |
997 | ((u32)mac_addr[3] << 16) | | |
998 | ((u32)mac_addr[4] << 8) | | |
999 | mac_addr[5]); | |
56a62fc8 JB |
1000 | |
1001 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1002 | ||
1003 | return status; | |
1004 | } | |
1005 | ||
1006 | /** | |
1007 | * i40e_get_mac_addr - get MAC address | |
1008 | * @hw: pointer to the HW structure | |
1009 | * @mac_addr: pointer to MAC address | |
1010 | * | |
1011 | * Reads the adapter's MAC address from register | |
1012 | **/ | |
1013 | i40e_status i40e_get_mac_addr(struct i40e_hw *hw, u8 *mac_addr) | |
1014 | { | |
1015 | struct i40e_aqc_mac_address_read_data addrs; | |
1016 | i40e_status status; | |
1017 | u16 flags = 0; | |
1018 | ||
1019 | status = i40e_aq_mac_address_read(hw, &flags, &addrs, NULL); | |
1020 | ||
1021 | if (flags & I40E_AQC_LAN_ADDR_VALID) | |
6995b36c | 1022 | ether_addr_copy(mac_addr, addrs.pf_lan_mac); |
56a62fc8 JB |
1023 | |
1024 | return status; | |
1025 | } | |
1026 | ||
1f224ad2 NP |
1027 | /** |
1028 | * i40e_get_port_mac_addr - get Port MAC address | |
1029 | * @hw: pointer to the HW structure | |
1030 | * @mac_addr: pointer to Port MAC address | |
1031 | * | |
1032 | * Reads the adapter's Port MAC address | |
1033 | **/ | |
1034 | i40e_status i40e_get_port_mac_addr(struct i40e_hw *hw, u8 *mac_addr) | |
1035 | { | |
1036 | struct i40e_aqc_mac_address_read_data addrs; | |
1037 | i40e_status status; | |
1038 | u16 flags = 0; | |
1039 | ||
1040 | status = i40e_aq_mac_address_read(hw, &flags, &addrs, NULL); | |
1041 | if (status) | |
1042 | return status; | |
1043 | ||
1044 | if (flags & I40E_AQC_PORT_ADDR_VALID) | |
6995b36c | 1045 | ether_addr_copy(mac_addr, addrs.port_mac); |
1f224ad2 NP |
1046 | else |
1047 | status = I40E_ERR_INVALID_MAC_ADDR; | |
1048 | ||
1049 | return status; | |
1050 | } | |
1051 | ||
351499ab MJ |
1052 | /** |
1053 | * i40e_pre_tx_queue_cfg - pre tx queue configure | |
1054 | * @hw: pointer to the HW structure | |
b40c82e6 | 1055 | * @queue: target PF queue index |
351499ab MJ |
1056 | * @enable: state change request |
1057 | * | |
1058 | * Handles hw requirement to indicate intention to enable | |
1059 | * or disable target queue. | |
1060 | **/ | |
1061 | void i40e_pre_tx_queue_cfg(struct i40e_hw *hw, u32 queue, bool enable) | |
1062 | { | |
dfb699f9 | 1063 | u32 abs_queue_idx = hw->func_caps.base_queue + queue; |
351499ab | 1064 | u32 reg_block = 0; |
dfb699f9 | 1065 | u32 reg_val; |
351499ab | 1066 | |
24a768cf | 1067 | if (abs_queue_idx >= 128) { |
351499ab | 1068 | reg_block = abs_queue_idx / 128; |
24a768cf CP |
1069 | abs_queue_idx %= 128; |
1070 | } | |
351499ab MJ |
1071 | |
1072 | reg_val = rd32(hw, I40E_GLLAN_TXPRE_QDIS(reg_block)); | |
1073 | reg_val &= ~I40E_GLLAN_TXPRE_QDIS_QINDX_MASK; | |
1074 | reg_val |= (abs_queue_idx << I40E_GLLAN_TXPRE_QDIS_QINDX_SHIFT); | |
1075 | ||
1076 | if (enable) | |
1077 | reg_val |= I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_MASK; | |
1078 | else | |
1079 | reg_val |= I40E_GLLAN_TXPRE_QDIS_SET_QDIS_MASK; | |
1080 | ||
1081 | wr32(hw, I40E_GLLAN_TXPRE_QDIS(reg_block), reg_val); | |
1082 | } | |
38e00438 VD |
1083 | #ifdef I40E_FCOE |
1084 | ||
1085 | /** | |
1086 | * i40e_get_san_mac_addr - get SAN MAC address | |
1087 | * @hw: pointer to the HW structure | |
1088 | * @mac_addr: pointer to SAN MAC address | |
1089 | * | |
1090 | * Reads the adapter's SAN MAC address from NVM | |
1091 | **/ | |
1092 | i40e_status i40e_get_san_mac_addr(struct i40e_hw *hw, u8 *mac_addr) | |
1093 | { | |
1094 | struct i40e_aqc_mac_address_read_data addrs; | |
1095 | i40e_status status; | |
1096 | u16 flags = 0; | |
1097 | ||
1098 | status = i40e_aq_mac_address_read(hw, &flags, &addrs, NULL); | |
1099 | if (status) | |
1100 | return status; | |
1101 | ||
1102 | if (flags & I40E_AQC_SAN_ADDR_VALID) | |
6995b36c | 1103 | ether_addr_copy(mac_addr, addrs.pf_san_mac); |
38e00438 VD |
1104 | else |
1105 | status = I40E_ERR_INVALID_MAC_ADDR; | |
1106 | ||
1107 | return status; | |
1108 | } | |
1109 | #endif | |
351499ab | 1110 | |
18f680c6 KK |
1111 | /** |
1112 | * i40e_read_pba_string - Reads part number string from EEPROM | |
1113 | * @hw: pointer to hardware structure | |
1114 | * @pba_num: stores the part number string from the EEPROM | |
1115 | * @pba_num_size: part number string buffer length | |
1116 | * | |
1117 | * Reads the part number string from the EEPROM. | |
1118 | **/ | |
1119 | i40e_status i40e_read_pba_string(struct i40e_hw *hw, u8 *pba_num, | |
1120 | u32 pba_num_size) | |
1121 | { | |
1122 | i40e_status status = 0; | |
1123 | u16 pba_word = 0; | |
1124 | u16 pba_size = 0; | |
1125 | u16 pba_ptr = 0; | |
1126 | u16 i = 0; | |
1127 | ||
1128 | status = i40e_read_nvm_word(hw, I40E_SR_PBA_FLAGS, &pba_word); | |
1129 | if (status || (pba_word != 0xFAFA)) { | |
1130 | hw_dbg(hw, "Failed to read PBA flags or flag is invalid.\n"); | |
1131 | return status; | |
1132 | } | |
1133 | ||
1134 | status = i40e_read_nvm_word(hw, I40E_SR_PBA_BLOCK_PTR, &pba_ptr); | |
1135 | if (status) { | |
1136 | hw_dbg(hw, "Failed to read PBA Block pointer.\n"); | |
1137 | return status; | |
1138 | } | |
1139 | ||
1140 | status = i40e_read_nvm_word(hw, pba_ptr, &pba_size); | |
1141 | if (status) { | |
1142 | hw_dbg(hw, "Failed to read PBA Block size.\n"); | |
1143 | return status; | |
1144 | } | |
1145 | ||
1146 | /* Subtract one to get PBA word count (PBA Size word is included in | |
1147 | * total size) | |
1148 | */ | |
1149 | pba_size--; | |
1150 | if (pba_num_size < (((u32)pba_size * 2) + 1)) { | |
1151 | hw_dbg(hw, "Buffer to small for PBA data.\n"); | |
1152 | return I40E_ERR_PARAM; | |
1153 | } | |
1154 | ||
1155 | for (i = 0; i < pba_size; i++) { | |
1156 | status = i40e_read_nvm_word(hw, (pba_ptr + 1) + i, &pba_word); | |
1157 | if (status) { | |
1158 | hw_dbg(hw, "Failed to read PBA Block word %d.\n", i); | |
1159 | return status; | |
1160 | } | |
1161 | ||
1162 | pba_num[(i * 2)] = (pba_word >> 8) & 0xFF; | |
1163 | pba_num[(i * 2) + 1] = pba_word & 0xFF; | |
1164 | } | |
1165 | pba_num[(pba_size * 2)] = '\0'; | |
1166 | ||
1167 | return status; | |
1168 | } | |
1169 | ||
be405eb0 JB |
1170 | /** |
1171 | * i40e_get_media_type - Gets media type | |
1172 | * @hw: pointer to the hardware structure | |
1173 | **/ | |
1174 | static enum i40e_media_type i40e_get_media_type(struct i40e_hw *hw) | |
1175 | { | |
1176 | enum i40e_media_type media; | |
1177 | ||
1178 | switch (hw->phy.link_info.phy_type) { | |
1179 | case I40E_PHY_TYPE_10GBASE_SR: | |
1180 | case I40E_PHY_TYPE_10GBASE_LR: | |
124ed15b CS |
1181 | case I40E_PHY_TYPE_1000BASE_SX: |
1182 | case I40E_PHY_TYPE_1000BASE_LX: | |
be405eb0 JB |
1183 | case I40E_PHY_TYPE_40GBASE_SR4: |
1184 | case I40E_PHY_TYPE_40GBASE_LR4: | |
1185 | media = I40E_MEDIA_TYPE_FIBER; | |
1186 | break; | |
1187 | case I40E_PHY_TYPE_100BASE_TX: | |
1188 | case I40E_PHY_TYPE_1000BASE_T: | |
1189 | case I40E_PHY_TYPE_10GBASE_T: | |
1190 | media = I40E_MEDIA_TYPE_BASET; | |
1191 | break; | |
1192 | case I40E_PHY_TYPE_10GBASE_CR1_CU: | |
1193 | case I40E_PHY_TYPE_40GBASE_CR4_CU: | |
1194 | case I40E_PHY_TYPE_10GBASE_CR1: | |
1195 | case I40E_PHY_TYPE_40GBASE_CR4: | |
1196 | case I40E_PHY_TYPE_10GBASE_SFPP_CU: | |
180204c7 CS |
1197 | case I40E_PHY_TYPE_40GBASE_AOC: |
1198 | case I40E_PHY_TYPE_10GBASE_AOC: | |
be405eb0 JB |
1199 | media = I40E_MEDIA_TYPE_DA; |
1200 | break; | |
1201 | case I40E_PHY_TYPE_1000BASE_KX: | |
1202 | case I40E_PHY_TYPE_10GBASE_KX4: | |
1203 | case I40E_PHY_TYPE_10GBASE_KR: | |
1204 | case I40E_PHY_TYPE_40GBASE_KR4: | |
ae24b409 | 1205 | case I40E_PHY_TYPE_20GBASE_KR2: |
be405eb0 JB |
1206 | media = I40E_MEDIA_TYPE_BACKPLANE; |
1207 | break; | |
1208 | case I40E_PHY_TYPE_SGMII: | |
1209 | case I40E_PHY_TYPE_XAUI: | |
1210 | case I40E_PHY_TYPE_XFI: | |
1211 | case I40E_PHY_TYPE_XLAUI: | |
1212 | case I40E_PHY_TYPE_XLPPI: | |
1213 | default: | |
1214 | media = I40E_MEDIA_TYPE_UNKNOWN; | |
1215 | break; | |
1216 | } | |
1217 | ||
1218 | return media; | |
1219 | } | |
1220 | ||
7134f9ce | 1221 | #define I40E_PF_RESET_WAIT_COUNT_A0 200 |
8af580df | 1222 | #define I40E_PF_RESET_WAIT_COUNT 200 |
56a62fc8 JB |
1223 | /** |
1224 | * i40e_pf_reset - Reset the PF | |
1225 | * @hw: pointer to the hardware structure | |
1226 | * | |
1227 | * Assuming someone else has triggered a global reset, | |
1228 | * assure the global reset is complete and then reset the PF | |
1229 | **/ | |
1230 | i40e_status i40e_pf_reset(struct i40e_hw *hw) | |
1231 | { | |
7134f9ce | 1232 | u32 cnt = 0; |
42794bd8 | 1233 | u32 cnt1 = 0; |
56a62fc8 JB |
1234 | u32 reg = 0; |
1235 | u32 grst_del; | |
1236 | ||
1237 | /* Poll for Global Reset steady state in case of recent GRST. | |
1238 | * The grst delay value is in 100ms units, and we'll wait a | |
1239 | * couple counts longer to be sure we don't just miss the end. | |
1240 | */ | |
de78fc5a SN |
1241 | grst_del = (rd32(hw, I40E_GLGEN_RSTCTL) & |
1242 | I40E_GLGEN_RSTCTL_GRSTDEL_MASK) >> | |
1243 | I40E_GLGEN_RSTCTL_GRSTDEL_SHIFT; | |
4d7cec07 KS |
1244 | |
1245 | /* It can take upto 15 secs for GRST steady state. | |
1246 | * Bump it to 16 secs max to be safe. | |
1247 | */ | |
1248 | grst_del = grst_del * 20; | |
1249 | ||
1250 | for (cnt = 0; cnt < grst_del; cnt++) { | |
56a62fc8 JB |
1251 | reg = rd32(hw, I40E_GLGEN_RSTAT); |
1252 | if (!(reg & I40E_GLGEN_RSTAT_DEVSTATE_MASK)) | |
1253 | break; | |
1254 | msleep(100); | |
1255 | } | |
1256 | if (reg & I40E_GLGEN_RSTAT_DEVSTATE_MASK) { | |
1257 | hw_dbg(hw, "Global reset polling failed to complete.\n"); | |
42794bd8 SN |
1258 | return I40E_ERR_RESET_FAILED; |
1259 | } | |
1260 | ||
1261 | /* Now Wait for the FW to be ready */ | |
1262 | for (cnt1 = 0; cnt1 < I40E_PF_RESET_WAIT_COUNT; cnt1++) { | |
1263 | reg = rd32(hw, I40E_GLNVM_ULD); | |
1264 | reg &= (I40E_GLNVM_ULD_CONF_CORE_DONE_MASK | | |
1265 | I40E_GLNVM_ULD_CONF_GLOBAL_DONE_MASK); | |
1266 | if (reg == (I40E_GLNVM_ULD_CONF_CORE_DONE_MASK | | |
1267 | I40E_GLNVM_ULD_CONF_GLOBAL_DONE_MASK)) { | |
1268 | hw_dbg(hw, "Core and Global modules ready %d\n", cnt1); | |
1269 | break; | |
1270 | } | |
1271 | usleep_range(10000, 20000); | |
1272 | } | |
1273 | if (!(reg & (I40E_GLNVM_ULD_CONF_CORE_DONE_MASK | | |
1274 | I40E_GLNVM_ULD_CONF_GLOBAL_DONE_MASK))) { | |
1275 | hw_dbg(hw, "wait for FW Reset complete timedout\n"); | |
1276 | hw_dbg(hw, "I40E_GLNVM_ULD = 0x%x\n", reg); | |
56a62fc8 JB |
1277 | return I40E_ERR_RESET_FAILED; |
1278 | } | |
1279 | ||
56a62fc8 JB |
1280 | /* If there was a Global Reset in progress when we got here, |
1281 | * we don't need to do the PF Reset | |
1282 | */ | |
7134f9ce JB |
1283 | if (!cnt) { |
1284 | if (hw->revision_id == 0) | |
1285 | cnt = I40E_PF_RESET_WAIT_COUNT_A0; | |
1286 | else | |
1287 | cnt = I40E_PF_RESET_WAIT_COUNT; | |
56a62fc8 JB |
1288 | reg = rd32(hw, I40E_PFGEN_CTRL); |
1289 | wr32(hw, I40E_PFGEN_CTRL, | |
1290 | (reg | I40E_PFGEN_CTRL_PFSWR_MASK)); | |
7134f9ce | 1291 | for (; cnt; cnt--) { |
56a62fc8 JB |
1292 | reg = rd32(hw, I40E_PFGEN_CTRL); |
1293 | if (!(reg & I40E_PFGEN_CTRL_PFSWR_MASK)) | |
1294 | break; | |
1295 | usleep_range(1000, 2000); | |
1296 | } | |
1297 | if (reg & I40E_PFGEN_CTRL_PFSWR_MASK) { | |
1298 | hw_dbg(hw, "PF reset polling failed to complete.\n"); | |
1299 | return I40E_ERR_RESET_FAILED; | |
1300 | } | |
1301 | } | |
1302 | ||
1303 | i40e_clear_pxe_mode(hw); | |
922680b9 | 1304 | |
56a62fc8 JB |
1305 | return 0; |
1306 | } | |
1307 | ||
838d41d9 SN |
1308 | /** |
1309 | * i40e_clear_hw - clear out any left over hw state | |
1310 | * @hw: pointer to the hw struct | |
1311 | * | |
1312 | * Clear queues and interrupts, typically called at init time, | |
1313 | * but after the capabilities have been found so we know how many | |
1314 | * queues and msix vectors have been allocated. | |
1315 | **/ | |
1316 | void i40e_clear_hw(struct i40e_hw *hw) | |
1317 | { | |
1318 | u32 num_queues, base_queue; | |
1319 | u32 num_pf_int; | |
1320 | u32 num_vf_int; | |
1321 | u32 num_vfs; | |
1322 | u32 i, j; | |
1323 | u32 val; | |
1324 | u32 eol = 0x7ff; | |
1325 | ||
b40c82e6 | 1326 | /* get number of interrupts, queues, and VFs */ |
838d41d9 SN |
1327 | val = rd32(hw, I40E_GLPCI_CNF2); |
1328 | num_pf_int = (val & I40E_GLPCI_CNF2_MSI_X_PF_N_MASK) >> | |
1329 | I40E_GLPCI_CNF2_MSI_X_PF_N_SHIFT; | |
1330 | num_vf_int = (val & I40E_GLPCI_CNF2_MSI_X_VF_N_MASK) >> | |
1331 | I40E_GLPCI_CNF2_MSI_X_VF_N_SHIFT; | |
1332 | ||
272cdaf2 | 1333 | val = rd32(hw, I40E_PFLAN_QALLOC); |
838d41d9 SN |
1334 | base_queue = (val & I40E_PFLAN_QALLOC_FIRSTQ_MASK) >> |
1335 | I40E_PFLAN_QALLOC_FIRSTQ_SHIFT; | |
1336 | j = (val & I40E_PFLAN_QALLOC_LASTQ_MASK) >> | |
1337 | I40E_PFLAN_QALLOC_LASTQ_SHIFT; | |
1338 | if (val & I40E_PFLAN_QALLOC_VALID_MASK) | |
1339 | num_queues = (j - base_queue) + 1; | |
1340 | else | |
1341 | num_queues = 0; | |
1342 | ||
1343 | val = rd32(hw, I40E_PF_VT_PFALLOC); | |
1344 | i = (val & I40E_PF_VT_PFALLOC_FIRSTVF_MASK) >> | |
1345 | I40E_PF_VT_PFALLOC_FIRSTVF_SHIFT; | |
1346 | j = (val & I40E_PF_VT_PFALLOC_LASTVF_MASK) >> | |
1347 | I40E_PF_VT_PFALLOC_LASTVF_SHIFT; | |
1348 | if (val & I40E_PF_VT_PFALLOC_VALID_MASK) | |
1349 | num_vfs = (j - i) + 1; | |
1350 | else | |
1351 | num_vfs = 0; | |
1352 | ||
1353 | /* stop all the interrupts */ | |
1354 | wr32(hw, I40E_PFINT_ICR0_ENA, 0); | |
1355 | val = 0x3 << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT; | |
1356 | for (i = 0; i < num_pf_int - 2; i++) | |
1357 | wr32(hw, I40E_PFINT_DYN_CTLN(i), val); | |
1358 | ||
1359 | /* Set the FIRSTQ_INDX field to 0x7FF in PFINT_LNKLSTx */ | |
1360 | val = eol << I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT; | |
1361 | wr32(hw, I40E_PFINT_LNKLST0, val); | |
1362 | for (i = 0; i < num_pf_int - 2; i++) | |
1363 | wr32(hw, I40E_PFINT_LNKLSTN(i), val); | |
1364 | val = eol << I40E_VPINT_LNKLST0_FIRSTQ_INDX_SHIFT; | |
1365 | for (i = 0; i < num_vfs; i++) | |
1366 | wr32(hw, I40E_VPINT_LNKLST0(i), val); | |
1367 | for (i = 0; i < num_vf_int - 2; i++) | |
1368 | wr32(hw, I40E_VPINT_LNKLSTN(i), val); | |
1369 | ||
1370 | /* warn the HW of the coming Tx disables */ | |
1371 | for (i = 0; i < num_queues; i++) { | |
1372 | u32 abs_queue_idx = base_queue + i; | |
1373 | u32 reg_block = 0; | |
1374 | ||
1375 | if (abs_queue_idx >= 128) { | |
1376 | reg_block = abs_queue_idx / 128; | |
1377 | abs_queue_idx %= 128; | |
1378 | } | |
1379 | ||
1380 | val = rd32(hw, I40E_GLLAN_TXPRE_QDIS(reg_block)); | |
1381 | val &= ~I40E_GLLAN_TXPRE_QDIS_QINDX_MASK; | |
1382 | val |= (abs_queue_idx << I40E_GLLAN_TXPRE_QDIS_QINDX_SHIFT); | |
1383 | val |= I40E_GLLAN_TXPRE_QDIS_SET_QDIS_MASK; | |
1384 | ||
1385 | wr32(hw, I40E_GLLAN_TXPRE_QDIS(reg_block), val); | |
1386 | } | |
1387 | udelay(400); | |
1388 | ||
1389 | /* stop all the queues */ | |
1390 | for (i = 0; i < num_queues; i++) { | |
1391 | wr32(hw, I40E_QINT_TQCTL(i), 0); | |
1392 | wr32(hw, I40E_QTX_ENA(i), 0); | |
1393 | wr32(hw, I40E_QINT_RQCTL(i), 0); | |
1394 | wr32(hw, I40E_QRX_ENA(i), 0); | |
1395 | } | |
1396 | ||
1397 | /* short wait for all queue disables to settle */ | |
1398 | udelay(50); | |
1399 | } | |
1400 | ||
56a62fc8 JB |
1401 | /** |
1402 | * i40e_clear_pxe_mode - clear pxe operations mode | |
1403 | * @hw: pointer to the hw struct | |
1404 | * | |
1405 | * Make sure all PXE mode settings are cleared, including things | |
1406 | * like descriptor fetch/write-back mode. | |
1407 | **/ | |
1408 | void i40e_clear_pxe_mode(struct i40e_hw *hw) | |
1409 | { | |
1410 | u32 reg; | |
1411 | ||
c9b9b0ae SN |
1412 | if (i40e_check_asq_alive(hw)) |
1413 | i40e_aq_clear_pxe_mode(hw, NULL); | |
1414 | ||
56a62fc8 JB |
1415 | /* Clear single descriptor fetch/write-back mode */ |
1416 | reg = rd32(hw, I40E_GLLAN_RCTL_0); | |
7134f9ce JB |
1417 | |
1418 | if (hw->revision_id == 0) { | |
1419 | /* As a work around clear PXE_MODE instead of setting it */ | |
1420 | wr32(hw, I40E_GLLAN_RCTL_0, (reg & (~I40E_GLLAN_RCTL_0_PXE_MODE_MASK))); | |
1421 | } else { | |
1422 | wr32(hw, I40E_GLLAN_RCTL_0, (reg | I40E_GLLAN_RCTL_0_PXE_MODE_MASK)); | |
1423 | } | |
56a62fc8 JB |
1424 | } |
1425 | ||
0556a9e3 JB |
1426 | /** |
1427 | * i40e_led_is_mine - helper to find matching led | |
1428 | * @hw: pointer to the hw struct | |
1429 | * @idx: index into GPIO registers | |
1430 | * | |
1431 | * returns: 0 if no match, otherwise the value of the GPIO_CTL register | |
1432 | */ | |
1433 | static u32 i40e_led_is_mine(struct i40e_hw *hw, int idx) | |
1434 | { | |
1435 | u32 gpio_val = 0; | |
1436 | u32 port; | |
1437 | ||
1438 | if (!hw->func_caps.led[idx]) | |
1439 | return 0; | |
1440 | ||
1441 | gpio_val = rd32(hw, I40E_GLGEN_GPIO_CTL(idx)); | |
1442 | port = (gpio_val & I40E_GLGEN_GPIO_CTL_PRT_NUM_MASK) >> | |
1443 | I40E_GLGEN_GPIO_CTL_PRT_NUM_SHIFT; | |
1444 | ||
1445 | /* if PRT_NUM_NA is 1 then this LED is not port specific, OR | |
1446 | * if it is not our port then ignore | |
1447 | */ | |
1448 | if ((gpio_val & I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_MASK) || | |
1449 | (port != hw->port)) | |
1450 | return 0; | |
1451 | ||
1452 | return gpio_val; | |
1453 | } | |
1454 | ||
b84d5cd8 MJ |
1455 | #define I40E_COMBINED_ACTIVITY 0xA |
1456 | #define I40E_FILTER_ACTIVITY 0xE | |
0556a9e3 | 1457 | #define I40E_LINK_ACTIVITY 0xC |
b84d5cd8 MJ |
1458 | #define I40E_MAC_ACTIVITY 0xD |
1459 | #define I40E_LED0 22 | |
0556a9e3 | 1460 | |
56a62fc8 JB |
1461 | /** |
1462 | * i40e_led_get - return current on/off mode | |
1463 | * @hw: pointer to the hw struct | |
1464 | * | |
1465 | * The value returned is the 'mode' field as defined in the | |
1466 | * GPIO register definitions: 0x0 = off, 0xf = on, and other | |
1467 | * values are variations of possible behaviors relating to | |
1468 | * blink, link, and wire. | |
1469 | **/ | |
1470 | u32 i40e_led_get(struct i40e_hw *hw) | |
1471 | { | |
b84d5cd8 | 1472 | u32 current_mode = 0; |
56a62fc8 | 1473 | u32 mode = 0; |
56a62fc8 JB |
1474 | int i; |
1475 | ||
0556a9e3 JB |
1476 | /* as per the documentation GPIO 22-29 are the LED |
1477 | * GPIO pins named LED0..LED7 | |
1478 | */ | |
1479 | for (i = I40E_LED0; i <= I40E_GLGEN_GPIO_CTL_MAX_INDEX; i++) { | |
1480 | u32 gpio_val = i40e_led_is_mine(hw, i); | |
56a62fc8 | 1481 | |
0556a9e3 | 1482 | if (!gpio_val) |
56a62fc8 JB |
1483 | continue; |
1484 | ||
b84d5cd8 MJ |
1485 | /* ignore gpio LED src mode entries related to the activity |
1486 | * LEDs | |
1487 | */ | |
1488 | current_mode = ((gpio_val & I40E_GLGEN_GPIO_CTL_LED_MODE_MASK) | |
1489 | >> I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT); | |
1490 | switch (current_mode) { | |
1491 | case I40E_COMBINED_ACTIVITY: | |
1492 | case I40E_FILTER_ACTIVITY: | |
1493 | case I40E_MAC_ACTIVITY: | |
1494 | continue; | |
1495 | default: | |
1496 | break; | |
1497 | } | |
1498 | ||
0556a9e3 JB |
1499 | mode = (gpio_val & I40E_GLGEN_GPIO_CTL_LED_MODE_MASK) >> |
1500 | I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT; | |
56a62fc8 JB |
1501 | break; |
1502 | } | |
1503 | ||
1504 | return mode; | |
1505 | } | |
1506 | ||
1507 | /** | |
1508 | * i40e_led_set - set new on/off mode | |
1509 | * @hw: pointer to the hw struct | |
0556a9e3 JB |
1510 | * @mode: 0=off, 0xf=on (else see manual for mode details) |
1511 | * @blink: true if the LED should blink when on, false if steady | |
1512 | * | |
1513 | * if this function is used to turn on the blink it should | |
1514 | * be used to disable the blink when restoring the original state. | |
56a62fc8 | 1515 | **/ |
0556a9e3 | 1516 | void i40e_led_set(struct i40e_hw *hw, u32 mode, bool blink) |
56a62fc8 | 1517 | { |
b84d5cd8 | 1518 | u32 current_mode = 0; |
56a62fc8 JB |
1519 | int i; |
1520 | ||
0556a9e3 JB |
1521 | if (mode & 0xfffffff0) |
1522 | hw_dbg(hw, "invalid mode passed in %X\n", mode); | |
56a62fc8 | 1523 | |
0556a9e3 JB |
1524 | /* as per the documentation GPIO 22-29 are the LED |
1525 | * GPIO pins named LED0..LED7 | |
1526 | */ | |
1527 | for (i = I40E_LED0; i <= I40E_GLGEN_GPIO_CTL_MAX_INDEX; i++) { | |
1528 | u32 gpio_val = i40e_led_is_mine(hw, i); | |
56a62fc8 | 1529 | |
0556a9e3 | 1530 | if (!gpio_val) |
56a62fc8 JB |
1531 | continue; |
1532 | ||
b84d5cd8 MJ |
1533 | /* ignore gpio LED src mode entries related to the activity |
1534 | * LEDs | |
1535 | */ | |
1536 | current_mode = ((gpio_val & I40E_GLGEN_GPIO_CTL_LED_MODE_MASK) | |
1537 | >> I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT); | |
1538 | switch (current_mode) { | |
1539 | case I40E_COMBINED_ACTIVITY: | |
1540 | case I40E_FILTER_ACTIVITY: | |
1541 | case I40E_MAC_ACTIVITY: | |
1542 | continue; | |
1543 | default: | |
1544 | break; | |
1545 | } | |
1546 | ||
56a62fc8 | 1547 | gpio_val &= ~I40E_GLGEN_GPIO_CTL_LED_MODE_MASK; |
0556a9e3 JB |
1548 | /* this & is a bit of paranoia, but serves as a range check */ |
1549 | gpio_val |= ((mode << I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT) & | |
1550 | I40E_GLGEN_GPIO_CTL_LED_MODE_MASK); | |
1551 | ||
1552 | if (mode == I40E_LINK_ACTIVITY) | |
1553 | blink = false; | |
1554 | ||
9be00d67 | 1555 | if (blink) |
41a1d04b | 1556 | gpio_val |= BIT(I40E_GLGEN_GPIO_CTL_LED_BLINK_SHIFT); |
9be00d67 | 1557 | else |
41a1d04b | 1558 | gpio_val &= ~BIT(I40E_GLGEN_GPIO_CTL_LED_BLINK_SHIFT); |
0556a9e3 | 1559 | |
56a62fc8 | 1560 | wr32(hw, I40E_GLGEN_GPIO_CTL(i), gpio_val); |
0556a9e3 | 1561 | break; |
56a62fc8 JB |
1562 | } |
1563 | } | |
1564 | ||
1565 | /* Admin command wrappers */ | |
56a62fc8 | 1566 | |
8109e123 CS |
1567 | /** |
1568 | * i40e_aq_get_phy_capabilities | |
1569 | * @hw: pointer to the hw struct | |
1570 | * @abilities: structure for PHY capabilities to be filled | |
1571 | * @qualified_modules: report Qualified Modules | |
1572 | * @report_init: report init capabilities (active are default) | |
1573 | * @cmd_details: pointer to command details structure or NULL | |
1574 | * | |
1575 | * Returns the various PHY abilities supported on the Port. | |
1576 | **/ | |
1577 | i40e_status i40e_aq_get_phy_capabilities(struct i40e_hw *hw, | |
1578 | bool qualified_modules, bool report_init, | |
1579 | struct i40e_aq_get_phy_abilities_resp *abilities, | |
1580 | struct i40e_asq_cmd_details *cmd_details) | |
1581 | { | |
1582 | struct i40e_aq_desc desc; | |
1583 | i40e_status status; | |
1584 | u16 abilities_size = sizeof(struct i40e_aq_get_phy_abilities_resp); | |
1585 | ||
1586 | if (!abilities) | |
1587 | return I40E_ERR_PARAM; | |
1588 | ||
1589 | i40e_fill_default_direct_cmd_desc(&desc, | |
1590 | i40e_aqc_opc_get_phy_abilities); | |
1591 | ||
1592 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
1593 | if (abilities_size > I40E_AQ_LARGE_BUF) | |
1594 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
1595 | ||
1596 | if (qualified_modules) | |
1597 | desc.params.external.param0 |= | |
1598 | cpu_to_le32(I40E_AQ_PHY_REPORT_QUALIFIED_MODULES); | |
1599 | ||
1600 | if (report_init) | |
1601 | desc.params.external.param0 |= | |
1602 | cpu_to_le32(I40E_AQ_PHY_REPORT_INITIAL_VALUES); | |
1603 | ||
1604 | status = i40e_asq_send_command(hw, &desc, abilities, abilities_size, | |
1605 | cmd_details); | |
1606 | ||
1607 | if (hw->aq.asq_last_status == I40E_AQ_RC_EIO) | |
1608 | status = I40E_ERR_UNKNOWN_PHY; | |
1609 | ||
3ac67d7b KS |
1610 | if (report_init) |
1611 | hw->phy.phy_types = le32_to_cpu(abilities->phy_type); | |
1612 | ||
8109e123 CS |
1613 | return status; |
1614 | } | |
1615 | ||
c56999f9 CS |
1616 | /** |
1617 | * i40e_aq_set_phy_config | |
1618 | * @hw: pointer to the hw struct | |
1619 | * @config: structure with PHY configuration to be set | |
1620 | * @cmd_details: pointer to command details structure or NULL | |
1621 | * | |
1622 | * Set the various PHY configuration parameters | |
1623 | * supported on the Port.One or more of the Set PHY config parameters may be | |
1624 | * ignored in an MFP mode as the PF may not have the privilege to set some | |
1625 | * of the PHY Config parameters. This status will be indicated by the | |
1626 | * command response. | |
1627 | **/ | |
1628 | enum i40e_status_code i40e_aq_set_phy_config(struct i40e_hw *hw, | |
1629 | struct i40e_aq_set_phy_config *config, | |
1630 | struct i40e_asq_cmd_details *cmd_details) | |
1631 | { | |
1632 | struct i40e_aq_desc desc; | |
1633 | struct i40e_aq_set_phy_config *cmd = | |
1634 | (struct i40e_aq_set_phy_config *)&desc.params.raw; | |
1635 | enum i40e_status_code status; | |
1636 | ||
1637 | if (!config) | |
1638 | return I40E_ERR_PARAM; | |
1639 | ||
1640 | i40e_fill_default_direct_cmd_desc(&desc, | |
1641 | i40e_aqc_opc_set_phy_config); | |
1642 | ||
1643 | *cmd = *config; | |
1644 | ||
1645 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1646 | ||
1647 | return status; | |
1648 | } | |
1649 | ||
1650 | /** | |
1651 | * i40e_set_fc | |
1652 | * @hw: pointer to the hw struct | |
1653 | * | |
1654 | * Set the requested flow control mode using set_phy_config. | |
1655 | **/ | |
1656 | enum i40e_status_code i40e_set_fc(struct i40e_hw *hw, u8 *aq_failures, | |
1657 | bool atomic_restart) | |
1658 | { | |
1659 | enum i40e_fc_mode fc_mode = hw->fc.requested_mode; | |
1660 | struct i40e_aq_get_phy_abilities_resp abilities; | |
1661 | struct i40e_aq_set_phy_config config; | |
1662 | enum i40e_status_code status; | |
1663 | u8 pause_mask = 0x0; | |
1664 | ||
1665 | *aq_failures = 0x0; | |
1666 | ||
1667 | switch (fc_mode) { | |
1668 | case I40E_FC_FULL: | |
1669 | pause_mask |= I40E_AQ_PHY_FLAG_PAUSE_TX; | |
1670 | pause_mask |= I40E_AQ_PHY_FLAG_PAUSE_RX; | |
1671 | break; | |
1672 | case I40E_FC_RX_PAUSE: | |
1673 | pause_mask |= I40E_AQ_PHY_FLAG_PAUSE_RX; | |
1674 | break; | |
1675 | case I40E_FC_TX_PAUSE: | |
1676 | pause_mask |= I40E_AQ_PHY_FLAG_PAUSE_TX; | |
1677 | break; | |
1678 | default: | |
1679 | break; | |
1680 | } | |
1681 | ||
1682 | /* Get the current phy config */ | |
1683 | status = i40e_aq_get_phy_capabilities(hw, false, false, &abilities, | |
1684 | NULL); | |
1685 | if (status) { | |
1686 | *aq_failures |= I40E_SET_FC_AQ_FAIL_GET; | |
1687 | return status; | |
1688 | } | |
1689 | ||
1690 | memset(&config, 0, sizeof(struct i40e_aq_set_phy_config)); | |
1691 | /* clear the old pause settings */ | |
1692 | config.abilities = abilities.abilities & ~(I40E_AQ_PHY_FLAG_PAUSE_TX) & | |
1693 | ~(I40E_AQ_PHY_FLAG_PAUSE_RX); | |
1694 | /* set the new abilities */ | |
1695 | config.abilities |= pause_mask; | |
1696 | /* If the abilities have changed, then set the new config */ | |
1697 | if (config.abilities != abilities.abilities) { | |
1698 | /* Auto restart link so settings take effect */ | |
1699 | if (atomic_restart) | |
1700 | config.abilities |= I40E_AQ_PHY_ENABLE_ATOMIC_LINK; | |
1701 | /* Copy over all the old settings */ | |
1702 | config.phy_type = abilities.phy_type; | |
1703 | config.link_speed = abilities.link_speed; | |
1704 | config.eee_capability = abilities.eee_capability; | |
1705 | config.eeer = abilities.eeer_val; | |
1706 | config.low_power_ctrl = abilities.d3_lpan; | |
1707 | status = i40e_aq_set_phy_config(hw, &config, NULL); | |
1708 | ||
1709 | if (status) | |
1710 | *aq_failures |= I40E_SET_FC_AQ_FAIL_SET; | |
1711 | } | |
1712 | /* Update the link info */ | |
0a862b43 | 1713 | status = i40e_update_link_info(hw); |
c56999f9 CS |
1714 | if (status) { |
1715 | /* Wait a little bit (on 40G cards it sometimes takes a really | |
1716 | * long time for link to come back from the atomic reset) | |
1717 | * and try once more | |
1718 | */ | |
1719 | msleep(1000); | |
0a862b43 | 1720 | status = i40e_update_link_info(hw); |
c56999f9 CS |
1721 | } |
1722 | if (status) | |
1723 | *aq_failures |= I40E_SET_FC_AQ_FAIL_UPDATE; | |
1724 | ||
1725 | return status; | |
1726 | } | |
1727 | ||
c9b9b0ae SN |
1728 | /** |
1729 | * i40e_aq_clear_pxe_mode | |
1730 | * @hw: pointer to the hw struct | |
1731 | * @cmd_details: pointer to command details structure or NULL | |
1732 | * | |
1733 | * Tell the firmware that the driver is taking over from PXE | |
1734 | **/ | |
1735 | i40e_status i40e_aq_clear_pxe_mode(struct i40e_hw *hw, | |
1736 | struct i40e_asq_cmd_details *cmd_details) | |
1737 | { | |
1738 | i40e_status status; | |
1739 | struct i40e_aq_desc desc; | |
1740 | struct i40e_aqc_clear_pxe *cmd = | |
1741 | (struct i40e_aqc_clear_pxe *)&desc.params.raw; | |
1742 | ||
1743 | i40e_fill_default_direct_cmd_desc(&desc, | |
1744 | i40e_aqc_opc_clear_pxe_mode); | |
1745 | ||
1746 | cmd->rx_cnt = 0x2; | |
1747 | ||
1748 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1749 | ||
1750 | wr32(hw, I40E_GLLAN_RCTL_0, 0x1); | |
1751 | ||
1752 | return status; | |
1753 | } | |
1754 | ||
56a62fc8 JB |
1755 | /** |
1756 | * i40e_aq_set_link_restart_an | |
1757 | * @hw: pointer to the hw struct | |
1ac978af | 1758 | * @enable_link: if true: enable link, if false: disable link |
56a62fc8 JB |
1759 | * @cmd_details: pointer to command details structure or NULL |
1760 | * | |
1761 | * Sets up the link and restarts the Auto-Negotiation over the link. | |
1762 | **/ | |
1763 | i40e_status i40e_aq_set_link_restart_an(struct i40e_hw *hw, | |
1ac978af CS |
1764 | bool enable_link, |
1765 | struct i40e_asq_cmd_details *cmd_details) | |
56a62fc8 JB |
1766 | { |
1767 | struct i40e_aq_desc desc; | |
1768 | struct i40e_aqc_set_link_restart_an *cmd = | |
1769 | (struct i40e_aqc_set_link_restart_an *)&desc.params.raw; | |
1770 | i40e_status status; | |
1771 | ||
1772 | i40e_fill_default_direct_cmd_desc(&desc, | |
1773 | i40e_aqc_opc_set_link_restart_an); | |
1774 | ||
1775 | cmd->command = I40E_AQ_PHY_RESTART_AN; | |
1ac978af CS |
1776 | if (enable_link) |
1777 | cmd->command |= I40E_AQ_PHY_LINK_ENABLE; | |
1778 | else | |
1779 | cmd->command &= ~I40E_AQ_PHY_LINK_ENABLE; | |
56a62fc8 JB |
1780 | |
1781 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1782 | ||
1783 | return status; | |
1784 | } | |
1785 | ||
1786 | /** | |
1787 | * i40e_aq_get_link_info | |
1788 | * @hw: pointer to the hw struct | |
1789 | * @enable_lse: enable/disable LinkStatusEvent reporting | |
1790 | * @link: pointer to link status structure - optional | |
1791 | * @cmd_details: pointer to command details structure or NULL | |
1792 | * | |
1793 | * Returns the link status of the adapter. | |
1794 | **/ | |
1795 | i40e_status i40e_aq_get_link_info(struct i40e_hw *hw, | |
1796 | bool enable_lse, struct i40e_link_status *link, | |
1797 | struct i40e_asq_cmd_details *cmd_details) | |
1798 | { | |
1799 | struct i40e_aq_desc desc; | |
1800 | struct i40e_aqc_get_link_status *resp = | |
1801 | (struct i40e_aqc_get_link_status *)&desc.params.raw; | |
1802 | struct i40e_link_status *hw_link_info = &hw->phy.link_info; | |
1803 | i40e_status status; | |
c56999f9 | 1804 | bool tx_pause, rx_pause; |
56a62fc8 JB |
1805 | u16 command_flags; |
1806 | ||
1807 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_get_link_status); | |
1808 | ||
1809 | if (enable_lse) | |
1810 | command_flags = I40E_AQ_LSE_ENABLE; | |
1811 | else | |
1812 | command_flags = I40E_AQ_LSE_DISABLE; | |
1813 | resp->command_flags = cpu_to_le16(command_flags); | |
1814 | ||
1815 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1816 | ||
1817 | if (status) | |
1818 | goto aq_get_link_info_exit; | |
1819 | ||
1820 | /* save off old link status information */ | |
c36bd4a7 | 1821 | hw->phy.link_info_old = *hw_link_info; |
56a62fc8 JB |
1822 | |
1823 | /* update link status */ | |
1824 | hw_link_info->phy_type = (enum i40e_aq_phy_type)resp->phy_type; | |
be405eb0 | 1825 | hw->phy.media_type = i40e_get_media_type(hw); |
56a62fc8 JB |
1826 | hw_link_info->link_speed = (enum i40e_aq_link_speed)resp->link_speed; |
1827 | hw_link_info->link_info = resp->link_info; | |
1828 | hw_link_info->an_info = resp->an_info; | |
1829 | hw_link_info->ext_info = resp->ext_info; | |
639dc377 | 1830 | hw_link_info->loopback = resp->loopback; |
6bb3f23c NP |
1831 | hw_link_info->max_frame_size = le16_to_cpu(resp->max_frame_size); |
1832 | hw_link_info->pacing = resp->config & I40E_AQ_CONFIG_PACING_MASK; | |
1833 | ||
c56999f9 CS |
1834 | /* update fc info */ |
1835 | tx_pause = !!(resp->an_info & I40E_AQ_LINK_PAUSE_TX); | |
1836 | rx_pause = !!(resp->an_info & I40E_AQ_LINK_PAUSE_RX); | |
1837 | if (tx_pause & rx_pause) | |
1838 | hw->fc.current_mode = I40E_FC_FULL; | |
1839 | else if (tx_pause) | |
1840 | hw->fc.current_mode = I40E_FC_TX_PAUSE; | |
1841 | else if (rx_pause) | |
1842 | hw->fc.current_mode = I40E_FC_RX_PAUSE; | |
1843 | else | |
1844 | hw->fc.current_mode = I40E_FC_NONE; | |
1845 | ||
6bb3f23c NP |
1846 | if (resp->config & I40E_AQ_CONFIG_CRC_ENA) |
1847 | hw_link_info->crc_enable = true; | |
1848 | else | |
1849 | hw_link_info->crc_enable = false; | |
56a62fc8 JB |
1850 | |
1851 | if (resp->command_flags & cpu_to_le16(I40E_AQ_LSE_ENABLE)) | |
1852 | hw_link_info->lse_enable = true; | |
1853 | else | |
1854 | hw_link_info->lse_enable = false; | |
1855 | ||
088c4ee3 CS |
1856 | if ((hw->aq.fw_maj_ver < 4 || (hw->aq.fw_maj_ver == 4 && |
1857 | hw->aq.fw_min_ver < 40)) && hw_link_info->phy_type == 0xE) | |
1858 | hw_link_info->phy_type = I40E_PHY_TYPE_10GBASE_SFPP_CU; | |
1859 | ||
56a62fc8 JB |
1860 | /* save link status information */ |
1861 | if (link) | |
d7595a22 | 1862 | *link = *hw_link_info; |
56a62fc8 JB |
1863 | |
1864 | /* flag cleared so helper functions don't call AQ again */ | |
1865 | hw->phy.get_link_info = false; | |
1866 | ||
1867 | aq_get_link_info_exit: | |
1868 | return status; | |
1869 | } | |
1870 | ||
7e2453fe JB |
1871 | /** |
1872 | * i40e_aq_set_phy_int_mask | |
1873 | * @hw: pointer to the hw struct | |
1874 | * @mask: interrupt mask to be set | |
1875 | * @cmd_details: pointer to command details structure or NULL | |
1876 | * | |
1877 | * Set link interrupt mask. | |
1878 | **/ | |
1879 | i40e_status i40e_aq_set_phy_int_mask(struct i40e_hw *hw, | |
1880 | u16 mask, | |
1881 | struct i40e_asq_cmd_details *cmd_details) | |
1882 | { | |
1883 | struct i40e_aq_desc desc; | |
1884 | struct i40e_aqc_set_phy_int_mask *cmd = | |
1885 | (struct i40e_aqc_set_phy_int_mask *)&desc.params.raw; | |
1886 | i40e_status status; | |
1887 | ||
1888 | i40e_fill_default_direct_cmd_desc(&desc, | |
1889 | i40e_aqc_opc_set_phy_int_mask); | |
1890 | ||
1891 | cmd->event_mask = cpu_to_le16(mask); | |
1892 | ||
1893 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1894 | ||
1895 | return status; | |
1896 | } | |
1897 | ||
31b606d0 CW |
1898 | /** |
1899 | * i40e_aq_set_phy_debug | |
1900 | * @hw: pointer to the hw struct | |
1901 | * @cmd_flags: debug command flags | |
1902 | * @cmd_details: pointer to command details structure or NULL | |
1903 | * | |
1904 | * Reset the external PHY. | |
1905 | **/ | |
61829026 JB |
1906 | i40e_status i40e_aq_set_phy_debug(struct i40e_hw *hw, u8 cmd_flags, |
1907 | struct i40e_asq_cmd_details *cmd_details) | |
31b606d0 CW |
1908 | { |
1909 | struct i40e_aq_desc desc; | |
1910 | struct i40e_aqc_set_phy_debug *cmd = | |
1911 | (struct i40e_aqc_set_phy_debug *)&desc.params.raw; | |
61829026 | 1912 | i40e_status status; |
31b606d0 CW |
1913 | |
1914 | i40e_fill_default_direct_cmd_desc(&desc, | |
1915 | i40e_aqc_opc_set_phy_debug); | |
1916 | ||
1917 | cmd->command_flags = cmd_flags; | |
1918 | ||
1919 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1920 | ||
1921 | return status; | |
1922 | } | |
1923 | ||
56a62fc8 JB |
1924 | /** |
1925 | * i40e_aq_add_vsi | |
1926 | * @hw: pointer to the hw struct | |
98d44381 | 1927 | * @vsi_ctx: pointer to a vsi context struct |
56a62fc8 JB |
1928 | * @cmd_details: pointer to command details structure or NULL |
1929 | * | |
1930 | * Add a VSI context to the hardware. | |
1931 | **/ | |
1932 | i40e_status i40e_aq_add_vsi(struct i40e_hw *hw, | |
1933 | struct i40e_vsi_context *vsi_ctx, | |
1934 | struct i40e_asq_cmd_details *cmd_details) | |
1935 | { | |
1936 | struct i40e_aq_desc desc; | |
1937 | struct i40e_aqc_add_get_update_vsi *cmd = | |
1938 | (struct i40e_aqc_add_get_update_vsi *)&desc.params.raw; | |
1939 | struct i40e_aqc_add_get_update_vsi_completion *resp = | |
1940 | (struct i40e_aqc_add_get_update_vsi_completion *) | |
1941 | &desc.params.raw; | |
1942 | i40e_status status; | |
1943 | ||
1944 | i40e_fill_default_direct_cmd_desc(&desc, | |
1945 | i40e_aqc_opc_add_vsi); | |
1946 | ||
1947 | cmd->uplink_seid = cpu_to_le16(vsi_ctx->uplink_seid); | |
1948 | cmd->connection_type = vsi_ctx->connection_type; | |
1949 | cmd->vf_id = vsi_ctx->vf_num; | |
1950 | cmd->vsi_flags = cpu_to_le16(vsi_ctx->flags); | |
1951 | ||
1952 | desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF | I40E_AQ_FLAG_RD)); | |
56a62fc8 JB |
1953 | |
1954 | status = i40e_asq_send_command(hw, &desc, &vsi_ctx->info, | |
1955 | sizeof(vsi_ctx->info), cmd_details); | |
1956 | ||
1957 | if (status) | |
1958 | goto aq_add_vsi_exit; | |
1959 | ||
1960 | vsi_ctx->seid = le16_to_cpu(resp->seid); | |
1961 | vsi_ctx->vsi_number = le16_to_cpu(resp->vsi_number); | |
1962 | vsi_ctx->vsis_allocated = le16_to_cpu(resp->vsi_used); | |
1963 | vsi_ctx->vsis_unallocated = le16_to_cpu(resp->vsi_free); | |
1964 | ||
1965 | aq_add_vsi_exit: | |
1966 | return status; | |
1967 | } | |
1968 | ||
fb70faba MW |
1969 | /** |
1970 | * i40e_aq_set_default_vsi | |
1971 | * @hw: pointer to the hw struct | |
1972 | * @seid: vsi number | |
1973 | * @cmd_details: pointer to command details structure or NULL | |
1974 | **/ | |
1975 | i40e_status i40e_aq_set_default_vsi(struct i40e_hw *hw, | |
1976 | u16 seid, | |
1977 | struct i40e_asq_cmd_details *cmd_details) | |
1978 | { | |
1979 | struct i40e_aq_desc desc; | |
1980 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
1981 | (struct i40e_aqc_set_vsi_promiscuous_modes *) | |
1982 | &desc.params.raw; | |
1983 | i40e_status status; | |
1984 | ||
1985 | i40e_fill_default_direct_cmd_desc(&desc, | |
1986 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
1987 | ||
1988 | cmd->promiscuous_flags = cpu_to_le16(I40E_AQC_SET_VSI_DEFAULT); | |
1989 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_DEFAULT); | |
1990 | cmd->seid = cpu_to_le16(seid); | |
1991 | ||
1992 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
1993 | ||
1994 | return status; | |
1995 | } | |
1996 | ||
1997 | /** | |
1998 | * i40e_aq_clear_default_vsi | |
1999 | * @hw: pointer to the hw struct | |
2000 | * @seid: vsi number | |
2001 | * @cmd_details: pointer to command details structure or NULL | |
2002 | **/ | |
2003 | i40e_status i40e_aq_clear_default_vsi(struct i40e_hw *hw, | |
2004 | u16 seid, | |
2005 | struct i40e_asq_cmd_details *cmd_details) | |
2006 | { | |
2007 | struct i40e_aq_desc desc; | |
2008 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
2009 | (struct i40e_aqc_set_vsi_promiscuous_modes *) | |
2010 | &desc.params.raw; | |
2011 | i40e_status status; | |
2012 | ||
2013 | i40e_fill_default_direct_cmd_desc(&desc, | |
2014 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
2015 | ||
2016 | cmd->promiscuous_flags = cpu_to_le16(0); | |
2017 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_DEFAULT); | |
2018 | cmd->seid = cpu_to_le16(seid); | |
2019 | ||
2020 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2021 | ||
2022 | return status; | |
2023 | } | |
2024 | ||
56a62fc8 JB |
2025 | /** |
2026 | * i40e_aq_set_vsi_unicast_promiscuous | |
2027 | * @hw: pointer to the hw struct | |
2028 | * @seid: vsi number | |
2029 | * @set: set unicast promiscuous enable/disable | |
2030 | * @cmd_details: pointer to command details structure or NULL | |
b5569892 | 2031 | * @rx_only_promisc: flag to decide if egress traffic gets mirrored in promisc |
56a62fc8 JB |
2032 | **/ |
2033 | i40e_status i40e_aq_set_vsi_unicast_promiscuous(struct i40e_hw *hw, | |
885552a2 | 2034 | u16 seid, bool set, |
b5569892 ASJ |
2035 | struct i40e_asq_cmd_details *cmd_details, |
2036 | bool rx_only_promisc) | |
56a62fc8 JB |
2037 | { |
2038 | struct i40e_aq_desc desc; | |
2039 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
2040 | (struct i40e_aqc_set_vsi_promiscuous_modes *)&desc.params.raw; | |
2041 | i40e_status status; | |
2042 | u16 flags = 0; | |
2043 | ||
2044 | i40e_fill_default_direct_cmd_desc(&desc, | |
2045 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
2046 | ||
3b120089 | 2047 | if (set) { |
56a62fc8 | 2048 | flags |= I40E_AQC_SET_VSI_PROMISC_UNICAST; |
b5569892 ASJ |
2049 | if (rx_only_promisc && |
2050 | (((hw->aq.api_maj_ver == 1) && (hw->aq.api_min_ver >= 5)) || | |
2051 | (hw->aq.api_maj_ver > 1))) | |
3b120089 ASJ |
2052 | flags |= I40E_AQC_SET_VSI_PROMISC_TX; |
2053 | } | |
56a62fc8 JB |
2054 | |
2055 | cmd->promiscuous_flags = cpu_to_le16(flags); | |
2056 | ||
2057 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_UNICAST); | |
3b120089 ASJ |
2058 | if (((hw->aq.api_maj_ver >= 1) && (hw->aq.api_min_ver >= 5)) || |
2059 | (hw->aq.api_maj_ver > 1)) | |
2060 | cmd->valid_flags |= cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_TX); | |
56a62fc8 JB |
2061 | |
2062 | cmd->seid = cpu_to_le16(seid); | |
2063 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2064 | ||
2065 | return status; | |
2066 | } | |
2067 | ||
2068 | /** | |
2069 | * i40e_aq_set_vsi_multicast_promiscuous | |
2070 | * @hw: pointer to the hw struct | |
2071 | * @seid: vsi number | |
2072 | * @set: set multicast promiscuous enable/disable | |
2073 | * @cmd_details: pointer to command details structure or NULL | |
2074 | **/ | |
2075 | i40e_status i40e_aq_set_vsi_multicast_promiscuous(struct i40e_hw *hw, | |
2076 | u16 seid, bool set, struct i40e_asq_cmd_details *cmd_details) | |
2077 | { | |
2078 | struct i40e_aq_desc desc; | |
2079 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
2080 | (struct i40e_aqc_set_vsi_promiscuous_modes *)&desc.params.raw; | |
2081 | i40e_status status; | |
2082 | u16 flags = 0; | |
2083 | ||
2084 | i40e_fill_default_direct_cmd_desc(&desc, | |
2085 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
2086 | ||
2087 | if (set) | |
2088 | flags |= I40E_AQC_SET_VSI_PROMISC_MULTICAST; | |
2089 | ||
2090 | cmd->promiscuous_flags = cpu_to_le16(flags); | |
2091 | ||
2092 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_MULTICAST); | |
2093 | ||
2094 | cmd->seid = cpu_to_le16(seid); | |
2095 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2096 | ||
2097 | return status; | |
2098 | } | |
2099 | ||
6c41a760 GR |
2100 | /** |
2101 | * i40e_aq_set_vsi_mc_promisc_on_vlan | |
2102 | * @hw: pointer to the hw struct | |
2103 | * @seid: vsi number | |
2104 | * @enable: set MAC L2 layer unicast promiscuous enable/disable for a given VLAN | |
2105 | * @vid: The VLAN tag filter - capture any multicast packet with this VLAN tag | |
2106 | * @cmd_details: pointer to command details structure or NULL | |
2107 | **/ | |
2108 | enum i40e_status_code i40e_aq_set_vsi_mc_promisc_on_vlan(struct i40e_hw *hw, | |
2109 | u16 seid, bool enable, | |
2110 | u16 vid, | |
2111 | struct i40e_asq_cmd_details *cmd_details) | |
2112 | { | |
2113 | struct i40e_aq_desc desc; | |
2114 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
2115 | (struct i40e_aqc_set_vsi_promiscuous_modes *)&desc.params.raw; | |
2116 | enum i40e_status_code status; | |
2117 | u16 flags = 0; | |
2118 | ||
2119 | i40e_fill_default_direct_cmd_desc(&desc, | |
2120 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
2121 | ||
2122 | if (enable) | |
2123 | flags |= I40E_AQC_SET_VSI_PROMISC_MULTICAST; | |
2124 | ||
2125 | cmd->promiscuous_flags = cpu_to_le16(flags); | |
2126 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_MULTICAST); | |
2127 | cmd->seid = cpu_to_le16(seid); | |
2128 | cmd->vlan_tag = cpu_to_le16(vid | I40E_AQC_SET_VSI_VLAN_VALID); | |
2129 | ||
2130 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2131 | ||
2132 | return status; | |
2133 | } | |
2134 | ||
2135 | /** | |
2136 | * i40e_aq_set_vsi_uc_promisc_on_vlan | |
2137 | * @hw: pointer to the hw struct | |
2138 | * @seid: vsi number | |
2139 | * @enable: set MAC L2 layer unicast promiscuous enable/disable for a given VLAN | |
2140 | * @vid: The VLAN tag filter - capture any unicast packet with this VLAN tag | |
2141 | * @cmd_details: pointer to command details structure or NULL | |
2142 | **/ | |
2143 | enum i40e_status_code i40e_aq_set_vsi_uc_promisc_on_vlan(struct i40e_hw *hw, | |
2144 | u16 seid, bool enable, | |
2145 | u16 vid, | |
2146 | struct i40e_asq_cmd_details *cmd_details) | |
2147 | { | |
2148 | struct i40e_aq_desc desc; | |
2149 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
2150 | (struct i40e_aqc_set_vsi_promiscuous_modes *)&desc.params.raw; | |
2151 | enum i40e_status_code status; | |
2152 | u16 flags = 0; | |
2153 | ||
2154 | i40e_fill_default_direct_cmd_desc(&desc, | |
2155 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
2156 | ||
2157 | if (enable) | |
2158 | flags |= I40E_AQC_SET_VSI_PROMISC_UNICAST; | |
2159 | ||
2160 | cmd->promiscuous_flags = cpu_to_le16(flags); | |
2161 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_UNICAST); | |
2162 | cmd->seid = cpu_to_le16(seid); | |
2163 | cmd->vlan_tag = cpu_to_le16(vid | I40E_AQC_SET_VSI_VLAN_VALID); | |
2164 | ||
2165 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2166 | ||
2167 | return status; | |
2168 | } | |
2169 | ||
56a62fc8 JB |
2170 | /** |
2171 | * i40e_aq_set_vsi_broadcast | |
2172 | * @hw: pointer to the hw struct | |
2173 | * @seid: vsi number | |
2174 | * @set_filter: true to set filter, false to clear filter | |
2175 | * @cmd_details: pointer to command details structure or NULL | |
2176 | * | |
2177 | * Set or clear the broadcast promiscuous flag (filter) for a given VSI. | |
2178 | **/ | |
2179 | i40e_status i40e_aq_set_vsi_broadcast(struct i40e_hw *hw, | |
2180 | u16 seid, bool set_filter, | |
2181 | struct i40e_asq_cmd_details *cmd_details) | |
2182 | { | |
2183 | struct i40e_aq_desc desc; | |
2184 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
2185 | (struct i40e_aqc_set_vsi_promiscuous_modes *)&desc.params.raw; | |
2186 | i40e_status status; | |
2187 | ||
2188 | i40e_fill_default_direct_cmd_desc(&desc, | |
2189 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
2190 | ||
2191 | if (set_filter) | |
2192 | cmd->promiscuous_flags | |
2193 | |= cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_BROADCAST); | |
2194 | else | |
2195 | cmd->promiscuous_flags | |
2196 | &= cpu_to_le16(~I40E_AQC_SET_VSI_PROMISC_BROADCAST); | |
2197 | ||
2198 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_BROADCAST); | |
2199 | cmd->seid = cpu_to_le16(seid); | |
2200 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2201 | ||
2202 | return status; | |
2203 | } | |
2204 | ||
7bd6875b KP |
2205 | /** |
2206 | * i40e_aq_set_vsi_vlan_promisc - control the VLAN promiscuous setting | |
2207 | * @hw: pointer to the hw struct | |
2208 | * @seid: vsi number | |
2209 | * @enable: set MAC L2 layer unicast promiscuous enable/disable for a given VLAN | |
2210 | * @cmd_details: pointer to command details structure or NULL | |
2211 | **/ | |
2212 | i40e_status i40e_aq_set_vsi_vlan_promisc(struct i40e_hw *hw, | |
2213 | u16 seid, bool enable, | |
2214 | struct i40e_asq_cmd_details *cmd_details) | |
2215 | { | |
2216 | struct i40e_aq_desc desc; | |
2217 | struct i40e_aqc_set_vsi_promiscuous_modes *cmd = | |
2218 | (struct i40e_aqc_set_vsi_promiscuous_modes *)&desc.params.raw; | |
2219 | i40e_status status; | |
2220 | u16 flags = 0; | |
2221 | ||
2222 | i40e_fill_default_direct_cmd_desc(&desc, | |
2223 | i40e_aqc_opc_set_vsi_promiscuous_modes); | |
2224 | if (enable) | |
2225 | flags |= I40E_AQC_SET_VSI_PROMISC_VLAN; | |
2226 | ||
2227 | cmd->promiscuous_flags = cpu_to_le16(flags); | |
2228 | cmd->valid_flags = cpu_to_le16(I40E_AQC_SET_VSI_PROMISC_VLAN); | |
2229 | cmd->seid = cpu_to_le16(seid); | |
2230 | ||
2231 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2232 | ||
2233 | return status; | |
2234 | } | |
2235 | ||
56a62fc8 JB |
2236 | /** |
2237 | * i40e_get_vsi_params - get VSI configuration info | |
2238 | * @hw: pointer to the hw struct | |
98d44381 | 2239 | * @vsi_ctx: pointer to a vsi context struct |
56a62fc8 JB |
2240 | * @cmd_details: pointer to command details structure or NULL |
2241 | **/ | |
2242 | i40e_status i40e_aq_get_vsi_params(struct i40e_hw *hw, | |
2243 | struct i40e_vsi_context *vsi_ctx, | |
2244 | struct i40e_asq_cmd_details *cmd_details) | |
2245 | { | |
2246 | struct i40e_aq_desc desc; | |
f5ac8579 SN |
2247 | struct i40e_aqc_add_get_update_vsi *cmd = |
2248 | (struct i40e_aqc_add_get_update_vsi *)&desc.params.raw; | |
56a62fc8 JB |
2249 | struct i40e_aqc_add_get_update_vsi_completion *resp = |
2250 | (struct i40e_aqc_add_get_update_vsi_completion *) | |
2251 | &desc.params.raw; | |
2252 | i40e_status status; | |
2253 | ||
2254 | i40e_fill_default_direct_cmd_desc(&desc, | |
2255 | i40e_aqc_opc_get_vsi_parameters); | |
2256 | ||
f5ac8579 | 2257 | cmd->uplink_seid = cpu_to_le16(vsi_ctx->seid); |
56a62fc8 JB |
2258 | |
2259 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
56a62fc8 JB |
2260 | |
2261 | status = i40e_asq_send_command(hw, &desc, &vsi_ctx->info, | |
2262 | sizeof(vsi_ctx->info), NULL); | |
2263 | ||
2264 | if (status) | |
2265 | goto aq_get_vsi_params_exit; | |
2266 | ||
2267 | vsi_ctx->seid = le16_to_cpu(resp->seid); | |
2268 | vsi_ctx->vsi_number = le16_to_cpu(resp->vsi_number); | |
2269 | vsi_ctx->vsis_allocated = le16_to_cpu(resp->vsi_used); | |
2270 | vsi_ctx->vsis_unallocated = le16_to_cpu(resp->vsi_free); | |
2271 | ||
2272 | aq_get_vsi_params_exit: | |
2273 | return status; | |
2274 | } | |
2275 | ||
2276 | /** | |
2277 | * i40e_aq_update_vsi_params | |
2278 | * @hw: pointer to the hw struct | |
98d44381 | 2279 | * @vsi_ctx: pointer to a vsi context struct |
56a62fc8 JB |
2280 | * @cmd_details: pointer to command details structure or NULL |
2281 | * | |
2282 | * Update a VSI context. | |
2283 | **/ | |
2284 | i40e_status i40e_aq_update_vsi_params(struct i40e_hw *hw, | |
2285 | struct i40e_vsi_context *vsi_ctx, | |
2286 | struct i40e_asq_cmd_details *cmd_details) | |
2287 | { | |
2288 | struct i40e_aq_desc desc; | |
f5ac8579 SN |
2289 | struct i40e_aqc_add_get_update_vsi *cmd = |
2290 | (struct i40e_aqc_add_get_update_vsi *)&desc.params.raw; | |
b6caccac KS |
2291 | struct i40e_aqc_add_get_update_vsi_completion *resp = |
2292 | (struct i40e_aqc_add_get_update_vsi_completion *) | |
2293 | &desc.params.raw; | |
56a62fc8 JB |
2294 | i40e_status status; |
2295 | ||
2296 | i40e_fill_default_direct_cmd_desc(&desc, | |
2297 | i40e_aqc_opc_update_vsi_parameters); | |
f5ac8579 | 2298 | cmd->uplink_seid = cpu_to_le16(vsi_ctx->seid); |
56a62fc8 JB |
2299 | |
2300 | desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF | I40E_AQ_FLAG_RD)); | |
56a62fc8 JB |
2301 | |
2302 | status = i40e_asq_send_command(hw, &desc, &vsi_ctx->info, | |
2303 | sizeof(vsi_ctx->info), cmd_details); | |
2304 | ||
b6caccac KS |
2305 | vsi_ctx->vsis_allocated = le16_to_cpu(resp->vsi_used); |
2306 | vsi_ctx->vsis_unallocated = le16_to_cpu(resp->vsi_free); | |
2307 | ||
56a62fc8 JB |
2308 | return status; |
2309 | } | |
2310 | ||
2311 | /** | |
2312 | * i40e_aq_get_switch_config | |
2313 | * @hw: pointer to the hardware structure | |
2314 | * @buf: pointer to the result buffer | |
2315 | * @buf_size: length of input buffer | |
2316 | * @start_seid: seid to start for the report, 0 == beginning | |
2317 | * @cmd_details: pointer to command details structure or NULL | |
2318 | * | |
2319 | * Fill the buf with switch configuration returned from AdminQ command | |
2320 | **/ | |
2321 | i40e_status i40e_aq_get_switch_config(struct i40e_hw *hw, | |
2322 | struct i40e_aqc_get_switch_config_resp *buf, | |
2323 | u16 buf_size, u16 *start_seid, | |
2324 | struct i40e_asq_cmd_details *cmd_details) | |
2325 | { | |
2326 | struct i40e_aq_desc desc; | |
2327 | struct i40e_aqc_switch_seid *scfg = | |
2328 | (struct i40e_aqc_switch_seid *)&desc.params.raw; | |
2329 | i40e_status status; | |
2330 | ||
2331 | i40e_fill_default_direct_cmd_desc(&desc, | |
2332 | i40e_aqc_opc_get_switch_config); | |
2333 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
2334 | if (buf_size > I40E_AQ_LARGE_BUF) | |
2335 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
2336 | scfg->seid = cpu_to_le16(*start_seid); | |
2337 | ||
2338 | status = i40e_asq_send_command(hw, &desc, buf, buf_size, cmd_details); | |
2339 | *start_seid = le16_to_cpu(scfg->seid); | |
2340 | ||
2341 | return status; | |
2342 | } | |
2343 | ||
f3d58497 SN |
2344 | /** |
2345 | * i40e_aq_set_switch_config | |
2346 | * @hw: pointer to the hardware structure | |
2347 | * @flags: bit flag values to set | |
2348 | * @valid_flags: which bit flags to set | |
2349 | * @cmd_details: pointer to command details structure or NULL | |
2350 | * | |
2351 | * Set switch configuration bits | |
2352 | **/ | |
2353 | enum i40e_status_code i40e_aq_set_switch_config(struct i40e_hw *hw, | |
2354 | u16 flags, | |
2355 | u16 valid_flags, | |
2356 | struct i40e_asq_cmd_details *cmd_details) | |
2357 | { | |
2358 | struct i40e_aq_desc desc; | |
2359 | struct i40e_aqc_set_switch_config *scfg = | |
2360 | (struct i40e_aqc_set_switch_config *)&desc.params.raw; | |
2361 | enum i40e_status_code status; | |
2362 | ||
2363 | i40e_fill_default_direct_cmd_desc(&desc, | |
2364 | i40e_aqc_opc_set_switch_config); | |
2365 | scfg->flags = cpu_to_le16(flags); | |
2366 | scfg->valid_flags = cpu_to_le16(valid_flags); | |
2367 | ||
2368 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2369 | ||
2370 | return status; | |
2371 | } | |
2372 | ||
56a62fc8 JB |
2373 | /** |
2374 | * i40e_aq_get_firmware_version | |
2375 | * @hw: pointer to the hw struct | |
2376 | * @fw_major_version: firmware major version | |
2377 | * @fw_minor_version: firmware minor version | |
7edf810c | 2378 | * @fw_build: firmware build number |
56a62fc8 JB |
2379 | * @api_major_version: major queue version |
2380 | * @api_minor_version: minor queue version | |
2381 | * @cmd_details: pointer to command details structure or NULL | |
2382 | * | |
2383 | * Get the firmware version from the admin queue commands | |
2384 | **/ | |
2385 | i40e_status i40e_aq_get_firmware_version(struct i40e_hw *hw, | |
2386 | u16 *fw_major_version, u16 *fw_minor_version, | |
7edf810c | 2387 | u32 *fw_build, |
56a62fc8 JB |
2388 | u16 *api_major_version, u16 *api_minor_version, |
2389 | struct i40e_asq_cmd_details *cmd_details) | |
2390 | { | |
2391 | struct i40e_aq_desc desc; | |
2392 | struct i40e_aqc_get_version *resp = | |
2393 | (struct i40e_aqc_get_version *)&desc.params.raw; | |
2394 | i40e_status status; | |
2395 | ||
2396 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_get_version); | |
2397 | ||
2398 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2399 | ||
2400 | if (!status) { | |
7edf810c | 2401 | if (fw_major_version) |
56a62fc8 | 2402 | *fw_major_version = le16_to_cpu(resp->fw_major); |
7edf810c | 2403 | if (fw_minor_version) |
56a62fc8 | 2404 | *fw_minor_version = le16_to_cpu(resp->fw_minor); |
7edf810c SN |
2405 | if (fw_build) |
2406 | *fw_build = le32_to_cpu(resp->fw_build); | |
2407 | if (api_major_version) | |
56a62fc8 | 2408 | *api_major_version = le16_to_cpu(resp->api_major); |
7edf810c | 2409 | if (api_minor_version) |
56a62fc8 JB |
2410 | *api_minor_version = le16_to_cpu(resp->api_minor); |
2411 | } | |
2412 | ||
2413 | return status; | |
2414 | } | |
2415 | ||
2416 | /** | |
2417 | * i40e_aq_send_driver_version | |
2418 | * @hw: pointer to the hw struct | |
56a62fc8 JB |
2419 | * @dv: driver's major, minor version |
2420 | * @cmd_details: pointer to command details structure or NULL | |
2421 | * | |
2422 | * Send the driver version to the firmware | |
2423 | **/ | |
2424 | i40e_status i40e_aq_send_driver_version(struct i40e_hw *hw, | |
2425 | struct i40e_driver_version *dv, | |
2426 | struct i40e_asq_cmd_details *cmd_details) | |
2427 | { | |
2428 | struct i40e_aq_desc desc; | |
2429 | struct i40e_aqc_driver_version *cmd = | |
2430 | (struct i40e_aqc_driver_version *)&desc.params.raw; | |
2431 | i40e_status status; | |
9d2f98e1 | 2432 | u16 len; |
56a62fc8 JB |
2433 | |
2434 | if (dv == NULL) | |
2435 | return I40E_ERR_PARAM; | |
2436 | ||
2437 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_driver_version); | |
2438 | ||
3b38cd17 | 2439 | desc.flags |= cpu_to_le16(I40E_AQ_FLAG_BUF | I40E_AQ_FLAG_RD); |
56a62fc8 JB |
2440 | cmd->driver_major_ver = dv->major_version; |
2441 | cmd->driver_minor_ver = dv->minor_version; | |
2442 | cmd->driver_build_ver = dv->build_version; | |
2443 | cmd->driver_subbuild_ver = dv->subbuild_version; | |
d2466013 SN |
2444 | |
2445 | len = 0; | |
2446 | while (len < sizeof(dv->driver_string) && | |
2447 | (dv->driver_string[len] < 0x80) && | |
2448 | dv->driver_string[len]) | |
2449 | len++; | |
2450 | status = i40e_asq_send_command(hw, &desc, dv->driver_string, | |
2451 | len, cmd_details); | |
56a62fc8 JB |
2452 | |
2453 | return status; | |
2454 | } | |
2455 | ||
2456 | /** | |
2457 | * i40e_get_link_status - get status of the HW network link | |
2458 | * @hw: pointer to the hw struct | |
a72a5abc | 2459 | * @link_up: pointer to bool (true/false = linkup/linkdown) |
56a62fc8 | 2460 | * |
a72a5abc JB |
2461 | * Variable link_up true if link is up, false if link is down. |
2462 | * The variable link_up is invalid if returned value of status != 0 | |
56a62fc8 JB |
2463 | * |
2464 | * Side effect: LinkStatusEvent reporting becomes enabled | |
2465 | **/ | |
a72a5abc | 2466 | i40e_status i40e_get_link_status(struct i40e_hw *hw, bool *link_up) |
56a62fc8 JB |
2467 | { |
2468 | i40e_status status = 0; | |
56a62fc8 JB |
2469 | |
2470 | if (hw->phy.get_link_info) { | |
0a862b43 | 2471 | status = i40e_update_link_info(hw); |
56a62fc8 JB |
2472 | |
2473 | if (status) | |
a72a5abc JB |
2474 | i40e_debug(hw, I40E_DEBUG_LINK, "get link failed: status %d\n", |
2475 | status); | |
56a62fc8 JB |
2476 | } |
2477 | ||
a72a5abc | 2478 | *link_up = hw->phy.link_info.link_info & I40E_AQ_LINK_UP; |
56a62fc8 | 2479 | |
a72a5abc | 2480 | return status; |
56a62fc8 JB |
2481 | } |
2482 | ||
0a862b43 CS |
2483 | /** |
2484 | * i40e_updatelink_status - update status of the HW network link | |
2485 | * @hw: pointer to the hw struct | |
2486 | **/ | |
2487 | i40e_status i40e_update_link_info(struct i40e_hw *hw) | |
2488 | { | |
2489 | struct i40e_aq_get_phy_abilities_resp abilities; | |
2490 | i40e_status status = 0; | |
2491 | ||
2492 | status = i40e_aq_get_link_info(hw, true, NULL, NULL); | |
2493 | if (status) | |
2494 | return status; | |
2495 | ||
8589af70 CW |
2496 | if (hw->phy.link_info.link_info & I40E_AQ_MEDIA_AVAILABLE) { |
2497 | status = i40e_aq_get_phy_capabilities(hw, false, false, | |
2498 | &abilities, NULL); | |
2499 | if (status) | |
2500 | return status; | |
0a862b43 | 2501 | |
8589af70 CW |
2502 | memcpy(hw->phy.link_info.module_type, &abilities.module_type, |
2503 | sizeof(hw->phy.link_info.module_type)); | |
2504 | } | |
0a862b43 CS |
2505 | |
2506 | return status; | |
2507 | } | |
2508 | ||
56a62fc8 JB |
2509 | /** |
2510 | * i40e_aq_add_veb - Insert a VEB between the VSI and the MAC | |
2511 | * @hw: pointer to the hw struct | |
2512 | * @uplink_seid: the MAC or other gizmo SEID | |
2513 | * @downlink_seid: the VSI SEID | |
2514 | * @enabled_tc: bitmap of TCs to be enabled | |
2515 | * @default_port: true for default port VSI, false for control port | |
2516 | * @veb_seid: pointer to where to put the resulting VEB SEID | |
8a187f44 | 2517 | * @enable_stats: true to turn on VEB stats |
56a62fc8 JB |
2518 | * @cmd_details: pointer to command details structure or NULL |
2519 | * | |
2520 | * This asks the FW to add a VEB between the uplink and downlink | |
2521 | * elements. If the uplink SEID is 0, this will be a floating VEB. | |
2522 | **/ | |
2523 | i40e_status i40e_aq_add_veb(struct i40e_hw *hw, u16 uplink_seid, | |
2524 | u16 downlink_seid, u8 enabled_tc, | |
8a187f44 SN |
2525 | bool default_port, u16 *veb_seid, |
2526 | bool enable_stats, | |
56a62fc8 JB |
2527 | struct i40e_asq_cmd_details *cmd_details) |
2528 | { | |
2529 | struct i40e_aq_desc desc; | |
2530 | struct i40e_aqc_add_veb *cmd = | |
2531 | (struct i40e_aqc_add_veb *)&desc.params.raw; | |
2532 | struct i40e_aqc_add_veb_completion *resp = | |
2533 | (struct i40e_aqc_add_veb_completion *)&desc.params.raw; | |
2534 | i40e_status status; | |
2535 | u16 veb_flags = 0; | |
2536 | ||
2537 | /* SEIDs need to either both be set or both be 0 for floating VEB */ | |
2538 | if (!!uplink_seid != !!downlink_seid) | |
2539 | return I40E_ERR_PARAM; | |
2540 | ||
2541 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_add_veb); | |
2542 | ||
2543 | cmd->uplink_seid = cpu_to_le16(uplink_seid); | |
2544 | cmd->downlink_seid = cpu_to_le16(downlink_seid); | |
2545 | cmd->enable_tcs = enabled_tc; | |
2546 | if (!uplink_seid) | |
2547 | veb_flags |= I40E_AQC_ADD_VEB_FLOATING; | |
2548 | if (default_port) | |
2549 | veb_flags |= I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT; | |
2550 | else | |
2551 | veb_flags |= I40E_AQC_ADD_VEB_PORT_TYPE_DATA; | |
e1c51b95 | 2552 | |
8a187f44 SN |
2553 | /* reverse logic here: set the bitflag to disable the stats */ |
2554 | if (!enable_stats) | |
2555 | veb_flags |= I40E_AQC_ADD_VEB_ENABLE_DISABLE_STATS; | |
e1c51b95 | 2556 | |
56a62fc8 JB |
2557 | cmd->veb_flags = cpu_to_le16(veb_flags); |
2558 | ||
2559 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2560 | ||
2561 | if (!status && veb_seid) | |
2562 | *veb_seid = le16_to_cpu(resp->veb_seid); | |
2563 | ||
2564 | return status; | |
2565 | } | |
2566 | ||
2567 | /** | |
2568 | * i40e_aq_get_veb_parameters - Retrieve VEB parameters | |
2569 | * @hw: pointer to the hw struct | |
2570 | * @veb_seid: the SEID of the VEB to query | |
2571 | * @switch_id: the uplink switch id | |
98d44381 | 2572 | * @floating: set to true if the VEB is floating |
56a62fc8 JB |
2573 | * @statistic_index: index of the stats counter block for this VEB |
2574 | * @vebs_used: number of VEB's used by function | |
98d44381 | 2575 | * @vebs_free: total VEB's not reserved by any function |
56a62fc8 JB |
2576 | * @cmd_details: pointer to command details structure or NULL |
2577 | * | |
2578 | * This retrieves the parameters for a particular VEB, specified by | |
2579 | * uplink_seid, and returns them to the caller. | |
2580 | **/ | |
2581 | i40e_status i40e_aq_get_veb_parameters(struct i40e_hw *hw, | |
2582 | u16 veb_seid, u16 *switch_id, | |
2583 | bool *floating, u16 *statistic_index, | |
2584 | u16 *vebs_used, u16 *vebs_free, | |
2585 | struct i40e_asq_cmd_details *cmd_details) | |
2586 | { | |
2587 | struct i40e_aq_desc desc; | |
2588 | struct i40e_aqc_get_veb_parameters_completion *cmd_resp = | |
2589 | (struct i40e_aqc_get_veb_parameters_completion *) | |
2590 | &desc.params.raw; | |
2591 | i40e_status status; | |
2592 | ||
2593 | if (veb_seid == 0) | |
2594 | return I40E_ERR_PARAM; | |
2595 | ||
2596 | i40e_fill_default_direct_cmd_desc(&desc, | |
2597 | i40e_aqc_opc_get_veb_parameters); | |
2598 | cmd_resp->seid = cpu_to_le16(veb_seid); | |
2599 | ||
2600 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2601 | if (status) | |
2602 | goto get_veb_exit; | |
2603 | ||
2604 | if (switch_id) | |
2605 | *switch_id = le16_to_cpu(cmd_resp->switch_id); | |
2606 | if (statistic_index) | |
2607 | *statistic_index = le16_to_cpu(cmd_resp->statistic_index); | |
2608 | if (vebs_used) | |
2609 | *vebs_used = le16_to_cpu(cmd_resp->vebs_used); | |
2610 | if (vebs_free) | |
2611 | *vebs_free = le16_to_cpu(cmd_resp->vebs_free); | |
2612 | if (floating) { | |
2613 | u16 flags = le16_to_cpu(cmd_resp->veb_flags); | |
6995b36c | 2614 | |
56a62fc8 JB |
2615 | if (flags & I40E_AQC_ADD_VEB_FLOATING) |
2616 | *floating = true; | |
2617 | else | |
2618 | *floating = false; | |
2619 | } | |
2620 | ||
2621 | get_veb_exit: | |
2622 | return status; | |
2623 | } | |
2624 | ||
2625 | /** | |
2626 | * i40e_aq_add_macvlan | |
2627 | * @hw: pointer to the hw struct | |
2628 | * @seid: VSI for the mac address | |
2629 | * @mv_list: list of macvlans to be added | |
2630 | * @count: length of the list | |
2631 | * @cmd_details: pointer to command details structure or NULL | |
2632 | * | |
2633 | * Add MAC/VLAN addresses to the HW filtering | |
2634 | **/ | |
2635 | i40e_status i40e_aq_add_macvlan(struct i40e_hw *hw, u16 seid, | |
2636 | struct i40e_aqc_add_macvlan_element_data *mv_list, | |
2637 | u16 count, struct i40e_asq_cmd_details *cmd_details) | |
2638 | { | |
2639 | struct i40e_aq_desc desc; | |
2640 | struct i40e_aqc_macvlan *cmd = | |
2641 | (struct i40e_aqc_macvlan *)&desc.params.raw; | |
2642 | i40e_status status; | |
2643 | u16 buf_size; | |
67be6eb2 | 2644 | int i; |
56a62fc8 JB |
2645 | |
2646 | if (count == 0 || !mv_list || !hw) | |
2647 | return I40E_ERR_PARAM; | |
2648 | ||
1efc80ee | 2649 | buf_size = count * sizeof(*mv_list); |
56a62fc8 JB |
2650 | |
2651 | /* prep the rest of the request */ | |
2652 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_add_macvlan); | |
2653 | cmd->num_addresses = cpu_to_le16(count); | |
2654 | cmd->seid[0] = cpu_to_le16(I40E_AQC_MACVLAN_CMD_SEID_VALID | seid); | |
2655 | cmd->seid[1] = 0; | |
2656 | cmd->seid[2] = 0; | |
2657 | ||
67be6eb2 SN |
2658 | for (i = 0; i < count; i++) |
2659 | if (is_multicast_ether_addr(mv_list[i].mac_addr)) | |
2660 | mv_list[i].flags |= | |
2661 | cpu_to_le16(I40E_AQC_MACVLAN_ADD_USE_SHARED_MAC); | |
2662 | ||
56a62fc8 JB |
2663 | desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF | I40E_AQ_FLAG_RD)); |
2664 | if (buf_size > I40E_AQ_LARGE_BUF) | |
2665 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
2666 | ||
2667 | status = i40e_asq_send_command(hw, &desc, mv_list, buf_size, | |
67be6eb2 | 2668 | cmd_details); |
56a62fc8 JB |
2669 | |
2670 | return status; | |
2671 | } | |
2672 | ||
2673 | /** | |
2674 | * i40e_aq_remove_macvlan | |
2675 | * @hw: pointer to the hw struct | |
2676 | * @seid: VSI for the mac address | |
2677 | * @mv_list: list of macvlans to be removed | |
2678 | * @count: length of the list | |
2679 | * @cmd_details: pointer to command details structure or NULL | |
2680 | * | |
2681 | * Remove MAC/VLAN addresses from the HW filtering | |
2682 | **/ | |
2683 | i40e_status i40e_aq_remove_macvlan(struct i40e_hw *hw, u16 seid, | |
2684 | struct i40e_aqc_remove_macvlan_element_data *mv_list, | |
2685 | u16 count, struct i40e_asq_cmd_details *cmd_details) | |
2686 | { | |
2687 | struct i40e_aq_desc desc; | |
2688 | struct i40e_aqc_macvlan *cmd = | |
2689 | (struct i40e_aqc_macvlan *)&desc.params.raw; | |
2690 | i40e_status status; | |
2691 | u16 buf_size; | |
2692 | ||
2693 | if (count == 0 || !mv_list || !hw) | |
2694 | return I40E_ERR_PARAM; | |
2695 | ||
1efc80ee | 2696 | buf_size = count * sizeof(*mv_list); |
56a62fc8 JB |
2697 | |
2698 | /* prep the rest of the request */ | |
2699 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_remove_macvlan); | |
2700 | cmd->num_addresses = cpu_to_le16(count); | |
2701 | cmd->seid[0] = cpu_to_le16(I40E_AQC_MACVLAN_CMD_SEID_VALID | seid); | |
2702 | cmd->seid[1] = 0; | |
2703 | cmd->seid[2] = 0; | |
2704 | ||
2705 | desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF | I40E_AQ_FLAG_RD)); | |
2706 | if (buf_size > I40E_AQ_LARGE_BUF) | |
2707 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
2708 | ||
2709 | status = i40e_asq_send_command(hw, &desc, mv_list, buf_size, | |
2710 | cmd_details); | |
2711 | ||
2712 | return status; | |
2713 | } | |
2714 | ||
7bd6875b KP |
2715 | /** |
2716 | * i40e_mirrorrule_op - Internal helper function to add/delete mirror rule | |
2717 | * @hw: pointer to the hw struct | |
2718 | * @opcode: AQ opcode for add or delete mirror rule | |
2719 | * @sw_seid: Switch SEID (to which rule refers) | |
2720 | * @rule_type: Rule Type (ingress/egress/VLAN) | |
2721 | * @id: Destination VSI SEID or Rule ID | |
2722 | * @count: length of the list | |
2723 | * @mr_list: list of mirrored VSI SEIDs or VLAN IDs | |
2724 | * @cmd_details: pointer to command details structure or NULL | |
2725 | * @rule_id: Rule ID returned from FW | |
2726 | * @rule_used: Number of rules used in internal switch | |
2727 | * @rule_free: Number of rules free in internal switch | |
2728 | * | |
2729 | * Add/Delete a mirror rule to a specific switch. Mirror rules are supported for | |
2730 | * VEBs/VEPA elements only | |
2731 | **/ | |
2732 | static i40e_status i40e_mirrorrule_op(struct i40e_hw *hw, | |
2733 | u16 opcode, u16 sw_seid, u16 rule_type, u16 id, | |
2734 | u16 count, __le16 *mr_list, | |
2735 | struct i40e_asq_cmd_details *cmd_details, | |
2736 | u16 *rule_id, u16 *rules_used, u16 *rules_free) | |
2737 | { | |
2738 | struct i40e_aq_desc desc; | |
2739 | struct i40e_aqc_add_delete_mirror_rule *cmd = | |
2740 | (struct i40e_aqc_add_delete_mirror_rule *)&desc.params.raw; | |
2741 | struct i40e_aqc_add_delete_mirror_rule_completion *resp = | |
2742 | (struct i40e_aqc_add_delete_mirror_rule_completion *)&desc.params.raw; | |
2743 | i40e_status status; | |
2744 | u16 buf_size; | |
2745 | ||
2746 | buf_size = count * sizeof(*mr_list); | |
2747 | ||
2748 | /* prep the rest of the request */ | |
2749 | i40e_fill_default_direct_cmd_desc(&desc, opcode); | |
2750 | cmd->seid = cpu_to_le16(sw_seid); | |
2751 | cmd->rule_type = cpu_to_le16(rule_type & | |
2752 | I40E_AQC_MIRROR_RULE_TYPE_MASK); | |
2753 | cmd->num_entries = cpu_to_le16(count); | |
2754 | /* Dest VSI for add, rule_id for delete */ | |
2755 | cmd->destination = cpu_to_le16(id); | |
2756 | if (mr_list) { | |
2757 | desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF | | |
2758 | I40E_AQ_FLAG_RD)); | |
2759 | if (buf_size > I40E_AQ_LARGE_BUF) | |
2760 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
2761 | } | |
2762 | ||
2763 | status = i40e_asq_send_command(hw, &desc, mr_list, buf_size, | |
2764 | cmd_details); | |
2765 | if (!status || | |
2766 | hw->aq.asq_last_status == I40E_AQ_RC_ENOSPC) { | |
2767 | if (rule_id) | |
2768 | *rule_id = le16_to_cpu(resp->rule_id); | |
2769 | if (rules_used) | |
2770 | *rules_used = le16_to_cpu(resp->mirror_rules_used); | |
2771 | if (rules_free) | |
2772 | *rules_free = le16_to_cpu(resp->mirror_rules_free); | |
2773 | } | |
2774 | return status; | |
2775 | } | |
2776 | ||
2777 | /** | |
2778 | * i40e_aq_add_mirrorrule - add a mirror rule | |
2779 | * @hw: pointer to the hw struct | |
2780 | * @sw_seid: Switch SEID (to which rule refers) | |
2781 | * @rule_type: Rule Type (ingress/egress/VLAN) | |
2782 | * @dest_vsi: SEID of VSI to which packets will be mirrored | |
2783 | * @count: length of the list | |
2784 | * @mr_list: list of mirrored VSI SEIDs or VLAN IDs | |
2785 | * @cmd_details: pointer to command details structure or NULL | |
2786 | * @rule_id: Rule ID returned from FW | |
2787 | * @rule_used: Number of rules used in internal switch | |
2788 | * @rule_free: Number of rules free in internal switch | |
2789 | * | |
2790 | * Add mirror rule. Mirror rules are supported for VEBs or VEPA elements only | |
2791 | **/ | |
2792 | i40e_status i40e_aq_add_mirrorrule(struct i40e_hw *hw, u16 sw_seid, | |
2793 | u16 rule_type, u16 dest_vsi, u16 count, __le16 *mr_list, | |
2794 | struct i40e_asq_cmd_details *cmd_details, | |
2795 | u16 *rule_id, u16 *rules_used, u16 *rules_free) | |
2796 | { | |
2797 | if (!(rule_type == I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS || | |
2798 | rule_type == I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS)) { | |
2799 | if (count == 0 || !mr_list) | |
2800 | return I40E_ERR_PARAM; | |
2801 | } | |
2802 | ||
2803 | return i40e_mirrorrule_op(hw, i40e_aqc_opc_add_mirror_rule, sw_seid, | |
2804 | rule_type, dest_vsi, count, mr_list, | |
2805 | cmd_details, rule_id, rules_used, rules_free); | |
2806 | } | |
2807 | ||
2808 | /** | |
2809 | * i40e_aq_delete_mirrorrule - delete a mirror rule | |
2810 | * @hw: pointer to the hw struct | |
2811 | * @sw_seid: Switch SEID (to which rule refers) | |
2812 | * @rule_type: Rule Type (ingress/egress/VLAN) | |
2813 | * @count: length of the list | |
2814 | * @rule_id: Rule ID that is returned in the receive desc as part of | |
2815 | * add_mirrorrule. | |
2816 | * @mr_list: list of mirrored VLAN IDs to be removed | |
2817 | * @cmd_details: pointer to command details structure or NULL | |
2818 | * @rule_used: Number of rules used in internal switch | |
2819 | * @rule_free: Number of rules free in internal switch | |
2820 | * | |
2821 | * Delete a mirror rule. Mirror rules are supported for VEBs/VEPA elements only | |
2822 | **/ | |
2823 | i40e_status i40e_aq_delete_mirrorrule(struct i40e_hw *hw, u16 sw_seid, | |
2824 | u16 rule_type, u16 rule_id, u16 count, __le16 *mr_list, | |
2825 | struct i40e_asq_cmd_details *cmd_details, | |
2826 | u16 *rules_used, u16 *rules_free) | |
2827 | { | |
2828 | /* Rule ID has to be valid except rule_type: INGRESS VLAN mirroring */ | |
db077278 | 2829 | if (rule_type == I40E_AQC_MIRROR_RULE_TYPE_VLAN) { |
7bd6875b KP |
2830 | /* count and mr_list shall be valid for rule_type INGRESS VLAN |
2831 | * mirroring. For other rule_type, count and rule_type should | |
2832 | * not matter. | |
2833 | */ | |
2834 | if (count == 0 || !mr_list) | |
2835 | return I40E_ERR_PARAM; | |
2836 | } | |
2837 | ||
2838 | return i40e_mirrorrule_op(hw, i40e_aqc_opc_delete_mirror_rule, sw_seid, | |
2839 | rule_type, rule_id, count, mr_list, | |
2840 | cmd_details, NULL, rules_used, rules_free); | |
2841 | } | |
2842 | ||
56a62fc8 JB |
2843 | /** |
2844 | * i40e_aq_send_msg_to_vf | |
2845 | * @hw: pointer to the hardware structure | |
b40c82e6 | 2846 | * @vfid: VF id to send msg |
98d44381 JK |
2847 | * @v_opcode: opcodes for VF-PF communication |
2848 | * @v_retval: return error code | |
56a62fc8 JB |
2849 | * @msg: pointer to the msg buffer |
2850 | * @msglen: msg length | |
2851 | * @cmd_details: pointer to command details | |
2852 | * | |
2853 | * send msg to vf | |
2854 | **/ | |
2855 | i40e_status i40e_aq_send_msg_to_vf(struct i40e_hw *hw, u16 vfid, | |
2856 | u32 v_opcode, u32 v_retval, u8 *msg, u16 msglen, | |
2857 | struct i40e_asq_cmd_details *cmd_details) | |
2858 | { | |
2859 | struct i40e_aq_desc desc; | |
2860 | struct i40e_aqc_pf_vf_message *cmd = | |
2861 | (struct i40e_aqc_pf_vf_message *)&desc.params.raw; | |
2862 | i40e_status status; | |
2863 | ||
2864 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_send_msg_to_vf); | |
2865 | cmd->id = cpu_to_le32(vfid); | |
2866 | desc.cookie_high = cpu_to_le32(v_opcode); | |
2867 | desc.cookie_low = cpu_to_le32(v_retval); | |
2868 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_SI); | |
2869 | if (msglen) { | |
2870 | desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF | | |
2871 | I40E_AQ_FLAG_RD)); | |
2872 | if (msglen > I40E_AQ_LARGE_BUF) | |
2873 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
2874 | desc.datalen = cpu_to_le16(msglen); | |
2875 | } | |
2876 | status = i40e_asq_send_command(hw, &desc, msg, msglen, cmd_details); | |
2877 | ||
2878 | return status; | |
2879 | } | |
2880 | ||
9fee9db5 SN |
2881 | /** |
2882 | * i40e_aq_debug_read_register | |
2883 | * @hw: pointer to the hw struct | |
2884 | * @reg_addr: register address | |
2885 | * @reg_val: register value | |
2886 | * @cmd_details: pointer to command details structure or NULL | |
2887 | * | |
2888 | * Read the register using the admin queue commands | |
2889 | **/ | |
2890 | i40e_status i40e_aq_debug_read_register(struct i40e_hw *hw, | |
7b115dd0 | 2891 | u32 reg_addr, u64 *reg_val, |
9fee9db5 SN |
2892 | struct i40e_asq_cmd_details *cmd_details) |
2893 | { | |
2894 | struct i40e_aq_desc desc; | |
2895 | struct i40e_aqc_debug_reg_read_write *cmd_resp = | |
2896 | (struct i40e_aqc_debug_reg_read_write *)&desc.params.raw; | |
2897 | i40e_status status; | |
2898 | ||
2899 | if (reg_val == NULL) | |
2900 | return I40E_ERR_PARAM; | |
2901 | ||
7b115dd0 | 2902 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_debug_read_reg); |
9fee9db5 SN |
2903 | |
2904 | cmd_resp->address = cpu_to_le32(reg_addr); | |
2905 | ||
2906 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2907 | ||
2908 | if (!status) { | |
7b115dd0 JB |
2909 | *reg_val = ((u64)le32_to_cpu(cmd_resp->value_high) << 32) | |
2910 | (u64)le32_to_cpu(cmd_resp->value_low); | |
9fee9db5 SN |
2911 | } |
2912 | ||
2913 | return status; | |
2914 | } | |
2915 | ||
53db45cd SN |
2916 | /** |
2917 | * i40e_aq_debug_write_register | |
2918 | * @hw: pointer to the hw struct | |
2919 | * @reg_addr: register address | |
2920 | * @reg_val: register value | |
2921 | * @cmd_details: pointer to command details structure or NULL | |
2922 | * | |
2923 | * Write to a register using the admin queue commands | |
2924 | **/ | |
2925 | i40e_status i40e_aq_debug_write_register(struct i40e_hw *hw, | |
2926 | u32 reg_addr, u64 reg_val, | |
2927 | struct i40e_asq_cmd_details *cmd_details) | |
2928 | { | |
2929 | struct i40e_aq_desc desc; | |
2930 | struct i40e_aqc_debug_reg_read_write *cmd = | |
2931 | (struct i40e_aqc_debug_reg_read_write *)&desc.params.raw; | |
2932 | i40e_status status; | |
2933 | ||
2934 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_debug_write_reg); | |
2935 | ||
2936 | cmd->address = cpu_to_le32(reg_addr); | |
2937 | cmd->value_high = cpu_to_le32((u32)(reg_val >> 32)); | |
2938 | cmd->value_low = cpu_to_le32((u32)(reg_val & 0xFFFFFFFF)); | |
2939 | ||
2940 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2941 | ||
2942 | return status; | |
2943 | } | |
2944 | ||
56a62fc8 JB |
2945 | /** |
2946 | * i40e_aq_request_resource | |
2947 | * @hw: pointer to the hw struct | |
2948 | * @resource: resource id | |
2949 | * @access: access type | |
2950 | * @sdp_number: resource number | |
2951 | * @timeout: the maximum time in ms that the driver may hold the resource | |
2952 | * @cmd_details: pointer to command details structure or NULL | |
2953 | * | |
2954 | * requests common resource using the admin queue commands | |
2955 | **/ | |
2956 | i40e_status i40e_aq_request_resource(struct i40e_hw *hw, | |
2957 | enum i40e_aq_resources_ids resource, | |
2958 | enum i40e_aq_resource_access_type access, | |
2959 | u8 sdp_number, u64 *timeout, | |
2960 | struct i40e_asq_cmd_details *cmd_details) | |
2961 | { | |
2962 | struct i40e_aq_desc desc; | |
2963 | struct i40e_aqc_request_resource *cmd_resp = | |
2964 | (struct i40e_aqc_request_resource *)&desc.params.raw; | |
2965 | i40e_status status; | |
2966 | ||
2967 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_request_resource); | |
2968 | ||
2969 | cmd_resp->resource_id = cpu_to_le16(resource); | |
2970 | cmd_resp->access_type = cpu_to_le16(access); | |
2971 | cmd_resp->resource_number = cpu_to_le32(sdp_number); | |
2972 | ||
2973 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
2974 | /* The completion specifies the maximum time in ms that the driver | |
2975 | * may hold the resource in the Timeout field. | |
2976 | * If the resource is held by someone else, the command completes with | |
2977 | * busy return value and the timeout field indicates the maximum time | |
2978 | * the current owner of the resource has to free it. | |
2979 | */ | |
2980 | if (!status || hw->aq.asq_last_status == I40E_AQ_RC_EBUSY) | |
2981 | *timeout = le32_to_cpu(cmd_resp->timeout); | |
2982 | ||
2983 | return status; | |
2984 | } | |
2985 | ||
2986 | /** | |
2987 | * i40e_aq_release_resource | |
2988 | * @hw: pointer to the hw struct | |
2989 | * @resource: resource id | |
2990 | * @sdp_number: resource number | |
2991 | * @cmd_details: pointer to command details structure or NULL | |
2992 | * | |
2993 | * release common resource using the admin queue commands | |
2994 | **/ | |
2995 | i40e_status i40e_aq_release_resource(struct i40e_hw *hw, | |
2996 | enum i40e_aq_resources_ids resource, | |
2997 | u8 sdp_number, | |
2998 | struct i40e_asq_cmd_details *cmd_details) | |
2999 | { | |
3000 | struct i40e_aq_desc desc; | |
3001 | struct i40e_aqc_request_resource *cmd = | |
3002 | (struct i40e_aqc_request_resource *)&desc.params.raw; | |
3003 | i40e_status status; | |
3004 | ||
3005 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_release_resource); | |
3006 | ||
3007 | cmd->resource_id = cpu_to_le16(resource); | |
3008 | cmd->resource_number = cpu_to_le32(sdp_number); | |
3009 | ||
3010 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3011 | ||
3012 | return status; | |
3013 | } | |
3014 | ||
3015 | /** | |
3016 | * i40e_aq_read_nvm | |
3017 | * @hw: pointer to the hw struct | |
3018 | * @module_pointer: module pointer location in words from the NVM beginning | |
3019 | * @offset: byte offset from the module beginning | |
3020 | * @length: length of the section to be read (in bytes from the offset) | |
3021 | * @data: command buffer (size [bytes] = length) | |
3022 | * @last_command: tells if this is the last command in a series | |
3023 | * @cmd_details: pointer to command details structure or NULL | |
3024 | * | |
3025 | * Read the NVM using the admin queue commands | |
3026 | **/ | |
3027 | i40e_status i40e_aq_read_nvm(struct i40e_hw *hw, u8 module_pointer, | |
3028 | u32 offset, u16 length, void *data, | |
3029 | bool last_command, | |
3030 | struct i40e_asq_cmd_details *cmd_details) | |
3031 | { | |
3032 | struct i40e_aq_desc desc; | |
3033 | struct i40e_aqc_nvm_update *cmd = | |
3034 | (struct i40e_aqc_nvm_update *)&desc.params.raw; | |
3035 | i40e_status status; | |
3036 | ||
3037 | /* In offset the highest byte must be zeroed. */ | |
3038 | if (offset & 0xFF000000) { | |
3039 | status = I40E_ERR_PARAM; | |
3040 | goto i40e_aq_read_nvm_exit; | |
3041 | } | |
3042 | ||
3043 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_nvm_read); | |
3044 | ||
3045 | /* If this is the last command in a series, set the proper flag. */ | |
3046 | if (last_command) | |
3047 | cmd->command_flags |= I40E_AQ_NVM_LAST_CMD; | |
3048 | cmd->module_pointer = module_pointer; | |
3049 | cmd->offset = cpu_to_le32(offset); | |
3050 | cmd->length = cpu_to_le16(length); | |
3051 | ||
3052 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
3053 | if (length > I40E_AQ_LARGE_BUF) | |
3054 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
3055 | ||
3056 | status = i40e_asq_send_command(hw, &desc, data, length, cmd_details); | |
3057 | ||
3058 | i40e_aq_read_nvm_exit: | |
3059 | return status; | |
3060 | } | |
3061 | ||
cd552cb4 SN |
3062 | /** |
3063 | * i40e_aq_erase_nvm | |
3064 | * @hw: pointer to the hw struct | |
3065 | * @module_pointer: module pointer location in words from the NVM beginning | |
3066 | * @offset: offset in the module (expressed in 4 KB from module's beginning) | |
3067 | * @length: length of the section to be erased (expressed in 4 KB) | |
3068 | * @last_command: tells if this is the last command in a series | |
3069 | * @cmd_details: pointer to command details structure or NULL | |
3070 | * | |
3071 | * Erase the NVM sector using the admin queue commands | |
3072 | **/ | |
3073 | i40e_status i40e_aq_erase_nvm(struct i40e_hw *hw, u8 module_pointer, | |
3074 | u32 offset, u16 length, bool last_command, | |
3075 | struct i40e_asq_cmd_details *cmd_details) | |
3076 | { | |
3077 | struct i40e_aq_desc desc; | |
3078 | struct i40e_aqc_nvm_update *cmd = | |
3079 | (struct i40e_aqc_nvm_update *)&desc.params.raw; | |
3080 | i40e_status status; | |
3081 | ||
3082 | /* In offset the highest byte must be zeroed. */ | |
3083 | if (offset & 0xFF000000) { | |
3084 | status = I40E_ERR_PARAM; | |
3085 | goto i40e_aq_erase_nvm_exit; | |
3086 | } | |
3087 | ||
3088 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_nvm_erase); | |
3089 | ||
3090 | /* If this is the last command in a series, set the proper flag. */ | |
3091 | if (last_command) | |
3092 | cmd->command_flags |= I40E_AQ_NVM_LAST_CMD; | |
3093 | cmd->module_pointer = module_pointer; | |
3094 | cmd->offset = cpu_to_le32(offset); | |
3095 | cmd->length = cpu_to_le16(length); | |
3096 | ||
3097 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3098 | ||
3099 | i40e_aq_erase_nvm_exit: | |
3100 | return status; | |
3101 | } | |
3102 | ||
56a62fc8 JB |
3103 | /** |
3104 | * i40e_parse_discover_capabilities | |
3105 | * @hw: pointer to the hw struct | |
3106 | * @buff: pointer to a buffer containing device/function capability records | |
3107 | * @cap_count: number of capability records in the list | |
3108 | * @list_type_opc: type of capabilities list to parse | |
3109 | * | |
3110 | * Parse the device/function capabilities list. | |
3111 | **/ | |
3112 | static void i40e_parse_discover_capabilities(struct i40e_hw *hw, void *buff, | |
3113 | u32 cap_count, | |
3114 | enum i40e_admin_queue_opc list_type_opc) | |
3115 | { | |
3116 | struct i40e_aqc_list_capabilities_element_resp *cap; | |
9fee9db5 | 3117 | u32 valid_functions, num_functions; |
56a62fc8 JB |
3118 | u32 number, logical_id, phys_id; |
3119 | struct i40e_hw_capabilities *p; | |
c78b953e | 3120 | u8 major_rev; |
56a62fc8 JB |
3121 | u32 i = 0; |
3122 | u16 id; | |
3123 | ||
3124 | cap = (struct i40e_aqc_list_capabilities_element_resp *) buff; | |
3125 | ||
3126 | if (list_type_opc == i40e_aqc_opc_list_dev_capabilities) | |
b58f2f72 | 3127 | p = &hw->dev_caps; |
56a62fc8 | 3128 | else if (list_type_opc == i40e_aqc_opc_list_func_capabilities) |
b58f2f72 | 3129 | p = &hw->func_caps; |
56a62fc8 JB |
3130 | else |
3131 | return; | |
3132 | ||
3133 | for (i = 0; i < cap_count; i++, cap++) { | |
3134 | id = le16_to_cpu(cap->id); | |
3135 | number = le32_to_cpu(cap->number); | |
3136 | logical_id = le32_to_cpu(cap->logical_id); | |
3137 | phys_id = le32_to_cpu(cap->phys_id); | |
c78b953e | 3138 | major_rev = cap->major_rev; |
56a62fc8 JB |
3139 | |
3140 | switch (id) { | |
406e734a | 3141 | case I40E_AQ_CAP_ID_SWITCH_MODE: |
56a62fc8 JB |
3142 | p->switch_mode = number; |
3143 | break; | |
406e734a | 3144 | case I40E_AQ_CAP_ID_MNG_MODE: |
56a62fc8 JB |
3145 | p->management_mode = number; |
3146 | break; | |
406e734a | 3147 | case I40E_AQ_CAP_ID_NPAR_ACTIVE: |
56a62fc8 JB |
3148 | p->npar_enable = number; |
3149 | break; | |
406e734a | 3150 | case I40E_AQ_CAP_ID_OS2BMC_CAP: |
56a62fc8 JB |
3151 | p->os2bmc = number; |
3152 | break; | |
406e734a | 3153 | case I40E_AQ_CAP_ID_FUNCTIONS_VALID: |
56a62fc8 JB |
3154 | p->valid_functions = number; |
3155 | break; | |
406e734a | 3156 | case I40E_AQ_CAP_ID_SRIOV: |
56a62fc8 JB |
3157 | if (number == 1) |
3158 | p->sr_iov_1_1 = true; | |
3159 | break; | |
406e734a | 3160 | case I40E_AQ_CAP_ID_VF: |
56a62fc8 JB |
3161 | p->num_vfs = number; |
3162 | p->vf_base_id = logical_id; | |
3163 | break; | |
406e734a | 3164 | case I40E_AQ_CAP_ID_VMDQ: |
56a62fc8 JB |
3165 | if (number == 1) |
3166 | p->vmdq = true; | |
3167 | break; | |
406e734a | 3168 | case I40E_AQ_CAP_ID_8021QBG: |
56a62fc8 JB |
3169 | if (number == 1) |
3170 | p->evb_802_1_qbg = true; | |
3171 | break; | |
406e734a | 3172 | case I40E_AQ_CAP_ID_8021QBR: |
56a62fc8 JB |
3173 | if (number == 1) |
3174 | p->evb_802_1_qbh = true; | |
3175 | break; | |
406e734a | 3176 | case I40E_AQ_CAP_ID_VSI: |
56a62fc8 JB |
3177 | p->num_vsis = number; |
3178 | break; | |
406e734a | 3179 | case I40E_AQ_CAP_ID_DCB: |
56a62fc8 JB |
3180 | if (number == 1) { |
3181 | p->dcb = true; | |
3182 | p->enabled_tcmap = logical_id; | |
3183 | p->maxtc = phys_id; | |
3184 | } | |
3185 | break; | |
406e734a | 3186 | case I40E_AQ_CAP_ID_FCOE: |
56a62fc8 JB |
3187 | if (number == 1) |
3188 | p->fcoe = true; | |
3189 | break; | |
406e734a | 3190 | case I40E_AQ_CAP_ID_ISCSI: |
63d7e5a4 NP |
3191 | if (number == 1) |
3192 | p->iscsi = true; | |
3193 | break; | |
406e734a | 3194 | case I40E_AQ_CAP_ID_RSS: |
56a62fc8 | 3195 | p->rss = true; |
e157ea30 | 3196 | p->rss_table_size = number; |
56a62fc8 JB |
3197 | p->rss_table_entry_width = logical_id; |
3198 | break; | |
406e734a | 3199 | case I40E_AQ_CAP_ID_RXQ: |
56a62fc8 JB |
3200 | p->num_rx_qp = number; |
3201 | p->base_queue = phys_id; | |
3202 | break; | |
406e734a | 3203 | case I40E_AQ_CAP_ID_TXQ: |
56a62fc8 JB |
3204 | p->num_tx_qp = number; |
3205 | p->base_queue = phys_id; | |
3206 | break; | |
406e734a | 3207 | case I40E_AQ_CAP_ID_MSIX: |
56a62fc8 | 3208 | p->num_msix_vectors = number; |
453e16e8 DK |
3209 | i40e_debug(hw, I40E_DEBUG_INIT, |
3210 | "HW Capability: MSIX vector count = %d\n", | |
3211 | p->num_msix_vectors); | |
56a62fc8 | 3212 | break; |
406e734a | 3213 | case I40E_AQ_CAP_ID_VF_MSIX: |
56a62fc8 JB |
3214 | p->num_msix_vectors_vf = number; |
3215 | break; | |
406e734a | 3216 | case I40E_AQ_CAP_ID_FLEX10: |
c78b953e PO |
3217 | if (major_rev == 1) { |
3218 | if (number == 1) { | |
3219 | p->flex10_enable = true; | |
3220 | p->flex10_capable = true; | |
3221 | } | |
3222 | } else { | |
3223 | /* Capability revision >= 2 */ | |
3224 | if (number & 1) | |
3225 | p->flex10_enable = true; | |
3226 | if (number & 2) | |
3227 | p->flex10_capable = true; | |
3228 | } | |
3229 | p->flex10_mode = logical_id; | |
3230 | p->flex10_status = phys_id; | |
56a62fc8 | 3231 | break; |
406e734a | 3232 | case I40E_AQ_CAP_ID_CEM: |
56a62fc8 JB |
3233 | if (number == 1) |
3234 | p->mgmt_cem = true; | |
3235 | break; | |
406e734a | 3236 | case I40E_AQ_CAP_ID_IWARP: |
56a62fc8 JB |
3237 | if (number == 1) |
3238 | p->iwarp = true; | |
3239 | break; | |
406e734a | 3240 | case I40E_AQ_CAP_ID_LED: |
56a62fc8 JB |
3241 | if (phys_id < I40E_HW_CAP_MAX_GPIO) |
3242 | p->led[phys_id] = true; | |
3243 | break; | |
406e734a | 3244 | case I40E_AQ_CAP_ID_SDP: |
56a62fc8 JB |
3245 | if (phys_id < I40E_HW_CAP_MAX_GPIO) |
3246 | p->sdp[phys_id] = true; | |
3247 | break; | |
406e734a | 3248 | case I40E_AQ_CAP_ID_MDIO: |
56a62fc8 JB |
3249 | if (number == 1) { |
3250 | p->mdio_port_num = phys_id; | |
3251 | p->mdio_port_mode = logical_id; | |
3252 | } | |
3253 | break; | |
406e734a | 3254 | case I40E_AQ_CAP_ID_1588: |
56a62fc8 JB |
3255 | if (number == 1) |
3256 | p->ieee_1588 = true; | |
3257 | break; | |
406e734a | 3258 | case I40E_AQ_CAP_ID_FLOW_DIRECTOR: |
56a62fc8 JB |
3259 | p->fd = true; |
3260 | p->fd_filters_guaranteed = number; | |
3261 | p->fd_filters_best_effort = logical_id; | |
3262 | break; | |
406e734a | 3263 | case I40E_AQ_CAP_ID_WSR_PROT: |
73b23402 KS |
3264 | p->wr_csr_prot = (u64)number; |
3265 | p->wr_csr_prot |= (u64)logical_id << 32; | |
3266 | break; | |
68a1c5a7 MK |
3267 | case I40E_AQ_CAP_ID_NVM_MGMT: |
3268 | if (number & I40E_NVM_MGMT_SEC_REV_DISABLED) | |
3269 | p->sec_rev_disabled = true; | |
3270 | if (number & I40E_NVM_MGMT_UPDATE_DISABLED) | |
3271 | p->update_disabled = true; | |
3272 | break; | |
56a62fc8 JB |
3273 | default: |
3274 | break; | |
3275 | } | |
3276 | } | |
3277 | ||
f18ae100 VD |
3278 | if (p->fcoe) |
3279 | i40e_debug(hw, I40E_DEBUG_ALL, "device is FCoE capable\n"); | |
3280 | ||
566bb85d VD |
3281 | /* Software override ensuring FCoE is disabled if npar or mfp |
3282 | * mode because it is not supported in these modes. | |
3283 | */ | |
c78b953e | 3284 | if (p->npar_enable || p->flex10_enable) |
566bb85d VD |
3285 | p->fcoe = false; |
3286 | ||
9fee9db5 SN |
3287 | /* count the enabled ports (aka the "not disabled" ports) */ |
3288 | hw->num_ports = 0; | |
3289 | for (i = 0; i < 4; i++) { | |
3290 | u32 port_cfg_reg = I40E_PRTGEN_CNF + (4 * i); | |
3291 | u64 port_cfg = 0; | |
3292 | ||
3293 | /* use AQ read to get the physical register offset instead | |
3294 | * of the port relative offset | |
3295 | */ | |
3296 | i40e_aq_debug_read_register(hw, port_cfg_reg, &port_cfg, NULL); | |
3297 | if (!(port_cfg & I40E_PRTGEN_CNF_PORT_DIS_MASK)) | |
3298 | hw->num_ports++; | |
3299 | } | |
3300 | ||
3301 | valid_functions = p->valid_functions; | |
3302 | num_functions = 0; | |
3303 | while (valid_functions) { | |
3304 | if (valid_functions & 1) | |
3305 | num_functions++; | |
3306 | valid_functions >>= 1; | |
3307 | } | |
3308 | ||
3309 | /* partition id is 1-based, and functions are evenly spread | |
3310 | * across the ports as partitions | |
3311 | */ | |
3312 | hw->partition_id = (hw->pf_id / hw->num_ports) + 1; | |
3313 | hw->num_partitions = num_functions / hw->num_ports; | |
3314 | ||
56a62fc8 JB |
3315 | /* additional HW specific goodies that might |
3316 | * someday be HW version specific | |
3317 | */ | |
3318 | p->rx_buf_chain_len = I40E_MAX_CHAINED_RX_BUFFERS; | |
3319 | } | |
3320 | ||
3321 | /** | |
3322 | * i40e_aq_discover_capabilities | |
3323 | * @hw: pointer to the hw struct | |
3324 | * @buff: a virtual buffer to hold the capabilities | |
3325 | * @buff_size: Size of the virtual buffer | |
3326 | * @data_size: Size of the returned data, or buff size needed if AQ err==ENOMEM | |
3327 | * @list_type_opc: capabilities type to discover - pass in the command opcode | |
3328 | * @cmd_details: pointer to command details structure or NULL | |
3329 | * | |
3330 | * Get the device capabilities descriptions from the firmware | |
3331 | **/ | |
3332 | i40e_status i40e_aq_discover_capabilities(struct i40e_hw *hw, | |
3333 | void *buff, u16 buff_size, u16 *data_size, | |
3334 | enum i40e_admin_queue_opc list_type_opc, | |
3335 | struct i40e_asq_cmd_details *cmd_details) | |
3336 | { | |
3337 | struct i40e_aqc_list_capabilites *cmd; | |
56a62fc8 | 3338 | struct i40e_aq_desc desc; |
8fb905b3 | 3339 | i40e_status status = 0; |
56a62fc8 JB |
3340 | |
3341 | cmd = (struct i40e_aqc_list_capabilites *)&desc.params.raw; | |
3342 | ||
3343 | if (list_type_opc != i40e_aqc_opc_list_func_capabilities && | |
3344 | list_type_opc != i40e_aqc_opc_list_dev_capabilities) { | |
3345 | status = I40E_ERR_PARAM; | |
3346 | goto exit; | |
3347 | } | |
3348 | ||
3349 | i40e_fill_default_direct_cmd_desc(&desc, list_type_opc); | |
3350 | ||
3351 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
3352 | if (buff_size > I40E_AQ_LARGE_BUF) | |
3353 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
3354 | ||
3355 | status = i40e_asq_send_command(hw, &desc, buff, buff_size, cmd_details); | |
3356 | *data_size = le16_to_cpu(desc.datalen); | |
3357 | ||
3358 | if (status) | |
3359 | goto exit; | |
3360 | ||
3361 | i40e_parse_discover_capabilities(hw, buff, le32_to_cpu(cmd->count), | |
3362 | list_type_opc); | |
3363 | ||
3364 | exit: | |
3365 | return status; | |
3366 | } | |
3367 | ||
cd552cb4 SN |
3368 | /** |
3369 | * i40e_aq_update_nvm | |
3370 | * @hw: pointer to the hw struct | |
3371 | * @module_pointer: module pointer location in words from the NVM beginning | |
3372 | * @offset: byte offset from the module beginning | |
3373 | * @length: length of the section to be written (in bytes from the offset) | |
3374 | * @data: command buffer (size [bytes] = length) | |
3375 | * @last_command: tells if this is the last command in a series | |
3376 | * @cmd_details: pointer to command details structure or NULL | |
3377 | * | |
3378 | * Update the NVM using the admin queue commands | |
3379 | **/ | |
3380 | i40e_status i40e_aq_update_nvm(struct i40e_hw *hw, u8 module_pointer, | |
3381 | u32 offset, u16 length, void *data, | |
3382 | bool last_command, | |
3383 | struct i40e_asq_cmd_details *cmd_details) | |
3384 | { | |
3385 | struct i40e_aq_desc desc; | |
3386 | struct i40e_aqc_nvm_update *cmd = | |
3387 | (struct i40e_aqc_nvm_update *)&desc.params.raw; | |
3388 | i40e_status status; | |
3389 | ||
3390 | /* In offset the highest byte must be zeroed. */ | |
3391 | if (offset & 0xFF000000) { | |
3392 | status = I40E_ERR_PARAM; | |
3393 | goto i40e_aq_update_nvm_exit; | |
3394 | } | |
3395 | ||
3396 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_nvm_update); | |
3397 | ||
3398 | /* If this is the last command in a series, set the proper flag. */ | |
3399 | if (last_command) | |
3400 | cmd->command_flags |= I40E_AQ_NVM_LAST_CMD; | |
3401 | cmd->module_pointer = module_pointer; | |
3402 | cmd->offset = cpu_to_le32(offset); | |
3403 | cmd->length = cpu_to_le16(length); | |
3404 | ||
3405 | desc.flags |= cpu_to_le16((u16)(I40E_AQ_FLAG_BUF | I40E_AQ_FLAG_RD)); | |
3406 | if (length > I40E_AQ_LARGE_BUF) | |
3407 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
3408 | ||
3409 | status = i40e_asq_send_command(hw, &desc, data, length, cmd_details); | |
3410 | ||
3411 | i40e_aq_update_nvm_exit: | |
3412 | return status; | |
3413 | } | |
3414 | ||
56a62fc8 JB |
3415 | /** |
3416 | * i40e_aq_get_lldp_mib | |
3417 | * @hw: pointer to the hw struct | |
3418 | * @bridge_type: type of bridge requested | |
3419 | * @mib_type: Local, Remote or both Local and Remote MIBs | |
3420 | * @buff: pointer to a user supplied buffer to store the MIB block | |
3421 | * @buff_size: size of the buffer (in bytes) | |
3422 | * @local_len : length of the returned Local LLDP MIB | |
3423 | * @remote_len: length of the returned Remote LLDP MIB | |
3424 | * @cmd_details: pointer to command details structure or NULL | |
3425 | * | |
3426 | * Requests the complete LLDP MIB (entire packet). | |
3427 | **/ | |
3428 | i40e_status i40e_aq_get_lldp_mib(struct i40e_hw *hw, u8 bridge_type, | |
3429 | u8 mib_type, void *buff, u16 buff_size, | |
3430 | u16 *local_len, u16 *remote_len, | |
3431 | struct i40e_asq_cmd_details *cmd_details) | |
3432 | { | |
3433 | struct i40e_aq_desc desc; | |
3434 | struct i40e_aqc_lldp_get_mib *cmd = | |
3435 | (struct i40e_aqc_lldp_get_mib *)&desc.params.raw; | |
3436 | struct i40e_aqc_lldp_get_mib *resp = | |
3437 | (struct i40e_aqc_lldp_get_mib *)&desc.params.raw; | |
3438 | i40e_status status; | |
3439 | ||
3440 | if (buff_size == 0 || !buff) | |
3441 | return I40E_ERR_PARAM; | |
3442 | ||
3443 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_lldp_get_mib); | |
3444 | /* Indirect Command */ | |
3445 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
3446 | ||
3447 | cmd->type = mib_type & I40E_AQ_LLDP_MIB_TYPE_MASK; | |
3448 | cmd->type |= ((bridge_type << I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT) & | |
3449 | I40E_AQ_LLDP_BRIDGE_TYPE_MASK); | |
3450 | ||
3451 | desc.datalen = cpu_to_le16(buff_size); | |
3452 | ||
3453 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
3454 | if (buff_size > I40E_AQ_LARGE_BUF) | |
3455 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
3456 | ||
3457 | status = i40e_asq_send_command(hw, &desc, buff, buff_size, cmd_details); | |
3458 | if (!status) { | |
3459 | if (local_len != NULL) | |
3460 | *local_len = le16_to_cpu(resp->local_len); | |
3461 | if (remote_len != NULL) | |
3462 | *remote_len = le16_to_cpu(resp->remote_len); | |
3463 | } | |
3464 | ||
3465 | return status; | |
3466 | } | |
3467 | ||
3468 | /** | |
3469 | * i40e_aq_cfg_lldp_mib_change_event | |
3470 | * @hw: pointer to the hw struct | |
3471 | * @enable_update: Enable or Disable event posting | |
3472 | * @cmd_details: pointer to command details structure or NULL | |
3473 | * | |
3474 | * Enable or Disable posting of an event on ARQ when LLDP MIB | |
3475 | * associated with the interface changes | |
3476 | **/ | |
3477 | i40e_status i40e_aq_cfg_lldp_mib_change_event(struct i40e_hw *hw, | |
3478 | bool enable_update, | |
3479 | struct i40e_asq_cmd_details *cmd_details) | |
3480 | { | |
3481 | struct i40e_aq_desc desc; | |
3482 | struct i40e_aqc_lldp_update_mib *cmd = | |
3483 | (struct i40e_aqc_lldp_update_mib *)&desc.params.raw; | |
3484 | i40e_status status; | |
3485 | ||
3486 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_lldp_update_mib); | |
3487 | ||
3488 | if (!enable_update) | |
3489 | cmd->command |= I40E_AQ_LLDP_MIB_UPDATE_DISABLE; | |
3490 | ||
3491 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3492 | ||
3493 | return status; | |
3494 | } | |
3495 | ||
3496 | /** | |
3497 | * i40e_aq_stop_lldp | |
3498 | * @hw: pointer to the hw struct | |
3499 | * @shutdown_agent: True if LLDP Agent needs to be Shutdown | |
3500 | * @cmd_details: pointer to command details structure or NULL | |
3501 | * | |
3502 | * Stop or Shutdown the embedded LLDP Agent | |
3503 | **/ | |
3504 | i40e_status i40e_aq_stop_lldp(struct i40e_hw *hw, bool shutdown_agent, | |
3505 | struct i40e_asq_cmd_details *cmd_details) | |
3506 | { | |
3507 | struct i40e_aq_desc desc; | |
3508 | struct i40e_aqc_lldp_stop *cmd = | |
3509 | (struct i40e_aqc_lldp_stop *)&desc.params.raw; | |
3510 | i40e_status status; | |
3511 | ||
3512 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_lldp_stop); | |
3513 | ||
3514 | if (shutdown_agent) | |
3515 | cmd->command |= I40E_AQ_LLDP_AGENT_SHUTDOWN; | |
3516 | ||
3517 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3518 | ||
3519 | return status; | |
3520 | } | |
3521 | ||
3522 | /** | |
3523 | * i40e_aq_start_lldp | |
3524 | * @hw: pointer to the hw struct | |
3525 | * @cmd_details: pointer to command details structure or NULL | |
3526 | * | |
3527 | * Start the embedded LLDP Agent on all ports. | |
3528 | **/ | |
3529 | i40e_status i40e_aq_start_lldp(struct i40e_hw *hw, | |
3530 | struct i40e_asq_cmd_details *cmd_details) | |
3531 | { | |
3532 | struct i40e_aq_desc desc; | |
3533 | struct i40e_aqc_lldp_start *cmd = | |
3534 | (struct i40e_aqc_lldp_start *)&desc.params.raw; | |
3535 | i40e_status status; | |
3536 | ||
3537 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_lldp_start); | |
3538 | ||
3539 | cmd->command = I40E_AQ_LLDP_AGENT_START; | |
3540 | ||
3541 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3542 | ||
3543 | return status; | |
3544 | } | |
3545 | ||
9fa61dd2 NP |
3546 | /** |
3547 | * i40e_aq_get_cee_dcb_config | |
3548 | * @hw: pointer to the hw struct | |
3549 | * @buff: response buffer that stores CEE operational configuration | |
3550 | * @buff_size: size of the buffer passed | |
3551 | * @cmd_details: pointer to command details structure or NULL | |
3552 | * | |
3553 | * Get CEE DCBX mode operational configuration from firmware | |
3554 | **/ | |
3555 | i40e_status i40e_aq_get_cee_dcb_config(struct i40e_hw *hw, | |
3556 | void *buff, u16 buff_size, | |
3557 | struct i40e_asq_cmd_details *cmd_details) | |
3558 | { | |
3559 | struct i40e_aq_desc desc; | |
3560 | i40e_status status; | |
3561 | ||
3562 | if (buff_size == 0 || !buff) | |
3563 | return I40E_ERR_PARAM; | |
3564 | ||
3565 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_get_cee_dcb_cfg); | |
3566 | ||
3567 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
3568 | status = i40e_asq_send_command(hw, &desc, (void *)buff, buff_size, | |
3569 | cmd_details); | |
3570 | ||
3571 | return status; | |
3572 | } | |
3573 | ||
a1c9a9d9 JK |
3574 | /** |
3575 | * i40e_aq_add_udp_tunnel | |
3576 | * @hw: pointer to the hw struct | |
3577 | * @udp_port: the UDP port to add | |
3578 | * @header_len: length of the tunneling header length in DWords | |
3579 | * @protocol_index: protocol index type | |
98d44381 | 3580 | * @filter_index: pointer to filter index |
a1c9a9d9 JK |
3581 | * @cmd_details: pointer to command details structure or NULL |
3582 | **/ | |
3583 | i40e_status i40e_aq_add_udp_tunnel(struct i40e_hw *hw, | |
f4f94b94 KS |
3584 | u16 udp_port, u8 protocol_index, |
3585 | u8 *filter_index, | |
a1c9a9d9 JK |
3586 | struct i40e_asq_cmd_details *cmd_details) |
3587 | { | |
3588 | struct i40e_aq_desc desc; | |
3589 | struct i40e_aqc_add_udp_tunnel *cmd = | |
3590 | (struct i40e_aqc_add_udp_tunnel *)&desc.params.raw; | |
3591 | struct i40e_aqc_del_udp_tunnel_completion *resp = | |
3592 | (struct i40e_aqc_del_udp_tunnel_completion *)&desc.params.raw; | |
3593 | i40e_status status; | |
3594 | ||
3595 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_add_udp_tunnel); | |
3596 | ||
3597 | cmd->udp_port = cpu_to_le16(udp_port); | |
981b7545 | 3598 | cmd->protocol_type = protocol_index; |
a1c9a9d9 JK |
3599 | |
3600 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3601 | ||
65d13461 | 3602 | if (!status && filter_index) |
a1c9a9d9 JK |
3603 | *filter_index = resp->index; |
3604 | ||
3605 | return status; | |
3606 | } | |
3607 | ||
3608 | /** | |
3609 | * i40e_aq_del_udp_tunnel | |
3610 | * @hw: pointer to the hw struct | |
3611 | * @index: filter index | |
3612 | * @cmd_details: pointer to command details structure or NULL | |
3613 | **/ | |
3614 | i40e_status i40e_aq_del_udp_tunnel(struct i40e_hw *hw, u8 index, | |
3615 | struct i40e_asq_cmd_details *cmd_details) | |
3616 | { | |
3617 | struct i40e_aq_desc desc; | |
3618 | struct i40e_aqc_remove_udp_tunnel *cmd = | |
3619 | (struct i40e_aqc_remove_udp_tunnel *)&desc.params.raw; | |
3620 | i40e_status status; | |
3621 | ||
3622 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_del_udp_tunnel); | |
3623 | ||
3624 | cmd->index = index; | |
3625 | ||
3626 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3627 | ||
3628 | return status; | |
3629 | } | |
3630 | ||
56a62fc8 JB |
3631 | /** |
3632 | * i40e_aq_delete_element - Delete switch element | |
3633 | * @hw: pointer to the hw struct | |
3634 | * @seid: the SEID to delete from the switch | |
3635 | * @cmd_details: pointer to command details structure or NULL | |
3636 | * | |
3637 | * This deletes a switch element from the switch. | |
3638 | **/ | |
3639 | i40e_status i40e_aq_delete_element(struct i40e_hw *hw, u16 seid, | |
3640 | struct i40e_asq_cmd_details *cmd_details) | |
3641 | { | |
3642 | struct i40e_aq_desc desc; | |
3643 | struct i40e_aqc_switch_seid *cmd = | |
3644 | (struct i40e_aqc_switch_seid *)&desc.params.raw; | |
3645 | i40e_status status; | |
3646 | ||
3647 | if (seid == 0) | |
3648 | return I40E_ERR_PARAM; | |
3649 | ||
3650 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_delete_element); | |
3651 | ||
3652 | cmd->seid = cpu_to_le16(seid); | |
3653 | ||
3654 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3655 | ||
3656 | return status; | |
3657 | } | |
3658 | ||
afb3ff0d NP |
3659 | /** |
3660 | * i40e_aq_dcb_updated - DCB Updated Command | |
3661 | * @hw: pointer to the hw struct | |
3662 | * @cmd_details: pointer to command details structure or NULL | |
3663 | * | |
3664 | * EMP will return when the shared RPB settings have been | |
3665 | * recomputed and modified. The retval field in the descriptor | |
3666 | * will be set to 0 when RPB is modified. | |
3667 | **/ | |
3668 | i40e_status i40e_aq_dcb_updated(struct i40e_hw *hw, | |
3669 | struct i40e_asq_cmd_details *cmd_details) | |
3670 | { | |
3671 | struct i40e_aq_desc desc; | |
3672 | i40e_status status; | |
3673 | ||
3674 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_dcb_updated); | |
3675 | ||
3676 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3677 | ||
3678 | return status; | |
3679 | } | |
3680 | ||
56a62fc8 JB |
3681 | /** |
3682 | * i40e_aq_tx_sched_cmd - generic Tx scheduler AQ command handler | |
3683 | * @hw: pointer to the hw struct | |
3684 | * @seid: seid for the physical port/switching component/vsi | |
3685 | * @buff: Indirect buffer to hold data parameters and response | |
3686 | * @buff_size: Indirect buffer size | |
3687 | * @opcode: Tx scheduler AQ command opcode | |
3688 | * @cmd_details: pointer to command details structure or NULL | |
3689 | * | |
3690 | * Generic command handler for Tx scheduler AQ commands | |
3691 | **/ | |
3692 | static i40e_status i40e_aq_tx_sched_cmd(struct i40e_hw *hw, u16 seid, | |
3693 | void *buff, u16 buff_size, | |
3694 | enum i40e_admin_queue_opc opcode, | |
3695 | struct i40e_asq_cmd_details *cmd_details) | |
3696 | { | |
3697 | struct i40e_aq_desc desc; | |
3698 | struct i40e_aqc_tx_sched_ind *cmd = | |
3699 | (struct i40e_aqc_tx_sched_ind *)&desc.params.raw; | |
3700 | i40e_status status; | |
3701 | bool cmd_param_flag = false; | |
3702 | ||
3703 | switch (opcode) { | |
3704 | case i40e_aqc_opc_configure_vsi_ets_sla_bw_limit: | |
3705 | case i40e_aqc_opc_configure_vsi_tc_bw: | |
3706 | case i40e_aqc_opc_enable_switching_comp_ets: | |
3707 | case i40e_aqc_opc_modify_switching_comp_ets: | |
3708 | case i40e_aqc_opc_disable_switching_comp_ets: | |
3709 | case i40e_aqc_opc_configure_switching_comp_ets_bw_limit: | |
3710 | case i40e_aqc_opc_configure_switching_comp_bw_config: | |
3711 | cmd_param_flag = true; | |
3712 | break; | |
3713 | case i40e_aqc_opc_query_vsi_bw_config: | |
3714 | case i40e_aqc_opc_query_vsi_ets_sla_config: | |
3715 | case i40e_aqc_opc_query_switching_comp_ets_config: | |
3716 | case i40e_aqc_opc_query_port_ets_config: | |
3717 | case i40e_aqc_opc_query_switching_comp_bw_config: | |
3718 | cmd_param_flag = false; | |
3719 | break; | |
3720 | default: | |
3721 | return I40E_ERR_PARAM; | |
3722 | } | |
3723 | ||
3724 | i40e_fill_default_direct_cmd_desc(&desc, opcode); | |
3725 | ||
3726 | /* Indirect command */ | |
3727 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
3728 | if (cmd_param_flag) | |
3729 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_RD); | |
3730 | if (buff_size > I40E_AQ_LARGE_BUF) | |
3731 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
3732 | ||
3733 | desc.datalen = cpu_to_le16(buff_size); | |
3734 | ||
3735 | cmd->vsi_seid = cpu_to_le16(seid); | |
3736 | ||
3737 | status = i40e_asq_send_command(hw, &desc, buff, buff_size, cmd_details); | |
3738 | ||
3739 | return status; | |
3740 | } | |
3741 | ||
6b192891 MW |
3742 | /** |
3743 | * i40e_aq_config_vsi_bw_limit - Configure VSI BW Limit | |
3744 | * @hw: pointer to the hw struct | |
3745 | * @seid: VSI seid | |
3746 | * @credit: BW limit credits (0 = disabled) | |
3747 | * @max_credit: Max BW limit credits | |
3748 | * @cmd_details: pointer to command details structure or NULL | |
3749 | **/ | |
3750 | i40e_status i40e_aq_config_vsi_bw_limit(struct i40e_hw *hw, | |
3751 | u16 seid, u16 credit, u8 max_credit, | |
3752 | struct i40e_asq_cmd_details *cmd_details) | |
3753 | { | |
3754 | struct i40e_aq_desc desc; | |
3755 | struct i40e_aqc_configure_vsi_bw_limit *cmd = | |
3756 | (struct i40e_aqc_configure_vsi_bw_limit *)&desc.params.raw; | |
3757 | i40e_status status; | |
3758 | ||
3759 | i40e_fill_default_direct_cmd_desc(&desc, | |
3760 | i40e_aqc_opc_configure_vsi_bw_limit); | |
3761 | ||
3762 | cmd->vsi_seid = cpu_to_le16(seid); | |
3763 | cmd->credit = cpu_to_le16(credit); | |
3764 | cmd->max_credit = max_credit; | |
3765 | ||
3766 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
3767 | ||
3768 | return status; | |
3769 | } | |
3770 | ||
56a62fc8 JB |
3771 | /** |
3772 | * i40e_aq_config_vsi_tc_bw - Config VSI BW Allocation per TC | |
3773 | * @hw: pointer to the hw struct | |
3774 | * @seid: VSI seid | |
3775 | * @bw_data: Buffer holding enabled TCs, relative TC BW limit/credits | |
3776 | * @cmd_details: pointer to command details structure or NULL | |
3777 | **/ | |
3778 | i40e_status i40e_aq_config_vsi_tc_bw(struct i40e_hw *hw, | |
3779 | u16 seid, | |
3780 | struct i40e_aqc_configure_vsi_tc_bw_data *bw_data, | |
3781 | struct i40e_asq_cmd_details *cmd_details) | |
3782 | { | |
3783 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)bw_data, sizeof(*bw_data), | |
3784 | i40e_aqc_opc_configure_vsi_tc_bw, | |
3785 | cmd_details); | |
3786 | } | |
3787 | ||
afb3ff0d NP |
3788 | /** |
3789 | * i40e_aq_config_switch_comp_ets - Enable/Disable/Modify ETS on the port | |
3790 | * @hw: pointer to the hw struct | |
3791 | * @seid: seid of the switching component connected to Physical Port | |
3792 | * @ets_data: Buffer holding ETS parameters | |
3793 | * @cmd_details: pointer to command details structure or NULL | |
3794 | **/ | |
3795 | i40e_status i40e_aq_config_switch_comp_ets(struct i40e_hw *hw, | |
3796 | u16 seid, | |
3797 | struct i40e_aqc_configure_switching_comp_ets_data *ets_data, | |
3798 | enum i40e_admin_queue_opc opcode, | |
3799 | struct i40e_asq_cmd_details *cmd_details) | |
3800 | { | |
3801 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)ets_data, | |
3802 | sizeof(*ets_data), opcode, cmd_details); | |
3803 | } | |
3804 | ||
3805 | /** | |
3806 | * i40e_aq_config_switch_comp_bw_config - Config Switch comp BW Alloc per TC | |
3807 | * @hw: pointer to the hw struct | |
3808 | * @seid: seid of the switching component | |
3809 | * @bw_data: Buffer holding enabled TCs, relative/absolute TC BW limit/credits | |
3810 | * @cmd_details: pointer to command details structure or NULL | |
3811 | **/ | |
3812 | i40e_status i40e_aq_config_switch_comp_bw_config(struct i40e_hw *hw, | |
3813 | u16 seid, | |
3814 | struct i40e_aqc_configure_switching_comp_bw_config_data *bw_data, | |
3815 | struct i40e_asq_cmd_details *cmd_details) | |
3816 | { | |
3817 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)bw_data, sizeof(*bw_data), | |
3818 | i40e_aqc_opc_configure_switching_comp_bw_config, | |
3819 | cmd_details); | |
3820 | } | |
3821 | ||
56a62fc8 JB |
3822 | /** |
3823 | * i40e_aq_query_vsi_bw_config - Query VSI BW configuration | |
3824 | * @hw: pointer to the hw struct | |
3825 | * @seid: seid of the VSI | |
3826 | * @bw_data: Buffer to hold VSI BW configuration | |
3827 | * @cmd_details: pointer to command details structure or NULL | |
3828 | **/ | |
3829 | i40e_status i40e_aq_query_vsi_bw_config(struct i40e_hw *hw, | |
3830 | u16 seid, | |
3831 | struct i40e_aqc_query_vsi_bw_config_resp *bw_data, | |
3832 | struct i40e_asq_cmd_details *cmd_details) | |
3833 | { | |
3834 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)bw_data, sizeof(*bw_data), | |
3835 | i40e_aqc_opc_query_vsi_bw_config, | |
3836 | cmd_details); | |
3837 | } | |
3838 | ||
3839 | /** | |
3840 | * i40e_aq_query_vsi_ets_sla_config - Query VSI BW configuration per TC | |
3841 | * @hw: pointer to the hw struct | |
3842 | * @seid: seid of the VSI | |
3843 | * @bw_data: Buffer to hold VSI BW configuration per TC | |
3844 | * @cmd_details: pointer to command details structure or NULL | |
3845 | **/ | |
3846 | i40e_status i40e_aq_query_vsi_ets_sla_config(struct i40e_hw *hw, | |
3847 | u16 seid, | |
3848 | struct i40e_aqc_query_vsi_ets_sla_config_resp *bw_data, | |
3849 | struct i40e_asq_cmd_details *cmd_details) | |
3850 | { | |
3851 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)bw_data, sizeof(*bw_data), | |
3852 | i40e_aqc_opc_query_vsi_ets_sla_config, | |
3853 | cmd_details); | |
3854 | } | |
3855 | ||
3856 | /** | |
3857 | * i40e_aq_query_switch_comp_ets_config - Query Switch comp BW config per TC | |
3858 | * @hw: pointer to the hw struct | |
3859 | * @seid: seid of the switching component | |
3860 | * @bw_data: Buffer to hold switching component's per TC BW config | |
3861 | * @cmd_details: pointer to command details structure or NULL | |
3862 | **/ | |
3863 | i40e_status i40e_aq_query_switch_comp_ets_config(struct i40e_hw *hw, | |
3864 | u16 seid, | |
3865 | struct i40e_aqc_query_switching_comp_ets_config_resp *bw_data, | |
3866 | struct i40e_asq_cmd_details *cmd_details) | |
3867 | { | |
3868 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)bw_data, sizeof(*bw_data), | |
3869 | i40e_aqc_opc_query_switching_comp_ets_config, | |
3870 | cmd_details); | |
3871 | } | |
3872 | ||
3873 | /** | |
3874 | * i40e_aq_query_port_ets_config - Query Physical Port ETS configuration | |
3875 | * @hw: pointer to the hw struct | |
3876 | * @seid: seid of the VSI or switching component connected to Physical Port | |
3877 | * @bw_data: Buffer to hold current ETS configuration for the Physical Port | |
3878 | * @cmd_details: pointer to command details structure or NULL | |
3879 | **/ | |
3880 | i40e_status i40e_aq_query_port_ets_config(struct i40e_hw *hw, | |
3881 | u16 seid, | |
3882 | struct i40e_aqc_query_port_ets_config_resp *bw_data, | |
3883 | struct i40e_asq_cmd_details *cmd_details) | |
3884 | { | |
3885 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)bw_data, sizeof(*bw_data), | |
3886 | i40e_aqc_opc_query_port_ets_config, | |
3887 | cmd_details); | |
3888 | } | |
3889 | ||
3890 | /** | |
3891 | * i40e_aq_query_switch_comp_bw_config - Query Switch comp BW configuration | |
3892 | * @hw: pointer to the hw struct | |
3893 | * @seid: seid of the switching component | |
3894 | * @bw_data: Buffer to hold switching component's BW configuration | |
3895 | * @cmd_details: pointer to command details structure or NULL | |
3896 | **/ | |
3897 | i40e_status i40e_aq_query_switch_comp_bw_config(struct i40e_hw *hw, | |
3898 | u16 seid, | |
3899 | struct i40e_aqc_query_switching_comp_bw_config_resp *bw_data, | |
3900 | struct i40e_asq_cmd_details *cmd_details) | |
3901 | { | |
3902 | return i40e_aq_tx_sched_cmd(hw, seid, (void *)bw_data, sizeof(*bw_data), | |
3903 | i40e_aqc_opc_query_switching_comp_bw_config, | |
3904 | cmd_details); | |
3905 | } | |
3906 | ||
3907 | /** | |
3908 | * i40e_validate_filter_settings | |
3909 | * @hw: pointer to the hardware structure | |
3910 | * @settings: Filter control settings | |
3911 | * | |
3912 | * Check and validate the filter control settings passed. | |
3913 | * The function checks for the valid filter/context sizes being | |
3914 | * passed for FCoE and PE. | |
3915 | * | |
3916 | * Returns 0 if the values passed are valid and within | |
3917 | * range else returns an error. | |
3918 | **/ | |
3919 | static i40e_status i40e_validate_filter_settings(struct i40e_hw *hw, | |
3920 | struct i40e_filter_control_settings *settings) | |
3921 | { | |
3922 | u32 fcoe_cntx_size, fcoe_filt_size; | |
3923 | u32 pe_cntx_size, pe_filt_size; | |
467d729a | 3924 | u32 fcoe_fmax; |
56a62fc8 JB |
3925 | u32 val; |
3926 | ||
3927 | /* Validate FCoE settings passed */ | |
3928 | switch (settings->fcoe_filt_num) { | |
3929 | case I40E_HASH_FILTER_SIZE_1K: | |
3930 | case I40E_HASH_FILTER_SIZE_2K: | |
3931 | case I40E_HASH_FILTER_SIZE_4K: | |
3932 | case I40E_HASH_FILTER_SIZE_8K: | |
3933 | case I40E_HASH_FILTER_SIZE_16K: | |
3934 | case I40E_HASH_FILTER_SIZE_32K: | |
3935 | fcoe_filt_size = I40E_HASH_FILTER_BASE_SIZE; | |
3936 | fcoe_filt_size <<= (u32)settings->fcoe_filt_num; | |
3937 | break; | |
3938 | default: | |
3939 | return I40E_ERR_PARAM; | |
3940 | } | |
3941 | ||
3942 | switch (settings->fcoe_cntx_num) { | |
3943 | case I40E_DMA_CNTX_SIZE_512: | |
3944 | case I40E_DMA_CNTX_SIZE_1K: | |
3945 | case I40E_DMA_CNTX_SIZE_2K: | |
3946 | case I40E_DMA_CNTX_SIZE_4K: | |
3947 | fcoe_cntx_size = I40E_DMA_CNTX_BASE_SIZE; | |
3948 | fcoe_cntx_size <<= (u32)settings->fcoe_cntx_num; | |
3949 | break; | |
3950 | default: | |
3951 | return I40E_ERR_PARAM; | |
3952 | } | |
3953 | ||
3954 | /* Validate PE settings passed */ | |
3955 | switch (settings->pe_filt_num) { | |
3956 | case I40E_HASH_FILTER_SIZE_1K: | |
3957 | case I40E_HASH_FILTER_SIZE_2K: | |
3958 | case I40E_HASH_FILTER_SIZE_4K: | |
3959 | case I40E_HASH_FILTER_SIZE_8K: | |
3960 | case I40E_HASH_FILTER_SIZE_16K: | |
3961 | case I40E_HASH_FILTER_SIZE_32K: | |
3962 | case I40E_HASH_FILTER_SIZE_64K: | |
3963 | case I40E_HASH_FILTER_SIZE_128K: | |
3964 | case I40E_HASH_FILTER_SIZE_256K: | |
3965 | case I40E_HASH_FILTER_SIZE_512K: | |
3966 | case I40E_HASH_FILTER_SIZE_1M: | |
3967 | pe_filt_size = I40E_HASH_FILTER_BASE_SIZE; | |
3968 | pe_filt_size <<= (u32)settings->pe_filt_num; | |
3969 | break; | |
3970 | default: | |
3971 | return I40E_ERR_PARAM; | |
3972 | } | |
3973 | ||
3974 | switch (settings->pe_cntx_num) { | |
3975 | case I40E_DMA_CNTX_SIZE_512: | |
3976 | case I40E_DMA_CNTX_SIZE_1K: | |
3977 | case I40E_DMA_CNTX_SIZE_2K: | |
3978 | case I40E_DMA_CNTX_SIZE_4K: | |
3979 | case I40E_DMA_CNTX_SIZE_8K: | |
3980 | case I40E_DMA_CNTX_SIZE_16K: | |
3981 | case I40E_DMA_CNTX_SIZE_32K: | |
3982 | case I40E_DMA_CNTX_SIZE_64K: | |
3983 | case I40E_DMA_CNTX_SIZE_128K: | |
3984 | case I40E_DMA_CNTX_SIZE_256K: | |
3985 | pe_cntx_size = I40E_DMA_CNTX_BASE_SIZE; | |
3986 | pe_cntx_size <<= (u32)settings->pe_cntx_num; | |
3987 | break; | |
3988 | default: | |
3989 | return I40E_ERR_PARAM; | |
3990 | } | |
3991 | ||
3992 | /* FCHSIZE + FCDSIZE should not be greater than PMFCOEFMAX */ | |
3993 | val = rd32(hw, I40E_GLHMC_FCOEFMAX); | |
3994 | fcoe_fmax = (val & I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_MASK) | |
3995 | >> I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_SHIFT; | |
3996 | if (fcoe_filt_size + fcoe_cntx_size > fcoe_fmax) | |
3997 | return I40E_ERR_INVALID_SIZE; | |
3998 | ||
56a62fc8 JB |
3999 | return 0; |
4000 | } | |
4001 | ||
4002 | /** | |
4003 | * i40e_set_filter_control | |
4004 | * @hw: pointer to the hardware structure | |
4005 | * @settings: Filter control settings | |
4006 | * | |
4007 | * Set the Queue Filters for PE/FCoE and enable filters required | |
4008 | * for a single PF. It is expected that these settings are programmed | |
4009 | * at the driver initialization time. | |
4010 | **/ | |
4011 | i40e_status i40e_set_filter_control(struct i40e_hw *hw, | |
4012 | struct i40e_filter_control_settings *settings) | |
4013 | { | |
4014 | i40e_status ret = 0; | |
4015 | u32 hash_lut_size = 0; | |
4016 | u32 val; | |
4017 | ||
4018 | if (!settings) | |
4019 | return I40E_ERR_PARAM; | |
4020 | ||
4021 | /* Validate the input settings */ | |
4022 | ret = i40e_validate_filter_settings(hw, settings); | |
4023 | if (ret) | |
4024 | return ret; | |
4025 | ||
4026 | /* Read the PF Queue Filter control register */ | |
f658137c | 4027 | val = i40e_read_rx_ctl(hw, I40E_PFQF_CTL_0); |
56a62fc8 JB |
4028 | |
4029 | /* Program required PE hash buckets for the PF */ | |
4030 | val &= ~I40E_PFQF_CTL_0_PEHSIZE_MASK; | |
4031 | val |= ((u32)settings->pe_filt_num << I40E_PFQF_CTL_0_PEHSIZE_SHIFT) & | |
4032 | I40E_PFQF_CTL_0_PEHSIZE_MASK; | |
4033 | /* Program required PE contexts for the PF */ | |
4034 | val &= ~I40E_PFQF_CTL_0_PEDSIZE_MASK; | |
4035 | val |= ((u32)settings->pe_cntx_num << I40E_PFQF_CTL_0_PEDSIZE_SHIFT) & | |
4036 | I40E_PFQF_CTL_0_PEDSIZE_MASK; | |
4037 | ||
4038 | /* Program required FCoE hash buckets for the PF */ | |
4039 | val &= ~I40E_PFQF_CTL_0_PFFCHSIZE_MASK; | |
4040 | val |= ((u32)settings->fcoe_filt_num << | |
4041 | I40E_PFQF_CTL_0_PFFCHSIZE_SHIFT) & | |
4042 | I40E_PFQF_CTL_0_PFFCHSIZE_MASK; | |
4043 | /* Program required FCoE DDP contexts for the PF */ | |
4044 | val &= ~I40E_PFQF_CTL_0_PFFCDSIZE_MASK; | |
4045 | val |= ((u32)settings->fcoe_cntx_num << | |
4046 | I40E_PFQF_CTL_0_PFFCDSIZE_SHIFT) & | |
4047 | I40E_PFQF_CTL_0_PFFCDSIZE_MASK; | |
4048 | ||
4049 | /* Program Hash LUT size for the PF */ | |
4050 | val &= ~I40E_PFQF_CTL_0_HASHLUTSIZE_MASK; | |
4051 | if (settings->hash_lut_size == I40E_HASH_LUT_SIZE_512) | |
4052 | hash_lut_size = 1; | |
4053 | val |= (hash_lut_size << I40E_PFQF_CTL_0_HASHLUTSIZE_SHIFT) & | |
4054 | I40E_PFQF_CTL_0_HASHLUTSIZE_MASK; | |
4055 | ||
4056 | /* Enable FDIR, Ethertype and MACVLAN filters for PF and VFs */ | |
4057 | if (settings->enable_fdir) | |
4058 | val |= I40E_PFQF_CTL_0_FD_ENA_MASK; | |
4059 | if (settings->enable_ethtype) | |
4060 | val |= I40E_PFQF_CTL_0_ETYPE_ENA_MASK; | |
4061 | if (settings->enable_macvlan) | |
4062 | val |= I40E_PFQF_CTL_0_MACVLAN_ENA_MASK; | |
4063 | ||
f658137c | 4064 | i40e_write_rx_ctl(hw, I40E_PFQF_CTL_0, val); |
56a62fc8 JB |
4065 | |
4066 | return 0; | |
4067 | } | |
afb3ff0d NP |
4068 | |
4069 | /** | |
4070 | * i40e_aq_add_rem_control_packet_filter - Add or Remove Control Packet Filter | |
4071 | * @hw: pointer to the hw struct | |
4072 | * @mac_addr: MAC address to use in the filter | |
4073 | * @ethtype: Ethertype to use in the filter | |
4074 | * @flags: Flags that needs to be applied to the filter | |
4075 | * @vsi_seid: seid of the control VSI | |
4076 | * @queue: VSI queue number to send the packet to | |
4077 | * @is_add: Add control packet filter if True else remove | |
4078 | * @stats: Structure to hold information on control filter counts | |
4079 | * @cmd_details: pointer to command details structure or NULL | |
4080 | * | |
4081 | * This command will Add or Remove control packet filter for a control VSI. | |
4082 | * In return it will update the total number of perfect filter count in | |
4083 | * the stats member. | |
4084 | **/ | |
4085 | i40e_status i40e_aq_add_rem_control_packet_filter(struct i40e_hw *hw, | |
4086 | u8 *mac_addr, u16 ethtype, u16 flags, | |
4087 | u16 vsi_seid, u16 queue, bool is_add, | |
4088 | struct i40e_control_filter_stats *stats, | |
4089 | struct i40e_asq_cmd_details *cmd_details) | |
4090 | { | |
4091 | struct i40e_aq_desc desc; | |
4092 | struct i40e_aqc_add_remove_control_packet_filter *cmd = | |
4093 | (struct i40e_aqc_add_remove_control_packet_filter *) | |
4094 | &desc.params.raw; | |
4095 | struct i40e_aqc_add_remove_control_packet_filter_completion *resp = | |
4096 | (struct i40e_aqc_add_remove_control_packet_filter_completion *) | |
4097 | &desc.params.raw; | |
4098 | i40e_status status; | |
4099 | ||
4100 | if (vsi_seid == 0) | |
4101 | return I40E_ERR_PARAM; | |
4102 | ||
4103 | if (is_add) { | |
4104 | i40e_fill_default_direct_cmd_desc(&desc, | |
4105 | i40e_aqc_opc_add_control_packet_filter); | |
4106 | cmd->queue = cpu_to_le16(queue); | |
4107 | } else { | |
4108 | i40e_fill_default_direct_cmd_desc(&desc, | |
4109 | i40e_aqc_opc_remove_control_packet_filter); | |
4110 | } | |
4111 | ||
4112 | if (mac_addr) | |
6995b36c | 4113 | ether_addr_copy(cmd->mac, mac_addr); |
afb3ff0d NP |
4114 | |
4115 | cmd->etype = cpu_to_le16(ethtype); | |
4116 | cmd->flags = cpu_to_le16(flags); | |
4117 | cmd->seid = cpu_to_le16(vsi_seid); | |
4118 | ||
4119 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
4120 | ||
4121 | if (!status && stats) { | |
4122 | stats->mac_etype_used = le16_to_cpu(resp->mac_etype_used); | |
4123 | stats->etype_used = le16_to_cpu(resp->etype_used); | |
4124 | stats->mac_etype_free = le16_to_cpu(resp->mac_etype_free); | |
4125 | stats->etype_free = le16_to_cpu(resp->etype_free); | |
4126 | } | |
4127 | ||
4128 | return status; | |
4129 | } | |
4130 | ||
e7358f54 ASJ |
4131 | /** |
4132 | * i40e_add_filter_to_drop_tx_flow_control_frames- filter to drop flow control | |
4133 | * @hw: pointer to the hw struct | |
4134 | * @seid: VSI seid to add ethertype filter from | |
4135 | **/ | |
4136 | #define I40E_FLOW_CONTROL_ETHTYPE 0x8808 | |
4137 | void i40e_add_filter_to_drop_tx_flow_control_frames(struct i40e_hw *hw, | |
4138 | u16 seid) | |
4139 | { | |
4140 | u16 flag = I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC | | |
4141 | I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP | | |
4142 | I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX; | |
4143 | u16 ethtype = I40E_FLOW_CONTROL_ETHTYPE; | |
4144 | i40e_status status; | |
4145 | ||
4146 | status = i40e_aq_add_rem_control_packet_filter(hw, NULL, ethtype, flag, | |
4147 | seid, 0, true, NULL, | |
4148 | NULL); | |
4149 | if (status) | |
4150 | hw_dbg(hw, "Ethtype Filter Add failed: Error pruning Tx flow control frames\n"); | |
4151 | } | |
4152 | ||
f4492db1 GR |
4153 | /** |
4154 | * i40e_aq_alternate_read | |
4155 | * @hw: pointer to the hardware structure | |
4156 | * @reg_addr0: address of first dword to be read | |
4157 | * @reg_val0: pointer for data read from 'reg_addr0' | |
4158 | * @reg_addr1: address of second dword to be read | |
4159 | * @reg_val1: pointer for data read from 'reg_addr1' | |
4160 | * | |
4161 | * Read one or two dwords from alternate structure. Fields are indicated | |
4162 | * by 'reg_addr0' and 'reg_addr1' register numbers. If 'reg_val1' pointer | |
4163 | * is not passed then only register at 'reg_addr0' is read. | |
4164 | * | |
4165 | **/ | |
37a2973a SN |
4166 | static i40e_status i40e_aq_alternate_read(struct i40e_hw *hw, |
4167 | u32 reg_addr0, u32 *reg_val0, | |
4168 | u32 reg_addr1, u32 *reg_val1) | |
f4492db1 GR |
4169 | { |
4170 | struct i40e_aq_desc desc; | |
4171 | struct i40e_aqc_alternate_write *cmd_resp = | |
4172 | (struct i40e_aqc_alternate_write *)&desc.params.raw; | |
4173 | i40e_status status; | |
4174 | ||
4175 | if (!reg_val0) | |
4176 | return I40E_ERR_PARAM; | |
4177 | ||
4178 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_alternate_read); | |
4179 | cmd_resp->address0 = cpu_to_le32(reg_addr0); | |
4180 | cmd_resp->address1 = cpu_to_le32(reg_addr1); | |
4181 | ||
4182 | status = i40e_asq_send_command(hw, &desc, NULL, 0, NULL); | |
4183 | ||
4184 | if (!status) { | |
4185 | *reg_val0 = le32_to_cpu(cmd_resp->data0); | |
4186 | ||
4187 | if (reg_val1) | |
4188 | *reg_val1 = le32_to_cpu(cmd_resp->data1); | |
4189 | } | |
4190 | ||
4191 | return status; | |
4192 | } | |
4193 | ||
2fd75f31 NP |
4194 | /** |
4195 | * i40e_aq_resume_port_tx | |
4196 | * @hw: pointer to the hardware structure | |
4197 | * @cmd_details: pointer to command details structure or NULL | |
4198 | * | |
4199 | * Resume port's Tx traffic | |
4200 | **/ | |
4201 | i40e_status i40e_aq_resume_port_tx(struct i40e_hw *hw, | |
4202 | struct i40e_asq_cmd_details *cmd_details) | |
4203 | { | |
4204 | struct i40e_aq_desc desc; | |
4205 | i40e_status status; | |
4206 | ||
4207 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_resume_port_tx); | |
4208 | ||
4209 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
4210 | ||
4211 | return status; | |
4212 | } | |
4213 | ||
d4dfb81a CS |
4214 | /** |
4215 | * i40e_set_pci_config_data - store PCI bus info | |
4216 | * @hw: pointer to hardware structure | |
4217 | * @link_status: the link status word from PCI config space | |
4218 | * | |
4219 | * Stores the PCI bus info (speed, width, type) within the i40e_hw structure | |
4220 | **/ | |
4221 | void i40e_set_pci_config_data(struct i40e_hw *hw, u16 link_status) | |
4222 | { | |
4223 | hw->bus.type = i40e_bus_type_pci_express; | |
4224 | ||
4225 | switch (link_status & PCI_EXP_LNKSTA_NLW) { | |
4226 | case PCI_EXP_LNKSTA_NLW_X1: | |
4227 | hw->bus.width = i40e_bus_width_pcie_x1; | |
4228 | break; | |
4229 | case PCI_EXP_LNKSTA_NLW_X2: | |
4230 | hw->bus.width = i40e_bus_width_pcie_x2; | |
4231 | break; | |
4232 | case PCI_EXP_LNKSTA_NLW_X4: | |
4233 | hw->bus.width = i40e_bus_width_pcie_x4; | |
4234 | break; | |
4235 | case PCI_EXP_LNKSTA_NLW_X8: | |
4236 | hw->bus.width = i40e_bus_width_pcie_x8; | |
4237 | break; | |
4238 | default: | |
4239 | hw->bus.width = i40e_bus_width_unknown; | |
4240 | break; | |
4241 | } | |
4242 | ||
4243 | switch (link_status & PCI_EXP_LNKSTA_CLS) { | |
4244 | case PCI_EXP_LNKSTA_CLS_2_5GB: | |
4245 | hw->bus.speed = i40e_bus_speed_2500; | |
4246 | break; | |
4247 | case PCI_EXP_LNKSTA_CLS_5_0GB: | |
4248 | hw->bus.speed = i40e_bus_speed_5000; | |
4249 | break; | |
4250 | case PCI_EXP_LNKSTA_CLS_8_0GB: | |
4251 | hw->bus.speed = i40e_bus_speed_8000; | |
4252 | break; | |
4253 | default: | |
4254 | hw->bus.speed = i40e_bus_speed_unknown; | |
4255 | break; | |
4256 | } | |
4257 | } | |
f4492db1 | 4258 | |
3169c323 JB |
4259 | /** |
4260 | * i40e_aq_debug_dump | |
4261 | * @hw: pointer to the hardware structure | |
4262 | * @cluster_id: specific cluster to dump | |
4263 | * @table_id: table id within cluster | |
4264 | * @start_index: index of line in the block to read | |
4265 | * @buff_size: dump buffer size | |
4266 | * @buff: dump buffer | |
4267 | * @ret_buff_size: actual buffer size returned | |
4268 | * @ret_next_table: next block to read | |
4269 | * @ret_next_index: next index to read | |
4270 | * | |
4271 | * Dump internal FW/HW data for debug purposes. | |
4272 | * | |
4273 | **/ | |
4274 | i40e_status i40e_aq_debug_dump(struct i40e_hw *hw, u8 cluster_id, | |
4275 | u8 table_id, u32 start_index, u16 buff_size, | |
4276 | void *buff, u16 *ret_buff_size, | |
4277 | u8 *ret_next_table, u32 *ret_next_index, | |
4278 | struct i40e_asq_cmd_details *cmd_details) | |
4279 | { | |
4280 | struct i40e_aq_desc desc; | |
4281 | struct i40e_aqc_debug_dump_internals *cmd = | |
4282 | (struct i40e_aqc_debug_dump_internals *)&desc.params.raw; | |
4283 | struct i40e_aqc_debug_dump_internals *resp = | |
4284 | (struct i40e_aqc_debug_dump_internals *)&desc.params.raw; | |
4285 | i40e_status status; | |
4286 | ||
4287 | if (buff_size == 0 || !buff) | |
4288 | return I40E_ERR_PARAM; | |
4289 | ||
4290 | i40e_fill_default_direct_cmd_desc(&desc, | |
4291 | i40e_aqc_opc_debug_dump_internals); | |
4292 | /* Indirect Command */ | |
4293 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
4294 | if (buff_size > I40E_AQ_LARGE_BUF) | |
4295 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
4296 | ||
4297 | cmd->cluster_id = cluster_id; | |
4298 | cmd->table_id = table_id; | |
4299 | cmd->idx = cpu_to_le32(start_index); | |
4300 | ||
4301 | desc.datalen = cpu_to_le16(buff_size); | |
4302 | ||
4303 | status = i40e_asq_send_command(hw, &desc, buff, buff_size, cmd_details); | |
4304 | if (!status) { | |
4305 | if (ret_buff_size) | |
4306 | *ret_buff_size = le16_to_cpu(desc.datalen); | |
4307 | if (ret_next_table) | |
4308 | *ret_next_table = resp->table_id; | |
4309 | if (ret_next_index) | |
4310 | *ret_next_index = le32_to_cpu(resp->idx); | |
4311 | } | |
4312 | ||
4313 | return status; | |
4314 | } | |
4315 | ||
f4492db1 GR |
4316 | /** |
4317 | * i40e_read_bw_from_alt_ram | |
4318 | * @hw: pointer to the hardware structure | |
4319 | * @max_bw: pointer for max_bw read | |
4320 | * @min_bw: pointer for min_bw read | |
4321 | * @min_valid: pointer for bool that is true if min_bw is a valid value | |
4322 | * @max_valid: pointer for bool that is true if max_bw is a valid value | |
4323 | * | |
4324 | * Read bw from the alternate ram for the given pf | |
4325 | **/ | |
4326 | i40e_status i40e_read_bw_from_alt_ram(struct i40e_hw *hw, | |
4327 | u32 *max_bw, u32 *min_bw, | |
4328 | bool *min_valid, bool *max_valid) | |
4329 | { | |
4330 | i40e_status status; | |
4331 | u32 max_bw_addr, min_bw_addr; | |
4332 | ||
4333 | /* Calculate the address of the min/max bw registers */ | |
4334 | max_bw_addr = I40E_ALT_STRUCT_FIRST_PF_OFFSET + | |
4335 | I40E_ALT_STRUCT_MAX_BW_OFFSET + | |
4336 | (I40E_ALT_STRUCT_DWORDS_PER_PF * hw->pf_id); | |
4337 | min_bw_addr = I40E_ALT_STRUCT_FIRST_PF_OFFSET + | |
4338 | I40E_ALT_STRUCT_MIN_BW_OFFSET + | |
4339 | (I40E_ALT_STRUCT_DWORDS_PER_PF * hw->pf_id); | |
4340 | ||
4341 | /* Read the bandwidths from alt ram */ | |
4342 | status = i40e_aq_alternate_read(hw, max_bw_addr, max_bw, | |
4343 | min_bw_addr, min_bw); | |
4344 | ||
4345 | if (*min_bw & I40E_ALT_BW_VALID_MASK) | |
4346 | *min_valid = true; | |
4347 | else | |
4348 | *min_valid = false; | |
4349 | ||
4350 | if (*max_bw & I40E_ALT_BW_VALID_MASK) | |
4351 | *max_valid = true; | |
4352 | else | |
4353 | *max_valid = false; | |
4354 | ||
4355 | return status; | |
4356 | } | |
4357 | ||
4358 | /** | |
4359 | * i40e_aq_configure_partition_bw | |
4360 | * @hw: pointer to the hardware structure | |
4361 | * @bw_data: Buffer holding valid pfs and bw limits | |
4362 | * @cmd_details: pointer to command details | |
4363 | * | |
4364 | * Configure partitions guaranteed/max bw | |
4365 | **/ | |
4366 | i40e_status i40e_aq_configure_partition_bw(struct i40e_hw *hw, | |
4367 | struct i40e_aqc_configure_partition_bw_data *bw_data, | |
4368 | struct i40e_asq_cmd_details *cmd_details) | |
4369 | { | |
4370 | i40e_status status; | |
4371 | struct i40e_aq_desc desc; | |
4372 | u16 bwd_size = sizeof(*bw_data); | |
4373 | ||
4374 | i40e_fill_default_direct_cmd_desc(&desc, | |
4375 | i40e_aqc_opc_configure_partition_bw); | |
4376 | ||
4377 | /* Indirect command */ | |
4378 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_BUF); | |
4379 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_RD); | |
4380 | ||
4381 | if (bwd_size > I40E_AQ_LARGE_BUF) | |
4382 | desc.flags |= cpu_to_le16((u16)I40E_AQ_FLAG_LB); | |
4383 | ||
4384 | desc.datalen = cpu_to_le16(bwd_size); | |
4385 | ||
4386 | status = i40e_asq_send_command(hw, &desc, bw_data, bwd_size, | |
4387 | cmd_details); | |
4388 | ||
4389 | return status; | |
4390 | } | |
fd077cd3 CW |
4391 | |
4392 | /** | |
4393 | * i40e_read_phy_register | |
4394 | * @hw: pointer to the HW structure | |
4395 | * @page: registers page number | |
4396 | * @reg: register address in the page | |
4397 | * @phy_adr: PHY address on MDIO interface | |
4398 | * @value: PHY register value | |
4399 | * | |
4400 | * Reads specified PHY register value | |
4401 | **/ | |
4402 | i40e_status i40e_read_phy_register(struct i40e_hw *hw, | |
4403 | u8 page, u16 reg, u8 phy_addr, | |
4404 | u16 *value) | |
4405 | { | |
4406 | i40e_status status = I40E_ERR_TIMEOUT; | |
4407 | u32 command = 0; | |
4408 | u16 retry = 1000; | |
4409 | u8 port_num = hw->func_caps.mdio_port_num; | |
4410 | ||
4411 | command = (reg << I40E_GLGEN_MSCA_MDIADD_SHIFT) | | |
4412 | (page << I40E_GLGEN_MSCA_DEVADD_SHIFT) | | |
4413 | (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIFT) | | |
4414 | (I40E_MDIO_OPCODE_ADDRESS) | | |
4415 | (I40E_MDIO_STCODE) | | |
4416 | (I40E_GLGEN_MSCA_MDICMD_MASK) | | |
4417 | (I40E_GLGEN_MSCA_MDIINPROGEN_MASK); | |
4418 | wr32(hw, I40E_GLGEN_MSCA(port_num), command); | |
4419 | do { | |
4420 | command = rd32(hw, I40E_GLGEN_MSCA(port_num)); | |
4421 | if (!(command & I40E_GLGEN_MSCA_MDICMD_MASK)) { | |
4422 | status = 0; | |
4423 | break; | |
4424 | } | |
4425 | usleep_range(10, 20); | |
4426 | retry--; | |
4427 | } while (retry); | |
4428 | ||
4429 | if (status) { | |
4430 | i40e_debug(hw, I40E_DEBUG_PHY, | |
4431 | "PHY: Can't write command to external PHY.\n"); | |
4432 | goto phy_read_end; | |
4433 | } | |
4434 | ||
4435 | command = (page << I40E_GLGEN_MSCA_DEVADD_SHIFT) | | |
4436 | (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIFT) | | |
4437 | (I40E_MDIO_OPCODE_READ) | | |
4438 | (I40E_MDIO_STCODE) | | |
4439 | (I40E_GLGEN_MSCA_MDICMD_MASK) | | |
4440 | (I40E_GLGEN_MSCA_MDIINPROGEN_MASK); | |
4441 | status = I40E_ERR_TIMEOUT; | |
4442 | retry = 1000; | |
4443 | wr32(hw, I40E_GLGEN_MSCA(port_num), command); | |
4444 | do { | |
4445 | command = rd32(hw, I40E_GLGEN_MSCA(port_num)); | |
4446 | if (!(command & I40E_GLGEN_MSCA_MDICMD_MASK)) { | |
4447 | status = 0; | |
4448 | break; | |
4449 | } | |
4450 | usleep_range(10, 20); | |
4451 | retry--; | |
4452 | } while (retry); | |
4453 | ||
4454 | if (!status) { | |
4455 | command = rd32(hw, I40E_GLGEN_MSRWD(port_num)); | |
4456 | *value = (command & I40E_GLGEN_MSRWD_MDIRDDATA_MASK) >> | |
4457 | I40E_GLGEN_MSRWD_MDIRDDATA_SHIFT; | |
4458 | } else { | |
4459 | i40e_debug(hw, I40E_DEBUG_PHY, | |
4460 | "PHY: Can't read register value from external PHY.\n"); | |
4461 | } | |
4462 | ||
4463 | phy_read_end: | |
4464 | return status; | |
4465 | } | |
4466 | ||
4467 | /** | |
4468 | * i40e_write_phy_register | |
4469 | * @hw: pointer to the HW structure | |
4470 | * @page: registers page number | |
4471 | * @reg: register address in the page | |
4472 | * @phy_adr: PHY address on MDIO interface | |
4473 | * @value: PHY register value | |
4474 | * | |
4475 | * Writes value to specified PHY register | |
4476 | **/ | |
4477 | i40e_status i40e_write_phy_register(struct i40e_hw *hw, | |
4478 | u8 page, u16 reg, u8 phy_addr, | |
4479 | u16 value) | |
4480 | { | |
4481 | i40e_status status = I40E_ERR_TIMEOUT; | |
4482 | u32 command = 0; | |
4483 | u16 retry = 1000; | |
4484 | u8 port_num = hw->func_caps.mdio_port_num; | |
4485 | ||
4486 | command = (reg << I40E_GLGEN_MSCA_MDIADD_SHIFT) | | |
4487 | (page << I40E_GLGEN_MSCA_DEVADD_SHIFT) | | |
4488 | (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIFT) | | |
4489 | (I40E_MDIO_OPCODE_ADDRESS) | | |
4490 | (I40E_MDIO_STCODE) | | |
4491 | (I40E_GLGEN_MSCA_MDICMD_MASK) | | |
4492 | (I40E_GLGEN_MSCA_MDIINPROGEN_MASK); | |
4493 | wr32(hw, I40E_GLGEN_MSCA(port_num), command); | |
4494 | do { | |
4495 | command = rd32(hw, I40E_GLGEN_MSCA(port_num)); | |
4496 | if (!(command & I40E_GLGEN_MSCA_MDICMD_MASK)) { | |
4497 | status = 0; | |
4498 | break; | |
4499 | } | |
4500 | usleep_range(10, 20); | |
4501 | retry--; | |
4502 | } while (retry); | |
4503 | if (status) { | |
4504 | i40e_debug(hw, I40E_DEBUG_PHY, | |
4505 | "PHY: Can't write command to external PHY.\n"); | |
4506 | goto phy_write_end; | |
4507 | } | |
4508 | ||
4509 | command = value << I40E_GLGEN_MSRWD_MDIWRDATA_SHIFT; | |
4510 | wr32(hw, I40E_GLGEN_MSRWD(port_num), command); | |
4511 | ||
4512 | command = (page << I40E_GLGEN_MSCA_DEVADD_SHIFT) | | |
4513 | (phy_addr << I40E_GLGEN_MSCA_PHYADD_SHIFT) | | |
4514 | (I40E_MDIO_OPCODE_WRITE) | | |
4515 | (I40E_MDIO_STCODE) | | |
4516 | (I40E_GLGEN_MSCA_MDICMD_MASK) | | |
4517 | (I40E_GLGEN_MSCA_MDIINPROGEN_MASK); | |
4518 | status = I40E_ERR_TIMEOUT; | |
4519 | retry = 1000; | |
4520 | wr32(hw, I40E_GLGEN_MSCA(port_num), command); | |
4521 | do { | |
4522 | command = rd32(hw, I40E_GLGEN_MSCA(port_num)); | |
4523 | if (!(command & I40E_GLGEN_MSCA_MDICMD_MASK)) { | |
4524 | status = 0; | |
4525 | break; | |
4526 | } | |
4527 | usleep_range(10, 20); | |
4528 | retry--; | |
4529 | } while (retry); | |
4530 | ||
4531 | phy_write_end: | |
4532 | return status; | |
4533 | } | |
4534 | ||
4535 | /** | |
4536 | * i40e_get_phy_address | |
4537 | * @hw: pointer to the HW structure | |
4538 | * @dev_num: PHY port num that address we want | |
4539 | * @phy_addr: Returned PHY address | |
4540 | * | |
4541 | * Gets PHY address for current port | |
4542 | **/ | |
4543 | u8 i40e_get_phy_address(struct i40e_hw *hw, u8 dev_num) | |
4544 | { | |
4545 | u8 port_num = hw->func_caps.mdio_port_num; | |
4546 | u32 reg_val = rd32(hw, I40E_GLGEN_MDIO_I2C_SEL(port_num)); | |
4547 | ||
4548 | return (u8)(reg_val >> ((dev_num + 1) * 5)) & 0x1f; | |
4549 | } | |
4550 | ||
4551 | /** | |
4552 | * i40e_blink_phy_led | |
4553 | * @hw: pointer to the HW structure | |
4554 | * @time: time how long led will blinks in secs | |
4555 | * @interval: gap between LED on and off in msecs | |
4556 | * | |
4557 | * Blinks PHY link LED | |
4558 | **/ | |
4559 | i40e_status i40e_blink_phy_link_led(struct i40e_hw *hw, | |
4560 | u32 time, u32 interval) | |
4561 | { | |
4562 | i40e_status status = 0; | |
4563 | u32 i; | |
4564 | u16 led_ctl; | |
4565 | u16 gpio_led_port; | |
4566 | u16 led_reg; | |
4567 | u16 led_addr = I40E_PHY_LED_PROV_REG_1; | |
4568 | u8 phy_addr = 0; | |
4569 | u8 port_num; | |
4570 | ||
4571 | i = rd32(hw, I40E_PFGEN_PORTNUM); | |
4572 | port_num = (u8)(i & I40E_PFGEN_PORTNUM_PORT_NUM_MASK); | |
4573 | phy_addr = i40e_get_phy_address(hw, port_num); | |
4574 | ||
4575 | for (gpio_led_port = 0; gpio_led_port < 3; gpio_led_port++, | |
4576 | led_addr++) { | |
4577 | status = i40e_read_phy_register(hw, I40E_PHY_COM_REG_PAGE, | |
4578 | led_addr, phy_addr, &led_reg); | |
4579 | if (status) | |
4580 | goto phy_blinking_end; | |
4581 | led_ctl = led_reg; | |
4582 | if (led_reg & I40E_PHY_LED_LINK_MODE_MASK) { | |
4583 | led_reg = 0; | |
4584 | status = i40e_write_phy_register(hw, | |
4585 | I40E_PHY_COM_REG_PAGE, | |
4586 | led_addr, phy_addr, | |
4587 | led_reg); | |
4588 | if (status) | |
4589 | goto phy_blinking_end; | |
4590 | break; | |
4591 | } | |
4592 | } | |
4593 | ||
4594 | if (time > 0 && interval > 0) { | |
4595 | for (i = 0; i < time * 1000; i += interval) { | |
4596 | status = i40e_read_phy_register(hw, | |
4597 | I40E_PHY_COM_REG_PAGE, | |
4598 | led_addr, phy_addr, | |
4599 | &led_reg); | |
4600 | if (status) | |
4601 | goto restore_config; | |
4602 | if (led_reg & I40E_PHY_LED_MANUAL_ON) | |
4603 | led_reg = 0; | |
4604 | else | |
4605 | led_reg = I40E_PHY_LED_MANUAL_ON; | |
4606 | status = i40e_write_phy_register(hw, | |
4607 | I40E_PHY_COM_REG_PAGE, | |
4608 | led_addr, phy_addr, | |
4609 | led_reg); | |
4610 | if (status) | |
4611 | goto restore_config; | |
4612 | msleep(interval); | |
4613 | } | |
4614 | } | |
4615 | ||
4616 | restore_config: | |
4617 | status = i40e_write_phy_register(hw, I40E_PHY_COM_REG_PAGE, led_addr, | |
4618 | phy_addr, led_ctl); | |
4619 | ||
4620 | phy_blinking_end: | |
4621 | return status; | |
4622 | } | |
4623 | ||
4624 | /** | |
4625 | * i40e_led_get_phy - return current on/off mode | |
4626 | * @hw: pointer to the hw struct | |
4627 | * @led_addr: address of led register to use | |
4628 | * @val: original value of register to use | |
4629 | * | |
4630 | **/ | |
4631 | i40e_status i40e_led_get_phy(struct i40e_hw *hw, u16 *led_addr, | |
4632 | u16 *val) | |
4633 | { | |
4634 | i40e_status status = 0; | |
4635 | u16 gpio_led_port; | |
4636 | u8 phy_addr = 0; | |
4637 | u16 reg_val; | |
4638 | u16 temp_addr; | |
4639 | u8 port_num; | |
4640 | u32 i; | |
4641 | ||
4642 | temp_addr = I40E_PHY_LED_PROV_REG_1; | |
4643 | i = rd32(hw, I40E_PFGEN_PORTNUM); | |
4644 | port_num = (u8)(i & I40E_PFGEN_PORTNUM_PORT_NUM_MASK); | |
4645 | phy_addr = i40e_get_phy_address(hw, port_num); | |
4646 | ||
4647 | for (gpio_led_port = 0; gpio_led_port < 3; gpio_led_port++, | |
4648 | temp_addr++) { | |
4649 | status = i40e_read_phy_register(hw, I40E_PHY_COM_REG_PAGE, | |
4650 | temp_addr, phy_addr, ®_val); | |
4651 | if (status) | |
4652 | return status; | |
4653 | *val = reg_val; | |
4654 | if (reg_val & I40E_PHY_LED_LINK_MODE_MASK) { | |
4655 | *led_addr = temp_addr; | |
4656 | break; | |
4657 | } | |
4658 | } | |
4659 | return status; | |
4660 | } | |
4661 | ||
4662 | /** | |
4663 | * i40e_led_set_phy | |
4664 | * @hw: pointer to the HW structure | |
4665 | * @on: true or false | |
4666 | * @mode: original val plus bit for set or ignore | |
4667 | * Set led's on or off when controlled by the PHY | |
4668 | * | |
4669 | **/ | |
4670 | i40e_status i40e_led_set_phy(struct i40e_hw *hw, bool on, | |
4671 | u16 led_addr, u32 mode) | |
4672 | { | |
4673 | i40e_status status = 0; | |
4674 | u16 led_ctl = 0; | |
4675 | u16 led_reg = 0; | |
4676 | u8 phy_addr = 0; | |
4677 | u8 port_num; | |
4678 | u32 i; | |
4679 | ||
4680 | i = rd32(hw, I40E_PFGEN_PORTNUM); | |
4681 | port_num = (u8)(i & I40E_PFGEN_PORTNUM_PORT_NUM_MASK); | |
4682 | phy_addr = i40e_get_phy_address(hw, port_num); | |
4683 | ||
4684 | status = i40e_read_phy_register(hw, I40E_PHY_COM_REG_PAGE, led_addr, | |
4685 | phy_addr, &led_reg); | |
4686 | if (status) | |
4687 | return status; | |
4688 | led_ctl = led_reg; | |
4689 | if (led_reg & I40E_PHY_LED_LINK_MODE_MASK) { | |
4690 | led_reg = 0; | |
4691 | status = i40e_write_phy_register(hw, I40E_PHY_COM_REG_PAGE, | |
4692 | led_addr, phy_addr, led_reg); | |
4693 | if (status) | |
4694 | return status; | |
4695 | } | |
4696 | status = i40e_read_phy_register(hw, I40E_PHY_COM_REG_PAGE, | |
4697 | led_addr, phy_addr, &led_reg); | |
4698 | if (status) | |
4699 | goto restore_config; | |
4700 | if (on) | |
4701 | led_reg = I40E_PHY_LED_MANUAL_ON; | |
4702 | else | |
4703 | led_reg = 0; | |
4704 | status = i40e_write_phy_register(hw, I40E_PHY_COM_REG_PAGE, | |
4705 | led_addr, phy_addr, led_reg); | |
4706 | if (status) | |
4707 | goto restore_config; | |
4708 | if (mode & I40E_PHY_LED_MODE_ORIG) { | |
4709 | led_ctl = (mode & I40E_PHY_LED_MODE_MASK); | |
4710 | status = i40e_write_phy_register(hw, | |
4711 | I40E_PHY_COM_REG_PAGE, | |
4712 | led_addr, phy_addr, led_ctl); | |
4713 | } | |
4714 | return status; | |
4715 | restore_config: | |
4716 | status = i40e_write_phy_register(hw, I40E_PHY_COM_REG_PAGE, led_addr, | |
4717 | phy_addr, led_ctl); | |
4718 | return status; | |
4719 | } | |
f658137c SN |
4720 | |
4721 | /** | |
4722 | * i40e_aq_rx_ctl_read_register - use FW to read from an Rx control register | |
4723 | * @hw: pointer to the hw struct | |
4724 | * @reg_addr: register address | |
4725 | * @reg_val: ptr to register value | |
4726 | * @cmd_details: pointer to command details structure or NULL | |
4727 | * | |
4728 | * Use the firmware to read the Rx control register, | |
4729 | * especially useful if the Rx unit is under heavy pressure | |
4730 | **/ | |
4731 | i40e_status i40e_aq_rx_ctl_read_register(struct i40e_hw *hw, | |
4732 | u32 reg_addr, u32 *reg_val, | |
4733 | struct i40e_asq_cmd_details *cmd_details) | |
4734 | { | |
4735 | struct i40e_aq_desc desc; | |
4736 | struct i40e_aqc_rx_ctl_reg_read_write *cmd_resp = | |
4737 | (struct i40e_aqc_rx_ctl_reg_read_write *)&desc.params.raw; | |
4738 | i40e_status status; | |
4739 | ||
4740 | if (!reg_val) | |
4741 | return I40E_ERR_PARAM; | |
4742 | ||
4743 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_rx_ctl_reg_read); | |
4744 | ||
4745 | cmd_resp->address = cpu_to_le32(reg_addr); | |
4746 | ||
4747 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
4748 | ||
4749 | if (status == 0) | |
4750 | *reg_val = le32_to_cpu(cmd_resp->value); | |
4751 | ||
4752 | return status; | |
4753 | } | |
4754 | ||
4755 | /** | |
4756 | * i40e_read_rx_ctl - read from an Rx control register | |
4757 | * @hw: pointer to the hw struct | |
4758 | * @reg_addr: register address | |
4759 | **/ | |
4760 | u32 i40e_read_rx_ctl(struct i40e_hw *hw, u32 reg_addr) | |
4761 | { | |
4762 | i40e_status status = 0; | |
4763 | bool use_register; | |
4764 | int retry = 5; | |
4765 | u32 val = 0; | |
4766 | ||
4767 | use_register = (hw->aq.api_maj_ver == 1) && (hw->aq.api_min_ver < 5); | |
4768 | if (!use_register) { | |
4769 | do_retry: | |
4770 | status = i40e_aq_rx_ctl_read_register(hw, reg_addr, &val, NULL); | |
4771 | if (hw->aq.asq_last_status == I40E_AQ_RC_EAGAIN && retry) { | |
4772 | usleep_range(1000, 2000); | |
4773 | retry--; | |
4774 | goto do_retry; | |
4775 | } | |
4776 | } | |
4777 | ||
4778 | /* if the AQ access failed, try the old-fashioned way */ | |
4779 | if (status || use_register) | |
4780 | val = rd32(hw, reg_addr); | |
4781 | ||
4782 | return val; | |
4783 | } | |
4784 | ||
4785 | /** | |
4786 | * i40e_aq_rx_ctl_write_register | |
4787 | * @hw: pointer to the hw struct | |
4788 | * @reg_addr: register address | |
4789 | * @reg_val: register value | |
4790 | * @cmd_details: pointer to command details structure or NULL | |
4791 | * | |
4792 | * Use the firmware to write to an Rx control register, | |
4793 | * especially useful if the Rx unit is under heavy pressure | |
4794 | **/ | |
4795 | i40e_status i40e_aq_rx_ctl_write_register(struct i40e_hw *hw, | |
4796 | u32 reg_addr, u32 reg_val, | |
4797 | struct i40e_asq_cmd_details *cmd_details) | |
4798 | { | |
4799 | struct i40e_aq_desc desc; | |
4800 | struct i40e_aqc_rx_ctl_reg_read_write *cmd = | |
4801 | (struct i40e_aqc_rx_ctl_reg_read_write *)&desc.params.raw; | |
4802 | i40e_status status; | |
4803 | ||
4804 | i40e_fill_default_direct_cmd_desc(&desc, i40e_aqc_opc_rx_ctl_reg_write); | |
4805 | ||
4806 | cmd->address = cpu_to_le32(reg_addr); | |
4807 | cmd->value = cpu_to_le32(reg_val); | |
4808 | ||
4809 | status = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details); | |
4810 | ||
4811 | return status; | |
4812 | } | |
4813 | ||
4814 | /** | |
4815 | * i40e_write_rx_ctl - write to an Rx control register | |
4816 | * @hw: pointer to the hw struct | |
4817 | * @reg_addr: register address | |
4818 | * @reg_val: register value | |
4819 | **/ | |
4820 | void i40e_write_rx_ctl(struct i40e_hw *hw, u32 reg_addr, u32 reg_val) | |
4821 | { | |
4822 | i40e_status status = 0; | |
4823 | bool use_register; | |
4824 | int retry = 5; | |
4825 | ||
4826 | use_register = (hw->aq.api_maj_ver == 1) && (hw->aq.api_min_ver < 5); | |
4827 | if (!use_register) { | |
4828 | do_retry: | |
4829 | status = i40e_aq_rx_ctl_write_register(hw, reg_addr, | |
4830 | reg_val, NULL); | |
4831 | if (hw->aq.asq_last_status == I40E_AQ_RC_EAGAIN && retry) { | |
4832 | usleep_range(1000, 2000); | |
4833 | retry--; | |
4834 | goto do_retry; | |
4835 | } | |
4836 | } | |
4837 | ||
4838 | /* if the AQ access failed, try the old-fashioned way */ | |
4839 | if (status || use_register) | |
4840 | wr32(hw, reg_addr, reg_val); | |
4841 | } |