projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'v4l_for_linus' into patchwork
[deliverable/linux.git] / drivers / net / ethernet / intel / igb / e1000_regs.h
CommitLineData
9d5c8243
AK		 1/*******************************************************************************
2
3 Intel(R) Gigabit Ethernet Linux driver
4b9ea462 4 Copyright(c) 2007-2013 Intel Corporation.
9d5c8243
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#ifndef _E1000_REGS_H_
29#define _E1000_REGS_H_
30
31#define E1000_CTRL 0x00000 /* Device Control - RW */
32#define E1000_STATUS 0x00008 /* Device Status - RO */
33#define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
34#define E1000_EERD 0x00014 /* EEPROM Read - RW */
35#define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
36#define E1000_MDIC 0x00020 /* MDI Control - RW */
bb2ac47b 37#define E1000_MDICNFG 0x00E04 /* MDI Config - RW */
9d5c8243
AK		 38#define E1000_SCTL 0x00024 /* SerDes Control - RW */
39#define E1000_FCAL 0x00028 /* Flow Control Address Low - RW */
40#define E1000_FCAH 0x0002C /* Flow Control Address High -RW */
41#define E1000_FCT 0x00030 /* Flow Control Type - RW */
42#define E1000_CONNSW 0x00034 /* Copper/Fiber switch control - RW */
43#define E1000_VET 0x00038 /* VLAN Ether Type - RW */
44#define E1000_ICR 0x000C0 /* Interrupt Cause Read - R/clr */
45#define E1000_ITR 0x000C4 /* Interrupt Throttling Rate - RW */
46#define E1000_ICS 0x000C8 /* Interrupt Cause Set - WO */
47#define E1000_IMS 0x000D0 /* Interrupt Mask Set - RW */
48#define E1000_IMC 0x000D8 /* Interrupt Mask Clear - WO */
49#define E1000_IAM 0x000E0 /* Interrupt Acknowledge Auto Mask */
50#define E1000_RCTL 0x00100 /* RX Control - RW */
51#define E1000_FCTTV 0x00170 /* Flow Control Transmit Timer Value - RW */
52#define E1000_TXCW 0x00178 /* TX Configuration Word - RW */
53#define E1000_EICR 0x01580 /* Ext. Interrupt Cause Read - R/clr */
54#define E1000_EITR(_n) (0x01680 + (0x4 * (_n)))
55#define E1000_EICS 0x01520 /* Ext. Interrupt Cause Set - W0 */
56#define E1000_EIMS 0x01524 /* Ext. Interrupt Mask Set/Read - RW */
57#define E1000_EIMC 0x01528 /* Ext. Interrupt Mask Clear - WO */
58#define E1000_EIAC 0x0152C /* Ext. Interrupt Auto Clear - RW */
59#define E1000_EIAM 0x01530 /* Ext. Interrupt Ack Auto Clear Mask - RW */
2d064c06
AD		 60#define E1000_GPIE 0x01514 /* General Purpose Interrupt Enable - RW */
61#define E1000_IVAR0 0x01700 /* Interrupt Vector Allocation (array) - RW */
62#define E1000_IVAR_MISC 0x01740 /* IVAR for "other" causes - RW */
9d5c8243
AK		 63#define E1000_TCTL 0x00400 /* TX Control - RW */
64#define E1000_TCTL_EXT 0x00404 /* Extended TX Control - RW */
65#define E1000_TIPG 0x00410 /* TX Inter-packet gap -RW */
66#define E1000_AIT 0x00458 /* Adaptive Interframe Spacing Throttle - RW */
67#define E1000_LEDCTL 0x00E00 /* LED Control - RW */
ceb5f13b 68#define E1000_LEDMUX 0x08130 /* LED MUX Control */
9d5c8243
AK		 69#define E1000_PBA 0x01000 /* Packet Buffer Allocation - RW */
70#define E1000_PBS 0x01008 /* Packet Buffer Size */
71#define E1000_EEMNGCTL 0x01010 /* MNG EEprom Control */
72#define E1000_EEWR 0x0102C /* EEPROM Write Register - RW */
73#define E1000_I2CCMD 0x01028 /* SFPI2C Command Register - RW */
74#define E1000_FRTIMER 0x01048 /* Free Running Timer - RW */
75#define E1000_TCPTIMER 0x0104C /* TCP Timer - RW */
76#define E1000_FCRTL 0x02160 /* Flow Control Receive Threshold Low - RW */
77#define E1000_FCRTH 0x02168 /* Flow Control Receive Threshold High - RW */
9d5c8243 78#define E1000_FCRTV 0x02460 /* Flow Control Refresh Timer Value - RW */
441fc6fd
CW		 79#define E1000_I2CPARAMS 0x0102C /* SFPI2C Parameters Register - RW */
80#define E1000_I2CBB_EN 0x00000100 /* I2C - Bit Bang Enable */
81#define E1000_I2C_CLK_OUT 0x00000200 /* I2C- Clock */
82#define E1000_I2C_DATA_OUT 0x00000400 /* I2C- Data Out */
83#define E1000_I2C_DATA_OE_N 0x00000800 /* I2C- Data Output Enable */
84#define E1000_I2C_DATA_IN 0x00001000 /* I2C- Data In */
85#define E1000_I2C_CLK_OE_N 0x00002000 /* I2C- Clock Output Enable */
86#define E1000_I2C_CLK_IN 0x00004000 /* I2C- Clock In */
ceb5f13b
CW		 87#define E1000_MPHY_ADDR_CTRL 0x0024 /* GbE MPHY Address Control */
88#define E1000_MPHY_DATA 0x0E10 /* GBE MPHY Data */
89#define E1000_MPHY_STAT 0x0E0C /* GBE MPHY Statistics */
38c845c7
PO		 90
91/* IEEE 1588 TIMESYNCH */
c5b9bd5e
AD		 92#define E1000_TSYNCRXCTL 0x0B620 /* Rx Time Sync Control register - RW */
93#define E1000_TSYNCTXCTL 0x0B614 /* Tx Time Sync Control register - RW */
94#define E1000_TSYNCRXCFG 0x05F50 /* Time Sync Rx Configuration - RW */
95#define E1000_RXSTMPL 0x0B624 /* Rx timestamp Low - RO */
96#define E1000_RXSTMPH 0x0B628 /* Rx timestamp High - RO */
97#define E1000_RXSATRL 0x0B62C /* Rx timestamp attribute low - RO */
98#define E1000_RXSATRH 0x0B630 /* Rx timestamp attribute high - RO */
99#define E1000_TXSTMPL 0x0B618 /* Tx timestamp value Low - RO */
100#define E1000_TXSTMPH 0x0B61C /* Tx timestamp value High - RO */
101#define E1000_SYSTIML 0x0B600 /* System time register Low - RO */
102#define E1000_SYSTIMH 0x0B604 /* System time register High - RO */
103#define E1000_TIMINCA 0x0B608 /* Increment attributes register - RW */
55cac248
AD		 104#define E1000_TSAUXC 0x0B640 /* Timesync Auxiliary Control register */
105#define E1000_SYSTIMR 0x0B6F8 /* System time register Residue */
1f6e8178
MV		 106#define E1000_TSICR 0x0B66C /* Interrupt Cause Register */
107#define E1000_TSIM 0x0B674 /* Interrupt Mask Register */
38c845c7 108
33af6bcc
PO		 109/* Filtering Registers */
110#define E1000_SAQF(_n) (0x5980 + 4 * (_n))
111#define E1000_DAQF(_n) (0x59A0 + 4 * (_n))
112#define E1000_SPQF(_n) (0x59C0 + 4 * (_n))
113#define E1000_FTQF(_n) (0x59E0 + 4 * (_n))
114#define E1000_SAQF0 E1000_SAQF(0)
115#define E1000_DAQF0 E1000_DAQF(0)
116#define E1000_SPQF0 E1000_SPQF(0)
117#define E1000_FTQF0 E1000_FTQF(0)
118#define E1000_SYNQF(_n) (0x055FC + (4 * (_n))) /* SYN Packet Queue Fltr */
119#define E1000_ETQF(_n) (0x05CB0 + (4 * (_n))) /* EType Queue Fltr */
120
3c514ce2 121#define E1000_RQDPC(_n) (0x0C030 + ((_n) * 0x40))
d249be54 122
831ec0b4 123/* DMA Coalescing registers */
b980ac18
JK		 124#define E1000_DMACR 0x02508 /* Control Register */
125#define E1000_DMCTXTH 0x03550 /* Transmit Threshold */
126#define E1000_DMCTLX 0x02514 /* Time to Lx Request */
127#define E1000_DMCRTRH 0x05DD0 /* Receive Packet Rate Threshold */
128#define E1000_DMCCNT 0x05DD4 /* Current Rx Count */
129#define E1000_FCRTC 0x02170 /* Flow Control Rx high watermark */
130#define E1000_PCIEMISC 0x05BB8 /* PCIE misc config register */
831ec0b4 131
17dc566c 132/* TX Rate Limit Registers */
b980ac18
JK		 133#define E1000_RTTDQSEL 0x3604 /* Tx Desc Plane Queue Select - WO */
134#define E1000_RTTBCNRM 0x3690 /* Tx BCN Rate-scheduler MMW */
135#define E1000_RTTBCNRC 0x36B0 /* Tx BCN Rate-Scheduler Config - WO */
17dc566c 136
9d5c8243 137/* Split and Replication RX Control - RW */
b980ac18 138#define E1000_RXPBS 0x02404 /* Rx Packet Buffer Size - RW */
aca5dae8
CW		 139
140/* Thermal sensor configuration and status registers */
141#define E1000_THMJT 0x08100 /* Junction Temperature */
142#define E1000_THLOWTC 0x08104 /* Low Threshold Control */
143#define E1000_THMIDTC 0x08108 /* Mid Threshold Control */
144#define E1000_THHIGHTC 0x0810C /* High Threshold Control */
145#define E1000_THSTAT 0x08110 /* Thermal Sensor Status */
146
b980ac18 147/* Convenience macros
9d5c8243
AK		 148 *
149 * Note: "_n" is the queue number of the register to be written to.
150 *
151 * Example usage:
152 * E1000_RDBAL_REG(current_rx_queue)
153 */
154#define E1000_RDBAL(_n) ((_n) < 4 ? (0x02800 + ((_n) * 0x100)) \
155 : (0x0C000 + ((_n) * 0x40)))
156#define E1000_RDBAH(_n) ((_n) < 4 ? (0x02804 + ((_n) * 0x100)) \
157 : (0x0C004 + ((_n) * 0x40)))
158#define E1000_RDLEN(_n) ((_n) < 4 ? (0x02808 + ((_n) * 0x100)) \
159 : (0x0C008 + ((_n) * 0x40)))
160#define E1000_SRRCTL(_n) ((_n) < 4 ? (0x0280C + ((_n) * 0x100)) \
161 : (0x0C00C + ((_n) * 0x40)))
162#define E1000_RDH(_n) ((_n) < 4 ? (0x02810 + ((_n) * 0x100)) \
163 : (0x0C010 + ((_n) * 0x40)))
164#define E1000_RDT(_n) ((_n) < 4 ? (0x02818 + ((_n) * 0x100)) \
165 : (0x0C018 + ((_n) * 0x40)))
166#define E1000_RXDCTL(_n) ((_n) < 4 ? (0x02828 + ((_n) * 0x100)) \
167 : (0x0C028 + ((_n) * 0x40)))
168#define E1000_TDBAL(_n) ((_n) < 4 ? (0x03800 + ((_n) * 0x100)) \
169 : (0x0E000 + ((_n) * 0x40)))
170#define E1000_TDBAH(_n) ((_n) < 4 ? (0x03804 + ((_n) * 0x100)) \
171 : (0x0E004 + ((_n) * 0x40)))
172#define E1000_TDLEN(_n) ((_n) < 4 ? (0x03808 + ((_n) * 0x100)) \
173 : (0x0E008 + ((_n) * 0x40)))
174#define E1000_TDH(_n) ((_n) < 4 ? (0x03810 + ((_n) * 0x100)) \
175 : (0x0E010 + ((_n) * 0x40)))
176#define E1000_TDT(_n) ((_n) < 4 ? (0x03818 + ((_n) * 0x100)) \
177 : (0x0E018 + ((_n) * 0x40)))
178#define E1000_TXDCTL(_n) ((_n) < 4 ? (0x03828 + ((_n) * 0x100)) \
179 : (0x0E028 + ((_n) * 0x40)))
a2d6a1d5
AD		 180#define E1000_RXCTL(_n) ((_n) < 4 ? (0x02814 + ((_n) * 0x100)) : \
181 (0x0C014 + ((_n) * 0x40)))
182#define E1000_DCA_RXCTRL(_n) E1000_RXCTL(_n)
183#define E1000_TXCTL(_n) ((_n) < 4 ? (0x03814 + ((_n) * 0x100)) : \
184 (0x0E014 + ((_n) * 0x40)))
185#define E1000_DCA_TXCTRL(_n) E1000_TXCTL(_n)
9d5c8243
AK		 186#define E1000_TDWBAL(_n) ((_n) < 4 ? (0x03838 + ((_n) * 0x100)) \
187 : (0x0E038 + ((_n) * 0x40)))
188#define E1000_TDWBAH(_n) ((_n) < 4 ? (0x0383C + ((_n) * 0x100)) \
189 : (0x0E03C + ((_n) * 0x40)))
190#define E1000_TDFH 0x03410 /* TX Data FIFO Head - RW */
191#define E1000_TDFT 0x03418 /* TX Data FIFO Tail - RW */
192#define E1000_TDFHS 0x03420 /* TX Data FIFO Head Saved - RW */
193#define E1000_TDFPC 0x03430 /* TX Data FIFO Packet Count - RW */
194#define E1000_DTXCTL 0x03590 /* DMA TX Control - RW */
195#define E1000_CRCERRS 0x04000 /* CRC Error Count - R/clr */
196#define E1000_ALGNERRC 0x04004 /* Alignment Error Count - R/clr */
197#define E1000_SYMERRS 0x04008 /* Symbol Error Count - R/clr */
198#define E1000_RXERRC 0x0400C /* Receive Error Count - R/clr */
199#define E1000_MPC 0x04010 /* Missed Packet Count - R/clr */
200#define E1000_SCC 0x04014 /* Single Collision Count - R/clr */
201#define E1000_ECOL 0x04018 /* Excessive Collision Count - R/clr */
202#define E1000_MCC 0x0401C /* Multiple Collision Count - R/clr */
203#define E1000_LATECOL 0x04020 /* Late Collision Count - R/clr */
204#define E1000_COLC 0x04028 /* Collision Count - R/clr */
205#define E1000_DC 0x04030 /* Defer Count - R/clr */
206#define E1000_TNCRS 0x04034 /* TX-No CRS - R/clr */
207#define E1000_SEC 0x04038 /* Sequence Error Count - R/clr */
208#define E1000_CEXTERR 0x0403C /* Carrier Extension Error Count - R/clr */
209#define E1000_RLEC 0x04040 /* Receive Length Error Count - R/clr */
210#define E1000_XONRXC 0x04048 /* XON RX Count - R/clr */
211#define E1000_XONTXC 0x0404C /* XON TX Count - R/clr */
212#define E1000_XOFFRXC 0x04050 /* XOFF RX Count - R/clr */
213#define E1000_XOFFTXC 0x04054 /* XOFF TX Count - R/clr */
214#define E1000_FCRUC 0x04058 /* Flow Control RX Unsupported Count- R/clr */
215#define E1000_PRC64 0x0405C /* Packets RX (64 bytes) - R/clr */
216#define E1000_PRC127 0x04060 /* Packets RX (65-127 bytes) - R/clr */
217#define E1000_PRC255 0x04064 /* Packets RX (128-255 bytes) - R/clr */
218#define E1000_PRC511 0x04068 /* Packets RX (255-511 bytes) - R/clr */
219#define E1000_PRC1023 0x0406C /* Packets RX (512-1023 bytes) - R/clr */
220#define E1000_PRC1522 0x04070 /* Packets RX (1024-1522 bytes) - R/clr */
221#define E1000_GPRC 0x04074 /* Good Packets RX Count - R/clr */
222#define E1000_BPRC 0x04078 /* Broadcast Packets RX Count - R/clr */
223#define E1000_MPRC 0x0407C /* Multicast Packets RX Count - R/clr */
224#define E1000_GPTC 0x04080 /* Good Packets TX Count - R/clr */
225#define E1000_GORCL 0x04088 /* Good Octets RX Count Low - R/clr */
226#define E1000_GORCH 0x0408C /* Good Octets RX Count High - R/clr */
227#define E1000_GOTCL 0x04090 /* Good Octets TX Count Low - R/clr */
228#define E1000_GOTCH 0x04094 /* Good Octets TX Count High - R/clr */
229#define E1000_RNBC 0x040A0 /* RX No Buffers Count - R/clr */
230#define E1000_RUC 0x040A4 /* RX Undersize Count - R/clr */
231#define E1000_RFC 0x040A8 /* RX Fragment Count - R/clr */
232#define E1000_ROC 0x040AC /* RX Oversize Count - R/clr */
233#define E1000_RJC 0x040B0 /* RX Jabber Count - R/clr */
234#define E1000_MGTPRC 0x040B4 /* Management Packets RX Count - R/clr */
235#define E1000_MGTPDC 0x040B8 /* Management Packets Dropped Count - R/clr */
236#define E1000_MGTPTC 0x040BC /* Management Packets TX Count - R/clr */
237#define E1000_TORL 0x040C0 /* Total Octets RX Low - R/clr */
238#define E1000_TORH 0x040C4 /* Total Octets RX High - R/clr */
239#define E1000_TOTL 0x040C8 /* Total Octets TX Low - R/clr */
240#define E1000_TOTH 0x040CC /* Total Octets TX High - R/clr */
241#define E1000_TPR 0x040D0 /* Total Packets RX - R/clr */
242#define E1000_TPT 0x040D4 /* Total Packets TX - R/clr */
243#define E1000_PTC64 0x040D8 /* Packets TX (64 bytes) - R/clr */
244#define E1000_PTC127 0x040DC /* Packets TX (65-127 bytes) - R/clr */
245#define E1000_PTC255 0x040E0 /* Packets TX (128-255 bytes) - R/clr */
246#define E1000_PTC511 0x040E4 /* Packets TX (256-511 bytes) - R/clr */
247#define E1000_PTC1023 0x040E8 /* Packets TX (512-1023 bytes) - R/clr */
248#define E1000_PTC1522 0x040EC /* Packets TX (1024-1522 Bytes) - R/clr */
249#define E1000_MPTC 0x040F0 /* Multicast Packets TX Count - R/clr */
250#define E1000_BPTC 0x040F4 /* Broadcast Packets TX Count - R/clr */
251#define E1000_TSCTC 0x040F8 /* TCP Segmentation Context TX - R/clr */
252#define E1000_TSCTFC 0x040FC /* TCP Segmentation Context TX Fail - R/clr */
253#define E1000_IAC 0x04100 /* Interrupt Assertion Count */
254/* Interrupt Cause Rx Packet Timer Expire Count */
255#define E1000_ICRXPTC 0x04104
256/* Interrupt Cause Rx Absolute Timer Expire Count */
257#define E1000_ICRXATC 0x04108
258/* Interrupt Cause Tx Packet Timer Expire Count */
259#define E1000_ICTXPTC 0x0410C
260/* Interrupt Cause Tx Absolute Timer Expire Count */
261#define E1000_ICTXATC 0x04110
262/* Interrupt Cause Tx Queue Empty Count */
263#define E1000_ICTXQEC 0x04118
264/* Interrupt Cause Tx Queue Minimum Threshold Count */
265#define E1000_ICTXQMTC 0x0411C
266/* Interrupt Cause Rx Descriptor Minimum Threshold Count */
267#define E1000_ICRXDMTC 0x04120
268#define E1000_ICRXOC 0x04124 /* Interrupt Cause Receiver Overrun Count */
269#define E1000_PCS_CFG0 0x04200 /* PCS Configuration 0 - RW */
270#define E1000_PCS_LCTL 0x04208 /* PCS Link Control - RW */
271#define E1000_PCS_LSTAT 0x0420C /* PCS Link Status - RO */
272#define E1000_CBTMPC 0x0402C /* Circuit Breaker TX Packet Count */
273#define E1000_HTDPMC 0x0403C /* Host Transmit Discarded Packets */
274#define E1000_CBRMPC 0x040FC /* Circuit Breaker RX Packet Count */
275#define E1000_RPTHC 0x04104 /* Rx Packets To Host */
276#define E1000_HGPTC 0x04118 /* Host Good Packets TX Count */
277#define E1000_HTCBDPC 0x04124 /* Host TX Circuit Breaker Dropped Count */
278#define E1000_HGORCL 0x04128 /* Host Good Octets Received Count Low */
279#define E1000_HGORCH 0x0412C /* Host Good Octets Received Count High */
280#define E1000_HGOTCL 0x04130 /* Host Good Octets Transmit Count Low */
281#define E1000_HGOTCH 0x04134 /* Host Good Octets Transmit Count High */
282#define E1000_LENERRS 0x04138 /* Length Errors Count */
283#define E1000_SCVPC 0x04228 /* SerDes/SGMII Code Violation Pkt Count */
284#define E1000_PCS_ANADV 0x04218 /* AN advertisement - RW */
285#define E1000_PCS_LPAB 0x0421C /* Link Partner Ability - RW */
286#define E1000_PCS_NPTX 0x04220 /* AN Next Page Transmit - RW */
287#define E1000_PCS_LPABNP 0x04224 /* Link Partner Ability Next Page - RW */
288#define E1000_RXCSUM 0x05000 /* RX Checksum Control - RW */
289#define E1000_RLPML 0x05004 /* RX Long Packet Max Length */
290#define E1000_RFCTL 0x05008 /* Receive Filter Control*/
291#define E1000_MTA 0x05200 /* Multicast Table Array - RW Array */
292#define E1000_RA 0x05400 /* Receive Address - RW Array */
b980ac18 293#define E1000_RA2 0x054E0 /* 2nd half of Rx address array - RW Array */
83ab50a5 294#define E1000_PSRTYPE(_i) (0x05480 + ((_i) * 4))
5e8427e5
AD		 295#define E1000_RAL(_i) (((_i) <= 15) ? (0x05400 + ((_i) * 8)) : \
296 (0x054E0 + ((_i - 16) * 8)))
297#define E1000_RAH(_i) (((_i) <= 15) ? (0x05404 + ((_i) * 8)) : \
298 (0x054E4 + ((_i - 16) * 8)))
83ab50a5
AD		 299#define E1000_IP4AT_REG(_i) (0x05840 + ((_i) * 8))
300#define E1000_IP6AT_REG(_i) (0x05880 + ((_i) * 4))
301#define E1000_WUPM_REG(_i) (0x05A00 + ((_i) * 4))
302#define E1000_FFMT_REG(_i) (0x09000 + ((_i) * 8))
303#define E1000_FFVT_REG(_i) (0x09800 + ((_i) * 8))
304#define E1000_FFLT_REG(_i) (0x05F00 + ((_i) * 8))
9d5c8243 305#define E1000_VFTA 0x05600 /* VLAN Filter Table Array - RW Array */
e1739522 306#define E1000_VT_CTL 0x0581C /* VMDq Control - RW */
9d5c8243
AK		 307#define E1000_WUC 0x05800 /* Wakeup Control - RW */
308#define E1000_WUFC 0x05808 /* Wakeup Filter Control - RW */
309#define E1000_WUS 0x05810 /* Wakeup Status - RO */
310#define E1000_MANC 0x05820 /* Management Control - RW */
311#define E1000_IPAV 0x05838 /* IP Address Valid - RW */
312#define E1000_WUPL 0x05900 /* Wakeup Packet Length - RW */
9d5c8243 313
9d5c8243
AK		 314#define E1000_SW_FW_SYNC 0x05B5C /* Software-Firmware Synchronization - RW */
315#define E1000_CCMCTL 0x05B48 /* CCM Control Register */
316#define E1000_GIOCTL 0x05B44 /* GIO Analog Control Register */
317#define E1000_SCCTL 0x05B4C /* PCIc PLL Configuration Register */
009bc06e 318#define E1000_GCR 0x05B00 /* PCI-Ex Control */
9d5c8243
AK		 319#define E1000_FACTPS 0x05B30 /* Function Active and Power State to MNG */
320#define E1000_SWSM 0x05B50 /* SW Semaphore */
321#define E1000_FWSM 0x05B54 /* FW Semaphore */
fe4506b6 322#define E1000_DCA_CTRL 0x05B74 /* DCA Control - RW */
9d5c8243
AK		 323
324/* RSS registers */
325#define E1000_MRQC 0x05818 /* Multiple Receive Control - RW */
326#define E1000_IMIR(_i) (0x05A80 + ((_i) * 4)) /* Immediate Interrupt */
327#define E1000_IMIREXT(_i) (0x05AA0 + ((_i) * 4)) /* Immediate Interrupt Ext*/
328#define E1000_IMIRVP 0x05AC0 /* Immediate Interrupt RX VLAN Priority - RW */
329/* MSI-X Allocation Register (_i) - RW */
330#define E1000_MSIXBM(_i) (0x01600 + ((_i) * 4))
9d5c8243
AK		 331/* Redirection Table - RW Array */
332#define E1000_RETA(_i) (0x05C00 + ((_i) * 4))
333#define E1000_RSSRK(_i) (0x05C80 + ((_i) * 4)) /* RSS Random Key - RW Array */
334
e1739522 335/* VT Registers */
4ae196df
AD		 336#define E1000_MBVFICR 0x00C80 /* Mailbox VF Cause - RWC */
337#define E1000_MBVFIMR 0x00C84 /* Mailbox VF int Mask - RW */
338#define E1000_VFLRE 0x00C88 /* VF Register Events - RWC */
339#define E1000_VFRE 0x00C8C /* VF Receive Enables */
340#define E1000_VFTE 0x00C90 /* VF Transmit Enables */
e1739522 341#define E1000_QDE 0x02408 /* Queue Drop Enable - RW */
4ae196df 342#define E1000_DTXSWC 0x03500 /* DMA Tx Switch Control - RW */
13800469 343#define E1000_WVBR 0x03554 /* VM Wrong Behavior - RWS */
4ae196df 344#define E1000_RPLOLR 0x05AF0 /* Replication Offload - RW */
68d480c4 345#define E1000_UTA 0x0A000 /* Unicast Table Array - RW */
4ae196df 346#define E1000_IOVTCL 0x05BBC /* IOV Control Register */
ca2e3e7e 347#define E1000_TXSWC 0x05ACC /* Tx Switch Control */
e1739522 348/* These act per VF so an array friendly macro is used */
4ae196df
AD		 349#define E1000_P2VMAILBOX(_n) (0x00C00 + (4 * (_n)))
350#define E1000_VMBMEM(_n) (0x00800 + (64 * (_n)))
e1739522 351#define E1000_VMOLR(_n) (0x05AD0 + (4 * (_n)))
4ae196df
AD		 352#define E1000_VLVF(_n) (0x05D00 + (4 * (_n))) /* VLAN Virtual Machine
353 * Filter - RW */
8151d294 354#define E1000_VMVIR(_n) (0x03700 + (4 * (_n)))
e1739522 355
9d5c8243
AK		 356#define wr32(reg, value) (writel(value, hw->hw_addr + reg))
357#define rd32(reg) (readl(hw->hw_addr + reg))
358#define wrfl() ((void)rd32(E1000_STATUS))
359
360#define array_wr32(reg, offset, value) \
361 (writel(value, hw->hw_addr + reg + ((offset) << 2)))
362#define array_rd32(reg, offset) \
363 (readl(hw->hw_addr + reg + ((offset) << 2)))
364
55cac248 365/* DMA Coalescing registers */
b980ac18 366#define E1000_PCIEMISC 0x05BB8 /* PCIE misc config register */
0a915b95 367
09b068d4 368/* Energy Efficient Ethernet "EEE" register */
b980ac18
JK		 369#define E1000_IPCNFG 0x0E38 /* Internal PHY Configuration */
370#define E1000_EEER 0x0E30 /* Energy Efficient Ethernet */
371#define E1000_EEE_SU 0X0E34 /* EEE Setup */
87371b9d
MV		 372#define E1000_EMIADD 0x10 /* Extended Memory Indirect Address */
373#define E1000_EMIDATA 0x11 /* Extended Memory Indirect Data */
374#define E1000_MMDAC 13 /* MMD Access Control */
375#define E1000_MMDAAD 14 /* MMD Access Address/Data */
09b068d4 376
7ef5ed1c 377/* Thermal Sensor Register */
b980ac18 378#define E1000_THSTAT 0x08110 /* Thermal Sensor Status */
7ef5ed1c 379
0a915b95 380/* OS2BMC Registers */
b980ac18
JK		 381#define E1000_B2OSPC 0x08FE0 /* BMC2OS packets sent by BMC */
382#define E1000_B2OGPRC 0x04158 /* BMC2OS packets received by host */
383#define E1000_O2BGPTC 0x08FE4 /* OS2BMC packets received by BMC */
384#define E1000_O2BSPC 0x0415C /* OS2BMC packets transmitted by host */
0a915b95 385
f96a8a0b
CW		 386#define E1000_SRWR 0x12018 /* Shadow Ram Write Register - RW */
387#define E1000_I210_FLMNGCTL 0x12038
388#define E1000_I210_FLMNGDATA 0x1203C
389#define E1000_I210_FLMNGCNT 0x12040
390
391#define E1000_I210_FLSWCTL 0x12048
392#define E1000_I210_FLSWDATA 0x1204C
393#define E1000_I210_FLSWCNT 0x12050
394
395#define E1000_I210_FLA 0x1201C
396
397#define E1000_INVM_DATA_REG(_n) (0x12120 + 4*(_n))
398#define E1000_INVM_SIZE 64 /* Number of INVM Data Registers */
399
9d5c8243 400#endif
Linux kernel - Deliverables
This page took 0.621625 seconds and 5 git commands to generate.