projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: Add function for testing status bits in Rx descriptor
[deliverable/linux.git] / drivers / net / ethernet / intel / ixgbe / ixgbe.h
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
94971820 4 Copyright(c) 1999 - 2012 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#ifndef _IXGBE_H_
29#define _IXGBE_H_
30
f62bbb5e 31#include <linux/bitops.h>
9a799d71
AK		 32#include <linux/types.h>
33#include <linux/pci.h>
34#include <linux/netdevice.h>
b25ebfd2 35#include <linux/cpumask.h>
6fabd715 36#include <linux/aer.h>
f62bbb5e 37#include <linux/if_vlan.h>
9a799d71
AK		 38
39#include "ixgbe_type.h"
40#include "ixgbe_common.h"
2f90b865 41#include "ixgbe_dcb.h"
eacd73f7
YZ		 42#if defined(CONFIG_FCOE) || defined(CONFIG_FCOE_MODULE)
43#define IXGBE_FCOE
44#include "ixgbe_fcoe.h"
45#endif /* CONFIG_FCOE or CONFIG_FCOE_MODULE */
5dd2d332 46#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 47#include <linux/dca.h>
48#endif
9a799d71 49
849c4542
ET		 50/* common prefix used by pr_<> macros */
51#undef pr_fmt
52#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
9a799d71
AK		 53
54/* TX/RX descriptor defines */
6bacb300 55#define IXGBE_DEFAULT_TXD 512
59224555 56#define IXGBE_DEFAULT_TX_WORK 256
9a799d71
AK		 57#define IXGBE_MAX_TXD 4096
58#define IXGBE_MIN_TXD 64
59
6bacb300 60#define IXGBE_DEFAULT_RXD 512
9a799d71
AK		 61#define IXGBE_MAX_RXD 4096
62#define IXGBE_MIN_RXD 64
63
9a799d71 64/* flow control */
2b9ade93 65#define IXGBE_MIN_FCRTL 0x40
9a799d71 66#define IXGBE_MAX_FCRTL 0x7FF80
2b9ade93 67#define IXGBE_MIN_FCRTH 0x600
9a799d71 68#define IXGBE_MAX_FCRTH 0x7FFF0
2b9ade93 69#define IXGBE_DEFAULT_FCPAUSE 0xFFFF
9a799d71
AK		 70#define IXGBE_MIN_FCPAUSE 0
71#define IXGBE_MAX_FCPAUSE 0xFFFF
72
73/* Supported Rx Buffer Sizes */
13958070 74#define IXGBE_RXBUFFER_512 512 /* Used for packet split */
919e78a6
AD		 75#define IXGBE_RXBUFFER_2K 2048
76#define IXGBE_RXBUFFER_3K 3072
77#define IXGBE_RXBUFFER_4K 4096
78#define IXGBE_RXBUFFER_7K 7168
79#define IXGBE_RXBUFFER_8K 8192
80#define IXGBE_RXBUFFER_15K 15360
81#define IXGBE_MAX_RXBUFFER 16384 /* largest size for a single descriptor */
9a799d71 82
13958070
AD		 83/*
84 * NOTE: netdev_alloc_skb reserves up to 64 bytes, NET_IP_ALIGN mans we
85 * reserve 2 more, and skb_shared_info adds an additional 384 bytes more,
86 * this adds up to 512 bytes of extra data meaning the smallest allocation
87 * we could have is 1K.
88 * i.e. RXBUFFER_512 --> size-1024 slab
89 */
90#define IXGBE_RX_HDR_SIZE IXGBE_RXBUFFER_512
9a799d71
AK		 91
92#define MAXIMUM_ETHERNET_VLAN_SIZE (ETH_FRAME_LEN + ETH_FCS_LEN + VLAN_HLEN)
93
9a799d71
AK		 94/* How many Rx Buffers do we bundle into one write to the hardware ? */
95#define IXGBE_RX_BUFFER_WRITE 16 /* Must be power of 2 */
96
97#define IXGBE_TX_FLAGS_CSUM (u32)(1)
66f32a8b
AD		 98#define IXGBE_TX_FLAGS_HW_VLAN (u32)(1 << 1)
99#define IXGBE_TX_FLAGS_SW_VLAN (u32)(1 << 2)
100#define IXGBE_TX_FLAGS_TSO (u32)(1 << 3)
101#define IXGBE_TX_FLAGS_IPV4 (u32)(1 << 4)
102#define IXGBE_TX_FLAGS_FCOE (u32)(1 << 5)
103#define IXGBE_TX_FLAGS_FSO (u32)(1 << 6)
7f9643fd
AD		 104#define IXGBE_TX_FLAGS_TXSW (u32)(1 << 7)
105#define IXGBE_TX_FLAGS_MAPPED_AS_PAGE (u32)(1 << 8)
9a799d71 106#define IXGBE_TX_FLAGS_VLAN_MASK 0xffff0000
66f32a8b
AD		 107#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK 0xe0000000
108#define IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT 29
9a799d71
AK		 109#define IXGBE_TX_FLAGS_VLAN_SHIFT 16
110
0a924578
PWJ		 111#define IXGBE_MAX_RSC_INT_RATE 162760
112
7f870475
GR		 113#define IXGBE_MAX_VF_MC_ENTRIES 30
114#define IXGBE_MAX_VF_FUNCTIONS 64
115#define IXGBE_MAX_VFTA_ENTRIES 128
116#define MAX_EMULATION_MAC_ADDRS 16
a1cbb15c 117#define IXGBE_MAX_PF_MACVLANS 15
7f870475 118#define VMDQ_P(p) ((p) + adapter->num_vfs)
83c61fa9
GR		 119#define IXGBE_82599_VF_DEVICE_ID 0x10ED
120#define IXGBE_X540_VF_DEVICE_ID 0x1515
7f870475
GR		 121
122struct vf_data_storage {
123 unsigned char vf_mac_addresses[ETH_ALEN];
124 u16 vf_mc_hashes[IXGBE_MAX_VF_MC_ENTRIES];
125 u16 num_vf_mc_hashes;
126 u16 default_vf_vlan_id;
127 u16 vlans_enabled;
7f870475 128 bool clear_to_send;
7f01648a 129 bool pf_set_mac;
7f01648a
GR		 130 u16 pf_vlan; /* When set, guest VLAN config not allowed. */
131 u16 pf_qos;
ff4ab206 132 u16 tx_rate;
de4c7f65
GR		 133 u16 vlan_count;
134 u8 spoofchk_enabled;
c6bda30a 135 struct pci_dev *vfdev;
7f870475
GR		 136};
137
a1cbb15c
GR		 138struct vf_macvlans {
139 struct list_head l;
140 int vf;
141 int rar_entry;
142 bool free;
143 bool is_macvlan;
144 u8 vf_macvlan[ETH_ALEN];
145};
146
a535c30e
AD		 147#define IXGBE_MAX_TXD_PWR 14
148#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
149
150/* Tx Descriptors needed, worst case */
151#define TXD_USE_COUNT(S) DIV_ROUND_UP((S), IXGBE_MAX_DATA_PER_TXD)
152#define DESC_NEEDED ((MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE)) + 4)
153
9a799d71
AK		 154/* wrapper around a pointer to a socket buffer,
155 * so a DMA handle can be stored along with the buffer */
156struct ixgbe_tx_buffer {
d3d00239 157 union ixgbe_adv_tx_desc *next_to_watch;
9a799d71 158 unsigned long time_stamp;
d3d00239
AD		 159 dma_addr_t dma;
160 u32 length;
161 u32 tx_flags;
162 struct sk_buff *skb;
163 u32 bytecount;
8ad494b0 164 u16 gso_segs;
9a799d71
AK		 165};
166
167struct ixgbe_rx_buffer {
168 struct sk_buff *skb;
169 dma_addr_t dma;
170 struct page *page;
171 dma_addr_t page_dma;
762f4c57 172 unsigned int page_offset;
9a799d71
AK		 173};
174
175struct ixgbe_queue_stats {
176 u64 packets;
177 u64 bytes;
178};
179
5b7da515
AD		 180struct ixgbe_tx_queue_stats {
181 u64 restart_queue;
182 u64 tx_busy;
c84d324c
JF		 183 u64 completed;
184 u64 tx_done_old;
5b7da515
AD		 185};
186
187struct ixgbe_rx_queue_stats {
188 u64 rsc_count;
189 u64 rsc_flush;
190 u64 non_eop_descs;
191 u64 alloc_rx_page_failed;
192 u64 alloc_rx_buff_failed;
193};
194
7d637bcc
AD		 195enum ixbge_ring_state_t {
196 __IXGBE_TX_FDIR_INIT_DONE,
197 __IXGBE_TX_DETECT_HANG,
c84d324c 198 __IXGBE_HANG_CHECK_ARMED,
7d637bcc
AD		 199 __IXGBE_RX_PS_ENABLED,
200 __IXGBE_RX_RSC_ENABLED,
201};
202
203#define ring_is_ps_enabled(ring) \
204 test_bit(__IXGBE_RX_PS_ENABLED, &(ring)->state)
205#define set_ring_ps_enabled(ring) \
206 set_bit(__IXGBE_RX_PS_ENABLED, &(ring)->state)
207#define clear_ring_ps_enabled(ring) \
208 clear_bit(__IXGBE_RX_PS_ENABLED, &(ring)->state)
209#define check_for_tx_hang(ring) \
210 test_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
211#define set_check_for_tx_hang(ring) \
212 set_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
213#define clear_check_for_tx_hang(ring) \
214 clear_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
215#define ring_is_rsc_enabled(ring) \
216 test_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
217#define set_ring_rsc_enabled(ring) \
218 set_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
219#define clear_ring_rsc_enabled(ring) \
220 clear_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
9a799d71 221struct ixgbe_ring {
efe3d3c8 222 struct ixgbe_ring *next; /* pointer to next ring in q_vector */
9a799d71 223 void *desc; /* descriptor ring memory */
b6ec895e 224 struct device *dev; /* device for DMA mapping */
fc77dc3c 225 struct net_device *netdev; /* netdev ring belongs to */
9a799d71
AK		 226 union {
227 struct ixgbe_tx_buffer *tx_buffer_info;
228 struct ixgbe_rx_buffer *rx_buffer_info;
229 };
7d637bcc 230 unsigned long state;
bd198058
AD		 231 u8 __iomem *tail;
232
ae540af1
JB		 233 u16 count; /* amount of descriptors */
234 u16 rx_buf_len;
ae540af1
JB		 235
236 u8 queue_index; /* needed for multiqueue queue management */
7d637bcc
AD		 237 u8 reg_idx; /* holds the special value that gets
238 * the hardware register offset
239 * associated with this ring, which is
240 * different for DCB and RSS modes
241 */
bd198058
AD		 242 u8 atr_sample_rate;
243 u8 atr_count;
9a799d71 244
bd198058
AD		 245 u16 next_to_use;
246 u16 next_to_clean;
9a799d71 247
bd198058 248 u8 dcb_tc;
9a799d71 249 struct ixgbe_queue_stats stats;
de1036b1 250 struct u64_stats_sync syncp;
5b7da515
AD		 251 union {
252 struct ixgbe_tx_queue_stats tx_stats;
253 struct ixgbe_rx_queue_stats rx_stats;
254 };
5b7da515 255 int numa_node;
ae540af1
JB		 256 unsigned int size; /* length in bytes */
257 dma_addr_t dma; /* phys. address of descriptor ring */
1a51502b 258 struct rcu_head rcu;
33cf09c9 259 struct ixgbe_q_vector *q_vector; /* back-pointer to host q_vector */
7ca3bc58 260} ____cacheline_internodealigned_in_smp;
9a799d71 261
c7e4358a
SN		 262enum ixgbe_ring_f_enum {
263 RING_F_NONE = 0,
7f870475 264 RING_F_VMDQ, /* SR-IOV uses the same ring feature */
c7e4358a 265 RING_F_RSS,
c4cf55e5 266 RING_F_FDIR,
0331a832
YZ		 267#ifdef IXGBE_FCOE
268 RING_F_FCOE,
269#endif /* IXGBE_FCOE */
c7e4358a
SN		 270
271 RING_F_ARRAY_SIZE /* must be last in enum set */
272};
273
021230d4 274#define IXGBE_MAX_RSS_INDICES 16
7f870475 275#define IXGBE_MAX_VMDQ_INDICES 64
c4cf55e5 276#define IXGBE_MAX_FDIR_INDICES 64
0331a832
YZ		 277#ifdef IXGBE_FCOE
278#define IXGBE_MAX_FCOE_INDICES 8
e0fce695
JF		 279#define MAX_RX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
280#define MAX_TX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
281#else
282#define MAX_RX_QUEUES IXGBE_MAX_FDIR_INDICES
283#define MAX_TX_QUEUES IXGBE_MAX_FDIR_INDICES
0331a832 284#endif /* IXGBE_FCOE */
021230d4
AV		 285struct ixgbe_ring_feature {
286 int indices;
287 int mask;
7ca3bc58 288} ____cacheline_internodealigned_in_smp;
021230d4 289
08c8833b 290struct ixgbe_ring_container {
efe3d3c8 291 struct ixgbe_ring *ring; /* pointer to linked list of rings */
bd198058
AD		 292 unsigned int total_bytes; /* total bytes processed this int */
293 unsigned int total_packets; /* total packets processed this int */
294 u16 work_limit; /* total work allowed per interrupt */
08c8833b
AD		 295 u8 count; /* total number of rings in vector */
296 u8 itr; /* current ITR setting for ring */
297};
021230d4 298
2f90b865
AD		 299#define MAX_RX_PACKET_BUFFERS ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) \
300 ? 8 : 1)
301#define MAX_TX_PACKET_BUFFERS MAX_RX_PACKET_BUFFERS
302
021230d4
AV		 303/* MAX_MSIX_Q_VECTORS of these are allocated,
304 * but we only use one per queue-specific vector.
305 */
306struct ixgbe_q_vector {
307 struct ixgbe_adapter *adapter;
33cf09c9
AD		 308#ifdef CONFIG_IXGBE_DCA
309 int cpu; /* CPU for DCA */
310#endif
d5bf4f67
ET		 311 u16 v_idx; /* index of q_vector within array, also used for
312 * finding the bit in EICR and friends that
313 * represents the vector for this ring */
314 u16 itr; /* Interrupt throttle rate written to EITR */
08c8833b 315 struct ixgbe_ring_container rx, tx;
d5bf4f67
ET		 316
317 struct napi_struct napi;
b25ebfd2 318 cpumask_var_t affinity_mask;
d0759ebb 319 char name[IFNAMSIZ + 9];
021230d4
AV		 320};
321
d5bf4f67
ET		 322/*
323 * microsecond values for various ITR rates shifted by 2 to fit itr register
324 * with the first 3 bits reserved 0
9a799d71 325 */
d5bf4f67
ET		 326#define IXGBE_MIN_RSC_ITR 24
327#define IXGBE_100K_ITR 40
328#define IXGBE_20K_ITR 200
329#define IXGBE_10K_ITR 400
330#define IXGBE_8K_ITR 500
9a799d71 331
f56e0cb1
AD		 332/* ixgbe_test_staterr - tests bits in Rx descriptor status and error fields */
333static inline __le32 ixgbe_test_staterr(union ixgbe_adv_rx_desc *rx_desc,
334 const u32 stat_err_bits)
335{
336 return rx_desc->wb.upper.status_error & cpu_to_le32(stat_err_bits);
337}
338
7d4987de
AD		 339static inline u16 ixgbe_desc_unused(struct ixgbe_ring *ring)
340{
341 u16 ntc = ring->next_to_clean;
342 u16 ntu = ring->next_to_use;
343
344 return ((ntc > ntu) ? 0 : ring->count) + ntc - ntu - 1;
345}
9a799d71
AK		 346
347#define IXGBE_RX_DESC_ADV(R, i) \
31f05a2d 348 (&(((union ixgbe_adv_rx_desc *)((R)->desc))[i]))
9a799d71 349#define IXGBE_TX_DESC_ADV(R, i) \
31f05a2d 350 (&(((union ixgbe_adv_tx_desc *)((R)->desc))[i]))
9a799d71 351#define IXGBE_TX_CTXTDESC_ADV(R, i) \
31f05a2d 352 (&(((struct ixgbe_adv_tx_context_desc *)((R)->desc))[i]))
9a799d71
AK		 353
354#define IXGBE_MAX_JUMBO_FRAME_SIZE 16128
63f39bd1
YZ		 355#ifdef IXGBE_FCOE
356/* Use 3K as the baby jumbo frame size for FCoE */
357#define IXGBE_FCOE_JUMBO_FRAME_SIZE 3072
358#endif /* IXGBE_FCOE */
9a799d71 359
021230d4
AV		 360#define OTHER_VECTOR 1
361#define NON_Q_VECTORS (OTHER_VECTOR)
362
e8e26350
PW		 363#define MAX_MSIX_VECTORS_82599 64
364#define MAX_MSIX_Q_VECTORS_82599 64
eb7f139c
PWJ		 365#define MAX_MSIX_VECTORS_82598 18
366#define MAX_MSIX_Q_VECTORS_82598 16
367
e8e26350
PW		 368#define MAX_MSIX_Q_VECTORS MAX_MSIX_Q_VECTORS_82599
369#define MAX_MSIX_COUNT MAX_MSIX_VECTORS_82599
eb7f139c 370
021230d4 371#define MIN_MSIX_Q_VECTORS 2
021230d4
AV		 372#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)
373
9a799d71
AK		 374/* board specific private data structure */
375struct ixgbe_adapter {
e606bfe7
AD		 376 unsigned long state;
377
378 /* Some features need tri-state capability,
379 * thus the additional *_CAPABLE flags.
380 */
381 u32 flags;
382#define IXGBE_FLAG_RX_CSUM_ENABLED (u32)(1)
383#define IXGBE_FLAG_MSI_CAPABLE (u32)(1 << 1)
384#define IXGBE_FLAG_MSI_ENABLED (u32)(1 << 2)
385#define IXGBE_FLAG_MSIX_CAPABLE (u32)(1 << 3)
386#define IXGBE_FLAG_MSIX_ENABLED (u32)(1 << 4)
387#define IXGBE_FLAG_RX_1BUF_CAPABLE (u32)(1 << 6)
388#define IXGBE_FLAG_RX_PS_CAPABLE (u32)(1 << 7)
389#define IXGBE_FLAG_RX_PS_ENABLED (u32)(1 << 8)
390#define IXGBE_FLAG_IN_NETPOLL (u32)(1 << 9)
391#define IXGBE_FLAG_DCA_ENABLED (u32)(1 << 10)
392#define IXGBE_FLAG_DCA_CAPABLE (u32)(1 << 11)
393#define IXGBE_FLAG_IMIR_ENABLED (u32)(1 << 12)
394#define IXGBE_FLAG_MQ_CAPABLE (u32)(1 << 13)
395#define IXGBE_FLAG_DCB_ENABLED (u32)(1 << 14)
396#define IXGBE_FLAG_RSS_ENABLED (u32)(1 << 16)
397#define IXGBE_FLAG_RSS_CAPABLE (u32)(1 << 17)
398#define IXGBE_FLAG_VMDQ_CAPABLE (u32)(1 << 18)
399#define IXGBE_FLAG_VMDQ_ENABLED (u32)(1 << 19)
400#define IXGBE_FLAG_FAN_FAIL_CAPABLE (u32)(1 << 20)
401#define IXGBE_FLAG_NEED_LINK_UPDATE (u32)(1 << 22)
7086400d
AD		 402#define IXGBE_FLAG_NEED_LINK_CONFIG (u32)(1 << 23)
403#define IXGBE_FLAG_FDIR_HASH_CAPABLE (u32)(1 << 24)
404#define IXGBE_FLAG_FDIR_PERFECT_CAPABLE (u32)(1 << 25)
405#define IXGBE_FLAG_FCOE_CAPABLE (u32)(1 << 26)
406#define IXGBE_FLAG_FCOE_ENABLED (u32)(1 << 27)
407#define IXGBE_FLAG_SRIOV_CAPABLE (u32)(1 << 28)
408#define IXGBE_FLAG_SRIOV_ENABLED (u32)(1 << 29)
e606bfe7
AD		 409
410 u32 flags2;
411#define IXGBE_FLAG2_RSC_CAPABLE (u32)(1)
412#define IXGBE_FLAG2_RSC_ENABLED (u32)(1 << 1)
413#define IXGBE_FLAG2_TEMP_SENSOR_CAPABLE (u32)(1 << 2)
f0f9778d 414#define IXGBE_FLAG2_TEMP_SENSOR_EVENT (u32)(1 << 3)
7086400d
AD		 415#define IXGBE_FLAG2_SEARCH_FOR_SFP (u32)(1 << 4)
416#define IXGBE_FLAG2_SFP_NEEDS_RESET (u32)(1 << 5)
c83c6cbd 417#define IXGBE_FLAG2_RESET_REQUESTED (u32)(1 << 6)
d034acf1 418#define IXGBE_FLAG2_FDIR_REQUIRES_REINIT (u32)(1 << 7)
e606bfe7 419
f62bbb5e 420 unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
9a799d71 421 u16 bd_number;
7a921c93 422 struct ixgbe_q_vector *q_vector[MAX_MSIX_Q_VECTORS];
d033d526
JF		 423
424 /* DCB parameters */
425 struct ieee_pfc *ixgbe_ieee_pfc;
426 struct ieee_ets *ixgbe_ieee_ets;
2f90b865
AD		 427 struct ixgbe_dcb_config dcb_cfg;
428 struct ixgbe_dcb_config temp_dcb_cfg;
429 u8 dcb_set_bitmap;
3032309b 430 u8 dcbx_cap;
264857b8 431 enum ixgbe_fc_mode last_lfc_mode;
9a799d71 432
f494e8fa 433 /* Interrupt Throttle Rate */
f7554a2b
NS		 434 u32 rx_itr_setting;
435 u32 tx_itr_setting;
f494e8fa
AV		 436 u16 eitr_low;
437 u16 eitr_high;
438
bd198058
AD		 439 /* Work limits */
440 u16 tx_work_limit;
441
9a799d71 442 /* TX */
4a0b9ca0 443 struct ixgbe_ring *tx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;
30efa5a3 444 int num_tx_queues;
9a799d71
AK		 445 u32 tx_timeout_count;
446 bool detect_tx_hung;
447
7ca3bc58
JB		 448 u64 restart_queue;
449 u64 lsc_int;
450
9a799d71 451 /* RX */
4a0b9ca0 452 struct ixgbe_ring *rx_ring[MAX_RX_QUEUES] ____cacheline_aligned_in_smp;
30efa5a3 453 int num_rx_queues;
7f870475
GR		 454 int num_rx_pools; /* == num_rx_queues in 82598 */
455 int num_rx_queues_per_pool; /* 1 if 82598, can be many if 82599 */
9a799d71 456 u64 hw_csum_rx_error;
e8e26350 457 u64 hw_rx_no_dma_resources;
9a799d71 458 u64 non_eop_descs;
021230d4 459 int num_msix_vectors;
eb7f139c 460 int max_msix_q_vectors; /* true count of q_vectors for device */
c7e4358a 461 struct ixgbe_ring_feature ring_feature[RING_F_ARRAY_SIZE];
9a799d71
AK		 462 struct msix_entry *msix_entries;
463
9a799d71
AK		 464 u32 alloc_rx_page_failed;
465 u32 alloc_rx_buff_failed;
466
96b0e0f6
JB		 467/* default to trying for four seconds */
468#define IXGBE_TRY_LINK_TIMEOUT (4 * HZ)
9a799d71
AK		 469
470 /* OS defined structs */
471 struct net_device *netdev;
472 struct pci_dev *pdev;
9a799d71 473
da4dd0f7
PWJ		 474 u32 test_icr;
475 struct ixgbe_ring test_tx_ring;
476 struct ixgbe_ring test_rx_ring;
477
9a799d71
AK		 478 /* structs defined in ixgbe_hw.h */
479 struct ixgbe_hw hw;
480 u16 msg_enable;
481 struct ixgbe_hw_stats stats;
021230d4
AV		 482
483 /* Interrupt Throttle Rate */
f7554a2b
NS		 484 u32 rx_eitr_param;
485 u32 tx_eitr_param;
9a799d71 486
9a799d71 487 u64 tx_busy;
30efa5a3
JB		 488 unsigned int tx_ring_count;
489 unsigned int rx_ring_count;
cf8280ee
JB		 490
491 u32 link_speed;
492 bool link_up;
493 unsigned long link_check_timeout;
494
7086400d 495 struct work_struct service_task;
7086400d 496 struct timer_list service_timer;
c4cf55e5
PWJ		 497 u32 fdir_pballoc;
498 u32 atr_sample_rate;
d034acf1 499 unsigned long fdir_overflow; /* number of times ATR was backed off */
c4cf55e5 500 spinlock_t fdir_perfect_lock;
d0ed8937
YZ		 501#ifdef IXGBE_FCOE
502 struct ixgbe_fcoe fcoe;
503#endif /* IXGBE_FCOE */
94b982b2
MC		 504 u64 rsc_total_count;
505 u64 rsc_total_flush;
e8e26350 506 u32 wol;
15e5209f
ET		 507 u16 eeprom_verh;
508 u16 eeprom_verl;
c23f5b6b 509 u16 eeprom_cap;
7f870475 510
1a6c14a2 511 int node;
66e6961c 512 u32 led_reg;
119fc60a 513 u32 interrupt_event;
1a6c14a2 514
7f870475
GR		 515 /* SR-IOV */
516 DECLARE_BITMAP(active_vfs, IXGBE_MAX_VF_FUNCTIONS);
517 unsigned int num_vfs;
518 struct vf_data_storage *vfinfo;
ff4ab206 519 int vf_rate_link_speed;
a1cbb15c
GR		 520 struct vf_macvlans vf_mvs;
521 struct vf_macvlans *mv_list;
3e05334f
AD		 522
523 struct hlist_head fdir_filter_list;
524 union ixgbe_atr_input fdir_mask;
525 int fdir_filter_count;
83c61fa9
GR		 526 u32 timer_event_accumulator;
527 u32 vferr_refcount;
3e05334f
AD		 528};
529
530struct ixgbe_fdir_filter {
531 struct hlist_node fdir_node;
532 union ixgbe_atr_input filter;
533 u16 sw_idx;
534 u16 action;
9a799d71
AK		 535};
536
537enum ixbge_state_t {
538 __IXGBE_TESTING,
539 __IXGBE_RESETTING,
c4900be0 540 __IXGBE_DOWN,
7086400d
AD		 541 __IXGBE_SERVICE_SCHED,
542 __IXGBE_IN_SFP_INIT,
9a799d71
AK		 543};
544
4c1975d7
AD		 545struct ixgbe_cb {
546 union { /* Union defining head/tail partner */
547 struct sk_buff *head;
548 struct sk_buff *tail;
549 };
aa80175a 550 dma_addr_t dma;
4c1975d7 551 u16 append_cnt;
aa80175a
AD		 552 bool delay_unmap;
553};
4c1975d7 554#define IXGBE_CB(skb) ((struct ixgbe_cb *)(skb)->cb)
aa80175a 555
9a799d71 556enum ixgbe_boards {
3957d63d 557 board_82598,
e8e26350 558 board_82599,
fe15e8e1 559 board_X540,
9a799d71
AK		 560};
561
3957d63d 562extern struct ixgbe_info ixgbe_82598_info;
e8e26350 563extern struct ixgbe_info ixgbe_82599_info;
fe15e8e1 564extern struct ixgbe_info ixgbe_X540_info;
7a6b6f51 565#ifdef CONFIG_IXGBE_DCB
32953543 566extern const struct dcbnl_rtnl_ops dcbnl_ops;
2f90b865
AD		 567extern int ixgbe_copy_dcb_cfg(struct ixgbe_dcb_config *src_dcb_cfg,
568 struct ixgbe_dcb_config *dst_dcb_cfg,
569 int tc_max);
570#endif
9a799d71
AK		 571
572extern char ixgbe_driver_name[];
9c8eb720 573extern const char ixgbe_driver_version[];
ea81875a 574extern char ixgbe_default_device_descr[];
9a799d71 575
c7ccde0f 576extern void ixgbe_up(struct ixgbe_adapter *adapter);
9a799d71 577extern void ixgbe_down(struct ixgbe_adapter *adapter);
d4f80882 578extern void ixgbe_reinit_locked(struct ixgbe_adapter *adapter);
9a799d71 579extern void ixgbe_reset(struct ixgbe_adapter *adapter);
9a799d71 580extern void ixgbe_set_ethtool_ops(struct net_device *netdev);
b6ec895e
AD		 581extern int ixgbe_setup_rx_resources(struct ixgbe_ring *);
582extern int ixgbe_setup_tx_resources(struct ixgbe_ring *);
583extern void ixgbe_free_rx_resources(struct ixgbe_ring *);
584extern void ixgbe_free_tx_resources(struct ixgbe_ring *);
84418e3b
AD		 585extern void ixgbe_configure_rx_ring(struct ixgbe_adapter *,struct ixgbe_ring *);
586extern void ixgbe_configure_tx_ring(struct ixgbe_adapter *,struct ixgbe_ring *);
2d39d576
YZ		 587extern void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter,
588 struct ixgbe_ring *);
b4617240 589extern void ixgbe_update_stats(struct ixgbe_adapter *adapter);
2f90b865 590extern int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter);
7a921c93 591extern void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter);
84418e3b 592extern netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *,
84418e3b
AD		 593 struct ixgbe_adapter *,
594 struct ixgbe_ring *);
b6ec895e 595extern void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *,
84418e3b 596 struct ixgbe_tx_buffer *);
fc77dc3c 597extern void ixgbe_alloc_rx_buffers(struct ixgbe_ring *, u16);
fe49f04a
AD		 598extern void ixgbe_write_eitr(struct ixgbe_q_vector *);
599extern int ethtool_ioctl(struct ifreq *ifr);
ffff4772 600extern s32 ixgbe_reinit_fdir_tables_82599(struct ixgbe_hw *hw);
c04f6ca8
AD		 601extern s32 ixgbe_init_fdir_signature_82599(struct ixgbe_hw *hw, u32 fdirctrl);
602extern s32 ixgbe_init_fdir_perfect_82599(struct ixgbe_hw *hw, u32 fdirctrl);
ffff4772 603extern s32 ixgbe_fdir_add_signature_filter_82599(struct ixgbe_hw *hw,
69830529
AD		 604 union ixgbe_atr_hash_dword input,
605 union ixgbe_atr_hash_dword common,
ffff4772 606 u8 queue);
c04f6ca8
AD		 607extern s32 ixgbe_fdir_set_input_mask_82599(struct ixgbe_hw *hw,
608 union ixgbe_atr_input *input_mask);
609extern s32 ixgbe_fdir_write_perfect_filter_82599(struct ixgbe_hw *hw,
610 union ixgbe_atr_input *input,
611 u16 soft_id, u8 queue);
612extern s32 ixgbe_fdir_erase_perfect_filter_82599(struct ixgbe_hw *hw,
613 union ixgbe_atr_input *input,
614 u16 soft_id);
615extern void ixgbe_atr_compute_perfect_hash_82599(union ixgbe_atr_input *input,
616 union ixgbe_atr_input *mask);
7f870475 617extern void ixgbe_set_rx_mode(struct net_device *netdev);
e5b64635 618extern int ixgbe_setup_tc(struct net_device *dev, u8 tc);
897ab156 619extern void ixgbe_tx_ctxtdesc(struct ixgbe_ring *, u32, u32, u32, u32);
082757af 620extern void ixgbe_do_reset(struct net_device *netdev);
eacd73f7
YZ		 621#ifdef IXGBE_FCOE
622extern void ixgbe_configure_fcoe(struct ixgbe_adapter *adapter);
897ab156 623extern int ixgbe_fso(struct ixgbe_ring *tx_ring, struct sk_buff *skb,
eacd73f7 624 u32 tx_flags, u8 *hdr_len);
332d4a7d
YZ		 625extern void ixgbe_cleanup_fcoe(struct ixgbe_adapter *adapter);
626extern int ixgbe_fcoe_ddp(struct ixgbe_adapter *adapter,
ff886dfc 627 union ixgbe_adv_rx_desc *rx_desc,
f56e0cb1 628 struct sk_buff *skb);
332d4a7d
YZ		 629extern int ixgbe_fcoe_ddp_get(struct net_device *netdev, u16 xid,
630 struct scatterlist *sgl, unsigned int sgc);
68a683cf
YZ		 631extern int ixgbe_fcoe_ddp_target(struct net_device *netdev, u16 xid,
632 struct scatterlist *sgl, unsigned int sgc);
332d4a7d 633extern int ixgbe_fcoe_ddp_put(struct net_device *netdev, u16 xid);
8450ff8c
YZ		 634extern int ixgbe_fcoe_enable(struct net_device *netdev);
635extern int ixgbe_fcoe_disable(struct net_device *netdev);
6ee16520
YZ		 636#ifdef CONFIG_IXGBE_DCB
637extern u8 ixgbe_fcoe_getapp(struct ixgbe_adapter *adapter);
638extern u8 ixgbe_fcoe_setapp(struct ixgbe_adapter *adapter, u8 up);
639#endif /* CONFIG_IXGBE_DCB */
61a1fa10 640extern int ixgbe_fcoe_get_wwn(struct net_device *netdev, u64 *wwn, int type);
ea81875a
NP		 641extern int ixgbe_fcoe_get_hbainfo(struct net_device *netdev,
642 struct netdev_fcoe_hbainfo *info);
eacd73f7 643#endif /* IXGBE_FCOE */
9a799d71
AK		 644
645#endif /* _IXGBE_H_ */
Linux kernel - Deliverables
This page took 0.590295 seconds and 5 git commands to generate.