Commit | Line | Data |
---|---|---|
504d4721 JC |
1 | /* |
2 | * This program is free software; you can redistribute it and/or modify it | |
3 | * under the terms of the GNU General Public License version 2 as published | |
4 | * by the Free Software Foundation. | |
5 | * | |
6 | * This program is distributed in the hope that it will be useful, | |
7 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
8 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
9 | * GNU General Public License for more details. | |
10 | * | |
11 | * You should have received a copy of the GNU General Public License | |
12 | * along with this program; if not, write to the Free Software | |
13 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA. | |
14 | * | |
15 | * Copyright (C) 2011 John Crispin <blogic@openwrt.org> | |
16 | */ | |
17 | ||
18 | #include <linux/kernel.h> | |
19 | #include <linux/slab.h> | |
20 | #include <linux/errno.h> | |
21 | #include <linux/types.h> | |
22 | #include <linux/interrupt.h> | |
23 | #include <linux/uaccess.h> | |
24 | #include <linux/in.h> | |
25 | #include <linux/netdevice.h> | |
26 | #include <linux/etherdevice.h> | |
27 | #include <linux/phy.h> | |
28 | #include <linux/ip.h> | |
29 | #include <linux/tcp.h> | |
30 | #include <linux/skbuff.h> | |
31 | #include <linux/mm.h> | |
32 | #include <linux/platform_device.h> | |
33 | #include <linux/ethtool.h> | |
34 | #include <linux/init.h> | |
35 | #include <linux/delay.h> | |
36 | #include <linux/io.h> | |
a32fd63d JC |
37 | #include <linux/dma-mapping.h> |
38 | #include <linux/module.h> | |
504d4721 JC |
39 | |
40 | #include <asm/checksum.h> | |
41 | ||
42 | #include <lantiq_soc.h> | |
43 | #include <xway_dma.h> | |
44 | #include <lantiq_platform.h> | |
45 | ||
46 | #define LTQ_ETOP_MDIO 0x11804 | |
47 | #define MDIO_REQUEST 0x80000000 | |
48 | #define MDIO_READ 0x40000000 | |
49 | #define MDIO_ADDR_MASK 0x1f | |
50 | #define MDIO_ADDR_OFFSET 0x15 | |
51 | #define MDIO_REG_MASK 0x1f | |
52 | #define MDIO_REG_OFFSET 0x10 | |
53 | #define MDIO_VAL_MASK 0xffff | |
54 | ||
55 | #define PPE32_CGEN 0x800 | |
56 | #define LQ_PPE32_ENET_MAC_CFG 0x1840 | |
57 | ||
58 | #define LTQ_ETOP_ENETS0 0x11850 | |
59 | #define LTQ_ETOP_MAC_DA0 0x1186C | |
60 | #define LTQ_ETOP_MAC_DA1 0x11870 | |
61 | #define LTQ_ETOP_CFG 0x16020 | |
62 | #define LTQ_ETOP_IGPLEN 0x16080 | |
63 | ||
64 | #define MAX_DMA_CHAN 0x8 | |
65 | #define MAX_DMA_CRC_LEN 0x4 | |
66 | #define MAX_DMA_DATA_LEN 0x600 | |
67 | ||
68 | #define ETOP_FTCU BIT(28) | |
69 | #define ETOP_MII_MASK 0xf | |
70 | #define ETOP_MII_NORMAL 0xd | |
71 | #define ETOP_MII_REVERSE 0xe | |
72 | #define ETOP_PLEN_UNDER 0x40 | |
73 | #define ETOP_CGEN 0x800 | |
74 | ||
75 | /* use 2 static channels for TX/RX */ | |
76 | #define LTQ_ETOP_TX_CHANNEL 1 | |
77 | #define LTQ_ETOP_RX_CHANNEL 6 | |
78 | #define IS_TX(x) (x == LTQ_ETOP_TX_CHANNEL) | |
79 | #define IS_RX(x) (x == LTQ_ETOP_RX_CHANNEL) | |
80 | ||
81 | #define ltq_etop_r32(x) ltq_r32(ltq_etop_membase + (x)) | |
82 | #define ltq_etop_w32(x, y) ltq_w32(x, ltq_etop_membase + (y)) | |
83 | #define ltq_etop_w32_mask(x, y, z) \ | |
84 | ltq_w32_mask(x, y, ltq_etop_membase + (z)) | |
85 | ||
86 | #define DRV_VERSION "1.0" | |
87 | ||
88 | static void __iomem *ltq_etop_membase; | |
89 | ||
90 | struct ltq_etop_chan { | |
91 | int idx; | |
92 | int tx_free; | |
93 | struct net_device *netdev; | |
94 | struct napi_struct napi; | |
95 | struct ltq_dma_channel dma; | |
96 | struct sk_buff *skb[LTQ_DESC_NUM]; | |
97 | }; | |
98 | ||
99 | struct ltq_etop_priv { | |
100 | struct net_device *netdev; | |
d1b86507 | 101 | struct platform_device *pdev; |
504d4721 JC |
102 | struct ltq_eth_data *pldata; |
103 | struct resource *res; | |
104 | ||
105 | struct mii_bus *mii_bus; | |
106 | struct phy_device *phydev; | |
107 | ||
108 | struct ltq_etop_chan ch[MAX_DMA_CHAN]; | |
109 | int tx_free[MAX_DMA_CHAN >> 1]; | |
110 | ||
111 | spinlock_t lock; | |
112 | }; | |
113 | ||
114 | static int | |
115 | ltq_etop_alloc_skb(struct ltq_etop_chan *ch) | |
116 | { | |
c056b734 | 117 | ch->skb[ch->dma.desc] = netdev_alloc_skb(ch->netdev, MAX_DMA_DATA_LEN); |
504d4721 JC |
118 | if (!ch->skb[ch->dma.desc]) |
119 | return -ENOMEM; | |
120 | ch->dma.desc_base[ch->dma.desc].addr = dma_map_single(NULL, | |
121 | ch->skb[ch->dma.desc]->data, MAX_DMA_DATA_LEN, | |
122 | DMA_FROM_DEVICE); | |
123 | ch->dma.desc_base[ch->dma.desc].addr = | |
124 | CPHYSADDR(ch->skb[ch->dma.desc]->data); | |
125 | ch->dma.desc_base[ch->dma.desc].ctl = | |
126 | LTQ_DMA_OWN | LTQ_DMA_RX_OFFSET(NET_IP_ALIGN) | | |
127 | MAX_DMA_DATA_LEN; | |
128 | skb_reserve(ch->skb[ch->dma.desc], NET_IP_ALIGN); | |
129 | return 0; | |
130 | } | |
131 | ||
132 | static void | |
133 | ltq_etop_hw_receive(struct ltq_etop_chan *ch) | |
134 | { | |
135 | struct ltq_etop_priv *priv = netdev_priv(ch->netdev); | |
136 | struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; | |
137 | struct sk_buff *skb = ch->skb[ch->dma.desc]; | |
138 | int len = (desc->ctl & LTQ_DMA_SIZE_MASK) - MAX_DMA_CRC_LEN; | |
139 | unsigned long flags; | |
140 | ||
141 | spin_lock_irqsave(&priv->lock, flags); | |
142 | if (ltq_etop_alloc_skb(ch)) { | |
143 | netdev_err(ch->netdev, | |
144 | "failed to allocate new rx buffer, stopping DMA\n"); | |
145 | ltq_dma_close(&ch->dma); | |
146 | } | |
147 | ch->dma.desc++; | |
148 | ch->dma.desc %= LTQ_DESC_NUM; | |
149 | spin_unlock_irqrestore(&priv->lock, flags); | |
150 | ||
151 | skb_put(skb, len); | |
152 | skb->dev = ch->netdev; | |
153 | skb->protocol = eth_type_trans(skb, ch->netdev); | |
154 | netif_receive_skb(skb); | |
155 | } | |
156 | ||
157 | static int | |
158 | ltq_etop_poll_rx(struct napi_struct *napi, int budget) | |
159 | { | |
160 | struct ltq_etop_chan *ch = container_of(napi, | |
161 | struct ltq_etop_chan, napi); | |
162 | int rx = 0; | |
163 | int complete = 0; | |
164 | ||
165 | while ((rx < budget) && !complete) { | |
166 | struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; | |
167 | ||
168 | if ((desc->ctl & (LTQ_DMA_OWN | LTQ_DMA_C)) == LTQ_DMA_C) { | |
169 | ltq_etop_hw_receive(ch); | |
170 | rx++; | |
171 | } else { | |
172 | complete = 1; | |
173 | } | |
174 | } | |
175 | if (complete || !rx) { | |
176 | napi_complete(&ch->napi); | |
177 | ltq_dma_ack_irq(&ch->dma); | |
178 | } | |
179 | return rx; | |
180 | } | |
181 | ||
182 | static int | |
183 | ltq_etop_poll_tx(struct napi_struct *napi, int budget) | |
184 | { | |
185 | struct ltq_etop_chan *ch = | |
186 | container_of(napi, struct ltq_etop_chan, napi); | |
187 | struct ltq_etop_priv *priv = netdev_priv(ch->netdev); | |
188 | struct netdev_queue *txq = | |
189 | netdev_get_tx_queue(ch->netdev, ch->idx >> 1); | |
190 | unsigned long flags; | |
191 | ||
192 | spin_lock_irqsave(&priv->lock, flags); | |
193 | while ((ch->dma.desc_base[ch->tx_free].ctl & | |
194 | (LTQ_DMA_OWN | LTQ_DMA_C)) == LTQ_DMA_C) { | |
195 | dev_kfree_skb_any(ch->skb[ch->tx_free]); | |
196 | ch->skb[ch->tx_free] = NULL; | |
197 | memset(&ch->dma.desc_base[ch->tx_free], 0, | |
198 | sizeof(struct ltq_dma_desc)); | |
199 | ch->tx_free++; | |
200 | ch->tx_free %= LTQ_DESC_NUM; | |
201 | } | |
202 | spin_unlock_irqrestore(&priv->lock, flags); | |
203 | ||
204 | if (netif_tx_queue_stopped(txq)) | |
205 | netif_tx_start_queue(txq); | |
206 | napi_complete(&ch->napi); | |
207 | ltq_dma_ack_irq(&ch->dma); | |
208 | return 1; | |
209 | } | |
210 | ||
211 | static irqreturn_t | |
212 | ltq_etop_dma_irq(int irq, void *_priv) | |
213 | { | |
214 | struct ltq_etop_priv *priv = _priv; | |
215 | int ch = irq - LTQ_DMA_CH0_INT; | |
216 | ||
217 | napi_schedule(&priv->ch[ch].napi); | |
218 | return IRQ_HANDLED; | |
219 | } | |
220 | ||
221 | static void | |
222 | ltq_etop_free_channel(struct net_device *dev, struct ltq_etop_chan *ch) | |
223 | { | |
224 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
225 | ||
226 | ltq_dma_free(&ch->dma); | |
227 | if (ch->dma.irq) | |
228 | free_irq(ch->dma.irq, priv); | |
229 | if (IS_RX(ch->idx)) { | |
230 | int desc; | |
231 | for (desc = 0; desc < LTQ_DESC_NUM; desc++) | |
232 | dev_kfree_skb_any(ch->skb[ch->dma.desc]); | |
233 | } | |
234 | } | |
235 | ||
236 | static void | |
237 | ltq_etop_hw_exit(struct net_device *dev) | |
238 | { | |
239 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
240 | int i; | |
241 | ||
242 | ltq_pmu_disable(PMU_PPE); | |
243 | for (i = 0; i < MAX_DMA_CHAN; i++) | |
244 | if (IS_TX(i) || IS_RX(i)) | |
245 | ltq_etop_free_channel(dev, &priv->ch[i]); | |
246 | } | |
247 | ||
248 | static int | |
249 | ltq_etop_hw_init(struct net_device *dev) | |
250 | { | |
251 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
252 | int i; | |
253 | ||
254 | ltq_pmu_enable(PMU_PPE); | |
255 | ||
256 | switch (priv->pldata->mii_mode) { | |
257 | case PHY_INTERFACE_MODE_RMII: | |
258 | ltq_etop_w32_mask(ETOP_MII_MASK, | |
259 | ETOP_MII_REVERSE, LTQ_ETOP_CFG); | |
260 | break; | |
261 | ||
262 | case PHY_INTERFACE_MODE_MII: | |
263 | ltq_etop_w32_mask(ETOP_MII_MASK, | |
264 | ETOP_MII_NORMAL, LTQ_ETOP_CFG); | |
265 | break; | |
266 | ||
267 | default: | |
268 | netdev_err(dev, "unknown mii mode %d\n", | |
269 | priv->pldata->mii_mode); | |
270 | return -ENOTSUPP; | |
271 | } | |
272 | ||
273 | /* enable crc generation */ | |
274 | ltq_etop_w32(PPE32_CGEN, LQ_PPE32_ENET_MAC_CFG); | |
275 | ||
276 | ltq_dma_init_port(DMA_PORT_ETOP); | |
277 | ||
278 | for (i = 0; i < MAX_DMA_CHAN; i++) { | |
279 | int irq = LTQ_DMA_CH0_INT + i; | |
280 | struct ltq_etop_chan *ch = &priv->ch[i]; | |
281 | ||
282 | ch->idx = ch->dma.nr = i; | |
283 | ||
284 | if (IS_TX(i)) { | |
285 | ltq_dma_alloc_tx(&ch->dma); | |
286 | request_irq(irq, ltq_etop_dma_irq, IRQF_DISABLED, | |
287 | "etop_tx", priv); | |
288 | } else if (IS_RX(i)) { | |
289 | ltq_dma_alloc_rx(&ch->dma); | |
290 | for (ch->dma.desc = 0; ch->dma.desc < LTQ_DESC_NUM; | |
291 | ch->dma.desc++) | |
292 | if (ltq_etop_alloc_skb(ch)) | |
293 | return -ENOMEM; | |
294 | ch->dma.desc = 0; | |
295 | request_irq(irq, ltq_etop_dma_irq, IRQF_DISABLED, | |
296 | "etop_rx", priv); | |
297 | } | |
298 | ch->dma.irq = irq; | |
299 | } | |
300 | return 0; | |
301 | } | |
302 | ||
303 | static void | |
304 | ltq_etop_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info) | |
305 | { | |
306 | strcpy(info->driver, "Lantiq ETOP"); | |
307 | strcpy(info->bus_info, "internal"); | |
308 | strcpy(info->version, DRV_VERSION); | |
309 | } | |
310 | ||
311 | static int | |
312 | ltq_etop_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
313 | { | |
314 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
315 | ||
316 | return phy_ethtool_gset(priv->phydev, cmd); | |
317 | } | |
318 | ||
319 | static int | |
320 | ltq_etop_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
321 | { | |
322 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
323 | ||
324 | return phy_ethtool_sset(priv->phydev, cmd); | |
325 | } | |
326 | ||
327 | static int | |
328 | ltq_etop_nway_reset(struct net_device *dev) | |
329 | { | |
330 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
331 | ||
332 | return phy_start_aneg(priv->phydev); | |
333 | } | |
334 | ||
335 | static const struct ethtool_ops ltq_etop_ethtool_ops = { | |
336 | .get_drvinfo = ltq_etop_get_drvinfo, | |
337 | .get_settings = ltq_etop_get_settings, | |
338 | .set_settings = ltq_etop_set_settings, | |
339 | .nway_reset = ltq_etop_nway_reset, | |
340 | }; | |
341 | ||
342 | static int | |
343 | ltq_etop_mdio_wr(struct mii_bus *bus, int phy_addr, int phy_reg, u16 phy_data) | |
344 | { | |
345 | u32 val = MDIO_REQUEST | | |
346 | ((phy_addr & MDIO_ADDR_MASK) << MDIO_ADDR_OFFSET) | | |
347 | ((phy_reg & MDIO_REG_MASK) << MDIO_REG_OFFSET) | | |
348 | phy_data; | |
349 | ||
350 | while (ltq_etop_r32(LTQ_ETOP_MDIO) & MDIO_REQUEST) | |
351 | ; | |
352 | ltq_etop_w32(val, LTQ_ETOP_MDIO); | |
353 | return 0; | |
354 | } | |
355 | ||
356 | static int | |
357 | ltq_etop_mdio_rd(struct mii_bus *bus, int phy_addr, int phy_reg) | |
358 | { | |
359 | u32 val = MDIO_REQUEST | MDIO_READ | | |
360 | ((phy_addr & MDIO_ADDR_MASK) << MDIO_ADDR_OFFSET) | | |
361 | ((phy_reg & MDIO_REG_MASK) << MDIO_REG_OFFSET); | |
362 | ||
363 | while (ltq_etop_r32(LTQ_ETOP_MDIO) & MDIO_REQUEST) | |
364 | ; | |
365 | ltq_etop_w32(val, LTQ_ETOP_MDIO); | |
366 | while (ltq_etop_r32(LTQ_ETOP_MDIO) & MDIO_REQUEST) | |
367 | ; | |
368 | val = ltq_etop_r32(LTQ_ETOP_MDIO) & MDIO_VAL_MASK; | |
369 | return val; | |
370 | } | |
371 | ||
372 | static void | |
373 | ltq_etop_mdio_link(struct net_device *dev) | |
374 | { | |
375 | /* nothing to do */ | |
376 | } | |
377 | ||
378 | static int | |
379 | ltq_etop_mdio_probe(struct net_device *dev) | |
380 | { | |
381 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
382 | struct phy_device *phydev = NULL; | |
383 | int phy_addr; | |
384 | ||
385 | for (phy_addr = 0; phy_addr < PHY_MAX_ADDR; phy_addr++) { | |
386 | if (priv->mii_bus->phy_map[phy_addr]) { | |
387 | phydev = priv->mii_bus->phy_map[phy_addr]; | |
388 | break; | |
389 | } | |
390 | } | |
391 | ||
392 | if (!phydev) { | |
393 | netdev_err(dev, "no PHY found\n"); | |
394 | return -ENODEV; | |
395 | } | |
396 | ||
397 | phydev = phy_connect(dev, dev_name(&phydev->dev), <q_etop_mdio_link, | |
398 | 0, priv->pldata->mii_mode); | |
399 | ||
400 | if (IS_ERR(phydev)) { | |
401 | netdev_err(dev, "Could not attach to PHY\n"); | |
402 | return PTR_ERR(phydev); | |
403 | } | |
404 | ||
405 | phydev->supported &= (SUPPORTED_10baseT_Half | |
406 | | SUPPORTED_10baseT_Full | |
407 | | SUPPORTED_100baseT_Half | |
408 | | SUPPORTED_100baseT_Full | |
409 | | SUPPORTED_Autoneg | |
410 | | SUPPORTED_MII | |
411 | | SUPPORTED_TP); | |
412 | ||
413 | phydev->advertising = phydev->supported; | |
414 | priv->phydev = phydev; | |
415 | pr_info("%s: attached PHY [%s] (phy_addr=%s, irq=%d)\n", | |
416 | dev->name, phydev->drv->name, | |
417 | dev_name(&phydev->dev), phydev->irq); | |
418 | ||
419 | return 0; | |
420 | } | |
421 | ||
422 | static int | |
423 | ltq_etop_mdio_init(struct net_device *dev) | |
424 | { | |
425 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
426 | int i; | |
427 | int err; | |
428 | ||
429 | priv->mii_bus = mdiobus_alloc(); | |
430 | if (!priv->mii_bus) { | |
431 | netdev_err(dev, "failed to allocate mii bus\n"); | |
432 | err = -ENOMEM; | |
433 | goto err_out; | |
434 | } | |
435 | ||
436 | priv->mii_bus->priv = dev; | |
437 | priv->mii_bus->read = ltq_etop_mdio_rd; | |
438 | priv->mii_bus->write = ltq_etop_mdio_wr; | |
439 | priv->mii_bus->name = "ltq_mii"; | |
d1b86507 FF |
440 | snprintf(priv->mii_bus->id, MII_BUS_ID_SIZE, "%s-%x", |
441 | priv->pdev->name, priv->pdev->id); | |
504d4721 JC |
442 | priv->mii_bus->irq = kmalloc(sizeof(int) * PHY_MAX_ADDR, GFP_KERNEL); |
443 | if (!priv->mii_bus->irq) { | |
444 | err = -ENOMEM; | |
445 | goto err_out_free_mdiobus; | |
446 | } | |
447 | ||
448 | for (i = 0; i < PHY_MAX_ADDR; ++i) | |
449 | priv->mii_bus->irq[i] = PHY_POLL; | |
450 | ||
451 | if (mdiobus_register(priv->mii_bus)) { | |
452 | err = -ENXIO; | |
453 | goto err_out_free_mdio_irq; | |
454 | } | |
455 | ||
456 | if (ltq_etop_mdio_probe(dev)) { | |
457 | err = -ENXIO; | |
458 | goto err_out_unregister_bus; | |
459 | } | |
460 | return 0; | |
461 | ||
462 | err_out_unregister_bus: | |
463 | mdiobus_unregister(priv->mii_bus); | |
464 | err_out_free_mdio_irq: | |
465 | kfree(priv->mii_bus->irq); | |
466 | err_out_free_mdiobus: | |
467 | mdiobus_free(priv->mii_bus); | |
468 | err_out: | |
469 | return err; | |
470 | } | |
471 | ||
472 | static void | |
473 | ltq_etop_mdio_cleanup(struct net_device *dev) | |
474 | { | |
475 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
476 | ||
477 | phy_disconnect(priv->phydev); | |
478 | mdiobus_unregister(priv->mii_bus); | |
479 | kfree(priv->mii_bus->irq); | |
480 | mdiobus_free(priv->mii_bus); | |
481 | } | |
482 | ||
483 | static int | |
484 | ltq_etop_open(struct net_device *dev) | |
485 | { | |
486 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
487 | int i; | |
488 | ||
489 | for (i = 0; i < MAX_DMA_CHAN; i++) { | |
490 | struct ltq_etop_chan *ch = &priv->ch[i]; | |
491 | ||
492 | if (!IS_TX(i) && (!IS_RX(i))) | |
493 | continue; | |
494 | ltq_dma_open(&ch->dma); | |
495 | napi_enable(&ch->napi); | |
496 | } | |
497 | phy_start(priv->phydev); | |
498 | netif_tx_start_all_queues(dev); | |
499 | return 0; | |
500 | } | |
501 | ||
502 | static int | |
503 | ltq_etop_stop(struct net_device *dev) | |
504 | { | |
505 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
506 | int i; | |
507 | ||
508 | netif_tx_stop_all_queues(dev); | |
509 | phy_stop(priv->phydev); | |
510 | for (i = 0; i < MAX_DMA_CHAN; i++) { | |
511 | struct ltq_etop_chan *ch = &priv->ch[i]; | |
512 | ||
513 | if (!IS_RX(i) && !IS_TX(i)) | |
514 | continue; | |
515 | napi_disable(&ch->napi); | |
516 | ltq_dma_close(&ch->dma); | |
517 | } | |
518 | return 0; | |
519 | } | |
520 | ||
521 | static int | |
522 | ltq_etop_tx(struct sk_buff *skb, struct net_device *dev) | |
523 | { | |
524 | int queue = skb_get_queue_mapping(skb); | |
525 | struct netdev_queue *txq = netdev_get_tx_queue(dev, queue); | |
526 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
527 | struct ltq_etop_chan *ch = &priv->ch[(queue << 1) | 1]; | |
528 | struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; | |
529 | int len; | |
530 | unsigned long flags; | |
531 | u32 byte_offset; | |
532 | ||
533 | len = skb->len < ETH_ZLEN ? ETH_ZLEN : skb->len; | |
534 | ||
535 | if ((desc->ctl & (LTQ_DMA_OWN | LTQ_DMA_C)) || ch->skb[ch->dma.desc]) { | |
536 | dev_kfree_skb_any(skb); | |
537 | netdev_err(dev, "tx ring full\n"); | |
538 | netif_tx_stop_queue(txq); | |
539 | return NETDEV_TX_BUSY; | |
540 | } | |
541 | ||
542 | /* dma needs to start on a 16 byte aligned address */ | |
543 | byte_offset = CPHYSADDR(skb->data) % 16; | |
544 | ch->skb[ch->dma.desc] = skb; | |
545 | ||
546 | dev->trans_start = jiffies; | |
547 | ||
548 | spin_lock_irqsave(&priv->lock, flags); | |
549 | desc->addr = ((unsigned int) dma_map_single(NULL, skb->data, len, | |
550 | DMA_TO_DEVICE)) - byte_offset; | |
551 | wmb(); | |
552 | desc->ctl = LTQ_DMA_OWN | LTQ_DMA_SOP | LTQ_DMA_EOP | | |
553 | LTQ_DMA_TX_OFFSET(byte_offset) | (len & LTQ_DMA_SIZE_MASK); | |
554 | ch->dma.desc++; | |
555 | ch->dma.desc %= LTQ_DESC_NUM; | |
556 | spin_unlock_irqrestore(&priv->lock, flags); | |
557 | ||
558 | if (ch->dma.desc_base[ch->dma.desc].ctl & LTQ_DMA_OWN) | |
559 | netif_tx_stop_queue(txq); | |
560 | ||
561 | return NETDEV_TX_OK; | |
562 | } | |
563 | ||
564 | static int | |
565 | ltq_etop_change_mtu(struct net_device *dev, int new_mtu) | |
566 | { | |
567 | int ret = eth_change_mtu(dev, new_mtu); | |
568 | ||
569 | if (!ret) { | |
570 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
571 | unsigned long flags; | |
572 | ||
573 | spin_lock_irqsave(&priv->lock, flags); | |
574 | ltq_etop_w32((ETOP_PLEN_UNDER << 16) | new_mtu, | |
575 | LTQ_ETOP_IGPLEN); | |
576 | spin_unlock_irqrestore(&priv->lock, flags); | |
577 | } | |
578 | return ret; | |
579 | } | |
580 | ||
581 | static int | |
582 | ltq_etop_ioctl(struct net_device *dev, struct ifreq *rq, int cmd) | |
583 | { | |
584 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
585 | ||
586 | /* TODO: mii-toll reports "No MII transceiver present!." ?!*/ | |
587 | return phy_mii_ioctl(priv->phydev, rq, cmd); | |
588 | } | |
589 | ||
590 | static int | |
591 | ltq_etop_set_mac_address(struct net_device *dev, void *p) | |
592 | { | |
593 | int ret = eth_mac_addr(dev, p); | |
594 | ||
595 | if (!ret) { | |
596 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
597 | unsigned long flags; | |
598 | ||
599 | /* store the mac for the unicast filter */ | |
600 | spin_lock_irqsave(&priv->lock, flags); | |
601 | ltq_etop_w32(*((u32 *)dev->dev_addr), LTQ_ETOP_MAC_DA0); | |
602 | ltq_etop_w32(*((u16 *)&dev->dev_addr[4]) << 16, | |
603 | LTQ_ETOP_MAC_DA1); | |
604 | spin_unlock_irqrestore(&priv->lock, flags); | |
605 | } | |
606 | return ret; | |
607 | } | |
608 | ||
609 | static void | |
610 | ltq_etop_set_multicast_list(struct net_device *dev) | |
611 | { | |
612 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
613 | unsigned long flags; | |
614 | ||
615 | /* ensure that the unicast filter is not enabled in promiscious mode */ | |
616 | spin_lock_irqsave(&priv->lock, flags); | |
617 | if ((dev->flags & IFF_PROMISC) || (dev->flags & IFF_ALLMULTI)) | |
618 | ltq_etop_w32_mask(ETOP_FTCU, 0, LTQ_ETOP_ENETS0); | |
619 | else | |
620 | ltq_etop_w32_mask(0, ETOP_FTCU, LTQ_ETOP_ENETS0); | |
621 | spin_unlock_irqrestore(&priv->lock, flags); | |
622 | } | |
623 | ||
624 | static u16 | |
625 | ltq_etop_select_queue(struct net_device *dev, struct sk_buff *skb) | |
626 | { | |
627 | /* we are currently only using the first queue */ | |
628 | return 0; | |
629 | } | |
630 | ||
631 | static int | |
632 | ltq_etop_init(struct net_device *dev) | |
633 | { | |
634 | struct ltq_etop_priv *priv = netdev_priv(dev); | |
635 | struct sockaddr mac; | |
636 | int err; | |
43aabec5 | 637 | bool random_mac = false; |
504d4721 JC |
638 | |
639 | ether_setup(dev); | |
640 | dev->watchdog_timeo = 10 * HZ; | |
641 | err = ltq_etop_hw_init(dev); | |
642 | if (err) | |
643 | goto err_hw; | |
644 | ltq_etop_change_mtu(dev, 1500); | |
645 | ||
646 | memcpy(&mac, &priv->pldata->mac, sizeof(struct sockaddr)); | |
647 | if (!is_valid_ether_addr(mac.sa_data)) { | |
648 | pr_warn("etop: invalid MAC, using random\n"); | |
649 | random_ether_addr(mac.sa_data); | |
43aabec5 | 650 | random_mac = true; |
504d4721 JC |
651 | } |
652 | ||
653 | err = ltq_etop_set_mac_address(dev, &mac); | |
654 | if (err) | |
655 | goto err_netdev; | |
43aabec5 DK |
656 | |
657 | /* Set addr_assign_type here, ltq_etop_set_mac_address would reset it. */ | |
658 | if (random_mac) | |
659 | dev->addr_assign_type |= NET_ADDR_RANDOM; | |
660 | ||
504d4721 JC |
661 | ltq_etop_set_multicast_list(dev); |
662 | err = ltq_etop_mdio_init(dev); | |
663 | if (err) | |
664 | goto err_netdev; | |
665 | return 0; | |
666 | ||
667 | err_netdev: | |
668 | unregister_netdev(dev); | |
669 | free_netdev(dev); | |
670 | err_hw: | |
671 | ltq_etop_hw_exit(dev); | |
672 | return err; | |
673 | } | |
674 | ||
675 | static void | |
676 | ltq_etop_tx_timeout(struct net_device *dev) | |
677 | { | |
678 | int err; | |
679 | ||
680 | ltq_etop_hw_exit(dev); | |
681 | err = ltq_etop_hw_init(dev); | |
682 | if (err) | |
683 | goto err_hw; | |
684 | dev->trans_start = jiffies; | |
685 | netif_wake_queue(dev); | |
686 | return; | |
687 | ||
688 | err_hw: | |
689 | ltq_etop_hw_exit(dev); | |
690 | netdev_err(dev, "failed to restart etop after TX timeout\n"); | |
691 | } | |
692 | ||
693 | static const struct net_device_ops ltq_eth_netdev_ops = { | |
694 | .ndo_open = ltq_etop_open, | |
695 | .ndo_stop = ltq_etop_stop, | |
696 | .ndo_start_xmit = ltq_etop_tx, | |
697 | .ndo_change_mtu = ltq_etop_change_mtu, | |
698 | .ndo_do_ioctl = ltq_etop_ioctl, | |
699 | .ndo_set_mac_address = ltq_etop_set_mac_address, | |
700 | .ndo_validate_addr = eth_validate_addr, | |
afc4b13d | 701 | .ndo_set_rx_mode = ltq_etop_set_multicast_list, |
504d4721 JC |
702 | .ndo_select_queue = ltq_etop_select_queue, |
703 | .ndo_init = ltq_etop_init, | |
704 | .ndo_tx_timeout = ltq_etop_tx_timeout, | |
705 | }; | |
706 | ||
707 | static int __init | |
708 | ltq_etop_probe(struct platform_device *pdev) | |
709 | { | |
710 | struct net_device *dev; | |
711 | struct ltq_etop_priv *priv; | |
712 | struct resource *res; | |
713 | int err; | |
714 | int i; | |
715 | ||
716 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
717 | if (!res) { | |
718 | dev_err(&pdev->dev, "failed to get etop resource\n"); | |
719 | err = -ENOENT; | |
720 | goto err_out; | |
721 | } | |
722 | ||
723 | res = devm_request_mem_region(&pdev->dev, res->start, | |
724 | resource_size(res), dev_name(&pdev->dev)); | |
725 | if (!res) { | |
726 | dev_err(&pdev->dev, "failed to request etop resource\n"); | |
727 | err = -EBUSY; | |
728 | goto err_out; | |
729 | } | |
730 | ||
731 | ltq_etop_membase = devm_ioremap_nocache(&pdev->dev, | |
732 | res->start, resource_size(res)); | |
733 | if (!ltq_etop_membase) { | |
734 | dev_err(&pdev->dev, "failed to remap etop engine %d\n", | |
735 | pdev->id); | |
736 | err = -ENOMEM; | |
737 | goto err_out; | |
738 | } | |
739 | ||
740 | dev = alloc_etherdev_mq(sizeof(struct ltq_etop_priv), 4); | |
41de8d4c JP |
741 | if (!dev) { |
742 | err = -ENOMEM; | |
743 | goto err_out; | |
744 | } | |
504d4721 JC |
745 | strcpy(dev->name, "eth%d"); |
746 | dev->netdev_ops = <q_eth_netdev_ops; | |
747 | dev->ethtool_ops = <q_etop_ethtool_ops; | |
748 | priv = netdev_priv(dev); | |
749 | priv->res = res; | |
d1b86507 | 750 | priv->pdev = pdev; |
504d4721 JC |
751 | priv->pldata = dev_get_platdata(&pdev->dev); |
752 | priv->netdev = dev; | |
753 | spin_lock_init(&priv->lock); | |
754 | ||
755 | for (i = 0; i < MAX_DMA_CHAN; i++) { | |
756 | if (IS_TX(i)) | |
757 | netif_napi_add(dev, &priv->ch[i].napi, | |
758 | ltq_etop_poll_tx, 8); | |
759 | else if (IS_RX(i)) | |
760 | netif_napi_add(dev, &priv->ch[i].napi, | |
761 | ltq_etop_poll_rx, 32); | |
762 | priv->ch[i].netdev = dev; | |
763 | } | |
764 | ||
765 | err = register_netdev(dev); | |
766 | if (err) | |
767 | goto err_free; | |
768 | ||
769 | platform_set_drvdata(pdev, dev); | |
770 | return 0; | |
771 | ||
772 | err_free: | |
773 | kfree(dev); | |
774 | err_out: | |
775 | return err; | |
776 | } | |
777 | ||
778 | static int __devexit | |
779 | ltq_etop_remove(struct platform_device *pdev) | |
780 | { | |
781 | struct net_device *dev = platform_get_drvdata(pdev); | |
782 | ||
783 | if (dev) { | |
784 | netif_tx_stop_all_queues(dev); | |
785 | ltq_etop_hw_exit(dev); | |
786 | ltq_etop_mdio_cleanup(dev); | |
787 | unregister_netdev(dev); | |
788 | } | |
789 | return 0; | |
790 | } | |
791 | ||
792 | static struct platform_driver ltq_mii_driver = { | |
793 | .remove = __devexit_p(ltq_etop_remove), | |
794 | .driver = { | |
795 | .name = "ltq_etop", | |
796 | .owner = THIS_MODULE, | |
797 | }, | |
798 | }; | |
799 | ||
800 | int __init | |
801 | init_ltq_etop(void) | |
802 | { | |
803 | int ret = platform_driver_probe(<q_mii_driver, ltq_etop_probe); | |
804 | ||
805 | if (ret) | |
806 | pr_err("ltq_etop: Error registering platfom driver!"); | |
807 | return ret; | |
808 | } | |
809 | ||
810 | static void __exit | |
811 | exit_ltq_etop(void) | |
812 | { | |
813 | platform_driver_unregister(<q_mii_driver); | |
814 | } | |
815 | ||
816 | module_init(init_ltq_etop); | |
817 | module_exit(exit_ltq_etop); | |
818 | ||
819 | MODULE_AUTHOR("John Crispin <blogic@openwrt.org>"); | |
820 | MODULE_DESCRIPTION("Lantiq SoC ETOP"); | |
821 | MODULE_LICENSE("GPL"); |