Commit | Line | Data |
---|---|---|
225c7b1f RD |
1 | /* |
2 | * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved. | |
3 | * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved. | |
51a379d0 | 4 | * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies. All rights reserved. |
225c7b1f RD |
5 | * Copyright (c) 2006, 2007 Cisco Systems, Inc. All rights reserved. |
6 | * | |
7 | * This software is available to you under a choice of one of two | |
8 | * licenses. You may choose to be licensed under the terms of the GNU | |
9 | * General Public License (GPL) Version 2, available from the file | |
10 | * COPYING in the main directory of this source tree, or the | |
11 | * OpenIB.org BSD license below: | |
12 | * | |
13 | * Redistribution and use in source and binary forms, with or | |
14 | * without modification, are permitted provided that the following | |
15 | * conditions are met: | |
16 | * | |
17 | * - Redistributions of source code must retain the above | |
18 | * copyright notice, this list of conditions and the following | |
19 | * disclaimer. | |
20 | * | |
21 | * - Redistributions in binary form must reproduce the above | |
22 | * copyright notice, this list of conditions and the following | |
23 | * disclaimer in the documentation and/or other materials | |
24 | * provided with the distribution. | |
25 | * | |
26 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
27 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
28 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
29 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
30 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
31 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
32 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
33 | * SOFTWARE. | |
34 | */ | |
35 | ||
36 | #include <linux/module.h> | |
37 | #include <linux/init.h> | |
38 | #include <linux/errno.h> | |
39 | #include <linux/pci.h> | |
40 | #include <linux/dma-mapping.h> | |
5a0e3ad6 | 41 | #include <linux/slab.h> |
c1b43dca | 42 | #include <linux/io-mapping.h> |
ab9c17a0 | 43 | #include <linux/delay.h> |
90b1ebe7 | 44 | #include <linux/netdevice.h> |
225c7b1f RD |
45 | |
46 | #include <linux/mlx4/device.h> | |
47 | #include <linux/mlx4/doorbell.h> | |
48 | ||
49 | #include "mlx4.h" | |
50 | #include "fw.h" | |
51 | #include "icm.h" | |
52 | ||
53 | MODULE_AUTHOR("Roland Dreier"); | |
54 | MODULE_DESCRIPTION("Mellanox ConnectX HCA low-level driver"); | |
55 | MODULE_LICENSE("Dual BSD/GPL"); | |
56 | MODULE_VERSION(DRV_VERSION); | |
57 | ||
27bf91d6 YP |
58 | struct workqueue_struct *mlx4_wq; |
59 | ||
225c7b1f RD |
60 | #ifdef CONFIG_MLX4_DEBUG |
61 | ||
62 | int mlx4_debug_level = 0; | |
63 | module_param_named(debug_level, mlx4_debug_level, int, 0644); | |
64 | MODULE_PARM_DESC(debug_level, "Enable debug tracing if > 0"); | |
65 | ||
66 | #endif /* CONFIG_MLX4_DEBUG */ | |
67 | ||
68 | #ifdef CONFIG_PCI_MSI | |
69 | ||
08fb1055 | 70 | static int msi_x = 1; |
225c7b1f RD |
71 | module_param(msi_x, int, 0444); |
72 | MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero"); | |
73 | ||
74 | #else /* CONFIG_PCI_MSI */ | |
75 | ||
76 | #define msi_x (0) | |
77 | ||
78 | #endif /* CONFIG_PCI_MSI */ | |
79 | ||
ab9c17a0 JM |
80 | static int num_vfs; |
81 | module_param(num_vfs, int, 0444); | |
82 | MODULE_PARM_DESC(num_vfs, "enable #num_vfs functions if num_vfs > 0"); | |
83 | ||
84 | static int probe_vf; | |
85 | module_param(probe_vf, int, 0644); | |
86 | MODULE_PARM_DESC(probe_vf, "number of vfs to probe by pf driver (num_vfs > 0)"); | |
87 | ||
0ec2c0f8 EE |
88 | int mlx4_log_num_mgm_entry_size = 10; |
89 | module_param_named(log_num_mgm_entry_size, | |
90 | mlx4_log_num_mgm_entry_size, int, 0444); | |
91 | MODULE_PARM_DESC(log_num_mgm_entry_size, "log mgm size, that defines the num" | |
92 | " of qp per mcg, for example:" | |
93 | " 10 gives 248.range: 9<=" | |
0ff1fb65 HHZ |
94 | " log_num_mgm_entry_size <= 12." |
95 | " Not in use with device managed" | |
96 | " flow steering"); | |
0ec2c0f8 | 97 | |
ab9c17a0 JM |
98 | #define MLX4_VF (1 << 0) |
99 | ||
100 | #define HCA_GLOBAL_CAP_MASK 0 | |
101 | #define PF_CONTEXT_BEHAVIOUR_MASK 0 | |
102 | ||
f33afc26 | 103 | static char mlx4_version[] __devinitdata = |
225c7b1f RD |
104 | DRV_NAME ": Mellanox ConnectX core driver v" |
105 | DRV_VERSION " (" DRV_RELDATE ")\n"; | |
106 | ||
107 | static struct mlx4_profile default_profile = { | |
ab9c17a0 | 108 | .num_qp = 1 << 18, |
225c7b1f | 109 | .num_srq = 1 << 16, |
c9f2ba5e | 110 | .rdmarc_per_qp = 1 << 4, |
225c7b1f RD |
111 | .num_cq = 1 << 16, |
112 | .num_mcg = 1 << 13, | |
ab9c17a0 | 113 | .num_mpt = 1 << 19, |
9fd7a1e1 | 114 | .num_mtt = 1 << 20, /* It is really num mtt segements */ |
225c7b1f RD |
115 | }; |
116 | ||
ab9c17a0 | 117 | static int log_num_mac = 7; |
93fc9e1b YP |
118 | module_param_named(log_num_mac, log_num_mac, int, 0444); |
119 | MODULE_PARM_DESC(log_num_mac, "Log2 max number of MACs per ETH port (1-7)"); | |
120 | ||
121 | static int log_num_vlan; | |
122 | module_param_named(log_num_vlan, log_num_vlan, int, 0444); | |
123 | MODULE_PARM_DESC(log_num_vlan, "Log2 max number of VLANs per ETH port (0-7)"); | |
cb29688a OG |
124 | /* Log2 max number of VLANs per ETH port (0-7) */ |
125 | #define MLX4_LOG_NUM_VLANS 7 | |
93fc9e1b | 126 | |
eb939922 | 127 | static bool use_prio; |
93fc9e1b YP |
128 | module_param_named(use_prio, use_prio, bool, 0444); |
129 | MODULE_PARM_DESC(use_prio, "Enable steering by VLAN priority on ETH ports " | |
130 | "(0/1, default 0)"); | |
131 | ||
2b8fb286 | 132 | int log_mtts_per_seg = ilog2(MLX4_MTT_ENTRY_PER_SEG); |
ab6bf42e | 133 | module_param_named(log_mtts_per_seg, log_mtts_per_seg, int, 0444); |
0498628f | 134 | MODULE_PARM_DESC(log_mtts_per_seg, "Log2 number of MTT entries per segment (1-7)"); |
ab6bf42e | 135 | |
8d0fc7b6 | 136 | static int port_type_array[2] = {MLX4_PORT_TYPE_NONE, MLX4_PORT_TYPE_NONE}; |
ab9c17a0 JM |
137 | static int arr_argc = 2; |
138 | module_param_array(port_type_array, int, &arr_argc, 0444); | |
8d0fc7b6 YP |
139 | MODULE_PARM_DESC(port_type_array, "Array of port types: HW_DEFAULT (0) is default " |
140 | "1 for IB, 2 for Ethernet"); | |
ab9c17a0 JM |
141 | |
142 | struct mlx4_port_config { | |
143 | struct list_head list; | |
144 | enum mlx4_port_type port_type[MLX4_MAX_PORTS + 1]; | |
145 | struct pci_dev *pdev; | |
146 | }; | |
147 | ||
27bf91d6 YP |
148 | int mlx4_check_port_params(struct mlx4_dev *dev, |
149 | enum mlx4_port_type *port_type) | |
7ff93f8b YP |
150 | { |
151 | int i; | |
152 | ||
153 | for (i = 0; i < dev->caps.num_ports - 1; i++) { | |
27bf91d6 YP |
154 | if (port_type[i] != port_type[i + 1]) { |
155 | if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP)) { | |
156 | mlx4_err(dev, "Only same port types supported " | |
157 | "on this HCA, aborting.\n"); | |
158 | return -EINVAL; | |
159 | } | |
160 | if (port_type[i] == MLX4_PORT_TYPE_ETH && | |
161 | port_type[i + 1] == MLX4_PORT_TYPE_IB) | |
162 | return -EINVAL; | |
7ff93f8b YP |
163 | } |
164 | } | |
7ff93f8b YP |
165 | |
166 | for (i = 0; i < dev->caps.num_ports; i++) { | |
167 | if (!(port_type[i] & dev->caps.supported_type[i+1])) { | |
168 | mlx4_err(dev, "Requested port type for port %d is not " | |
169 | "supported on this HCA\n", i + 1); | |
170 | return -EINVAL; | |
171 | } | |
172 | } | |
173 | return 0; | |
174 | } | |
175 | ||
176 | static void mlx4_set_port_mask(struct mlx4_dev *dev) | |
177 | { | |
178 | int i; | |
179 | ||
7ff93f8b | 180 | for (i = 1; i <= dev->caps.num_ports; ++i) |
65dab25d | 181 | dev->caps.port_mask[i] = dev->caps.port_type[i]; |
7ff93f8b | 182 | } |
f2a3f6a3 | 183 | |
3d73c288 | 184 | static int mlx4_dev_cap(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap) |
225c7b1f RD |
185 | { |
186 | int err; | |
5ae2a7a8 | 187 | int i; |
225c7b1f RD |
188 | |
189 | err = mlx4_QUERY_DEV_CAP(dev, dev_cap); | |
190 | if (err) { | |
191 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n"); | |
192 | return err; | |
193 | } | |
194 | ||
195 | if (dev_cap->min_page_sz > PAGE_SIZE) { | |
196 | mlx4_err(dev, "HCA minimum page size of %d bigger than " | |
197 | "kernel PAGE_SIZE of %ld, aborting.\n", | |
198 | dev_cap->min_page_sz, PAGE_SIZE); | |
199 | return -ENODEV; | |
200 | } | |
201 | if (dev_cap->num_ports > MLX4_MAX_PORTS) { | |
202 | mlx4_err(dev, "HCA has %d ports, but we only support %d, " | |
203 | "aborting.\n", | |
204 | dev_cap->num_ports, MLX4_MAX_PORTS); | |
205 | return -ENODEV; | |
206 | } | |
207 | ||
208 | if (dev_cap->uar_size > pci_resource_len(dev->pdev, 2)) { | |
209 | mlx4_err(dev, "HCA reported UAR size of 0x%x bigger than " | |
210 | "PCI resource 2 size of 0x%llx, aborting.\n", | |
211 | dev_cap->uar_size, | |
212 | (unsigned long long) pci_resource_len(dev->pdev, 2)); | |
213 | return -ENODEV; | |
214 | } | |
215 | ||
216 | dev->caps.num_ports = dev_cap->num_ports; | |
3fc929e2 | 217 | dev->phys_caps.num_phys_eqs = MLX4_MAX_EQ_NUM; |
5ae2a7a8 RD |
218 | for (i = 1; i <= dev->caps.num_ports; ++i) { |
219 | dev->caps.vl_cap[i] = dev_cap->max_vl[i]; | |
b79acb49 | 220 | dev->caps.ib_mtu_cap[i] = dev_cap->ib_mtu[i]; |
6634961c JM |
221 | dev->phys_caps.gid_phys_table_len[i] = dev_cap->max_gids[i]; |
222 | dev->phys_caps.pkey_phys_table_len[i] = dev_cap->max_pkeys[i]; | |
223 | /* set gid and pkey table operating lengths by default | |
224 | * to non-sriov values */ | |
5ae2a7a8 RD |
225 | dev->caps.gid_table_len[i] = dev_cap->max_gids[i]; |
226 | dev->caps.pkey_table_len[i] = dev_cap->max_pkeys[i]; | |
227 | dev->caps.port_width_cap[i] = dev_cap->max_port_width[i]; | |
b79acb49 YP |
228 | dev->caps.eth_mtu_cap[i] = dev_cap->eth_mtu[i]; |
229 | dev->caps.def_mac[i] = dev_cap->def_mac[i]; | |
7ff93f8b | 230 | dev->caps.supported_type[i] = dev_cap->supported_port_types[i]; |
8d0fc7b6 YP |
231 | dev->caps.suggested_type[i] = dev_cap->suggested_type[i]; |
232 | dev->caps.default_sense[i] = dev_cap->default_sense[i]; | |
7699517d YP |
233 | dev->caps.trans_type[i] = dev_cap->trans_type[i]; |
234 | dev->caps.vendor_oui[i] = dev_cap->vendor_oui[i]; | |
235 | dev->caps.wavelength[i] = dev_cap->wavelength[i]; | |
236 | dev->caps.trans_code[i] = dev_cap->trans_code[i]; | |
5ae2a7a8 RD |
237 | } |
238 | ||
ab9c17a0 | 239 | dev->caps.uar_page_size = PAGE_SIZE; |
225c7b1f | 240 | dev->caps.num_uars = dev_cap->uar_size / PAGE_SIZE; |
225c7b1f RD |
241 | dev->caps.local_ca_ack_delay = dev_cap->local_ca_ack_delay; |
242 | dev->caps.bf_reg_size = dev_cap->bf_reg_size; | |
243 | dev->caps.bf_regs_per_page = dev_cap->bf_regs_per_page; | |
244 | dev->caps.max_sq_sg = dev_cap->max_sq_sg; | |
245 | dev->caps.max_rq_sg = dev_cap->max_rq_sg; | |
246 | dev->caps.max_wqes = dev_cap->max_qp_sz; | |
247 | dev->caps.max_qp_init_rdma = dev_cap->max_requester_per_qp; | |
225c7b1f RD |
248 | dev->caps.max_srq_wqes = dev_cap->max_srq_sz; |
249 | dev->caps.max_srq_sge = dev_cap->max_rq_sg - 1; | |
250 | dev->caps.reserved_srqs = dev_cap->reserved_srqs; | |
251 | dev->caps.max_sq_desc_sz = dev_cap->max_sq_desc_sz; | |
252 | dev->caps.max_rq_desc_sz = dev_cap->max_rq_desc_sz; | |
225c7b1f RD |
253 | /* |
254 | * Subtract 1 from the limit because we need to allocate a | |
255 | * spare CQE so the HCA HW can tell the difference between an | |
256 | * empty CQ and a full CQ. | |
257 | */ | |
258 | dev->caps.max_cqes = dev_cap->max_cq_sz - 1; | |
259 | dev->caps.reserved_cqs = dev_cap->reserved_cqs; | |
260 | dev->caps.reserved_eqs = dev_cap->reserved_eqs; | |
2b8fb286 | 261 | dev->caps.reserved_mtts = dev_cap->reserved_mtts; |
225c7b1f | 262 | dev->caps.reserved_mrws = dev_cap->reserved_mrws; |
ab9c17a0 JM |
263 | |
264 | /* The first 128 UARs are used for EQ doorbells */ | |
265 | dev->caps.reserved_uars = max_t(int, 128, dev_cap->reserved_uars); | |
225c7b1f | 266 | dev->caps.reserved_pds = dev_cap->reserved_pds; |
012a8ff5 SH |
267 | dev->caps.reserved_xrcds = (dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC) ? |
268 | dev_cap->reserved_xrcds : 0; | |
269 | dev->caps.max_xrcds = (dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC) ? | |
270 | dev_cap->max_xrcds : 0; | |
2b8fb286 MA |
271 | dev->caps.mtt_entry_sz = dev_cap->mtt_entry_sz; |
272 | ||
149983af | 273 | dev->caps.max_msg_sz = dev_cap->max_msg_sz; |
225c7b1f RD |
274 | dev->caps.page_size_cap = ~(u32) (dev_cap->min_page_sz - 1); |
275 | dev->caps.flags = dev_cap->flags; | |
b3416f44 | 276 | dev->caps.flags2 = dev_cap->flags2; |
95d04f07 RD |
277 | dev->caps.bmme_flags = dev_cap->bmme_flags; |
278 | dev->caps.reserved_lkey = dev_cap->reserved_lkey; | |
225c7b1f | 279 | dev->caps.stat_rate_support = dev_cap->stat_rate_support; |
b832be1e | 280 | dev->caps.max_gso_sz = dev_cap->max_gso_sz; |
b3416f44 | 281 | dev->caps.max_rss_tbl_sz = dev_cap->max_rss_tbl_sz; |
225c7b1f | 282 | |
0ff1fb65 HHZ |
283 | if (dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_FS_EN) { |
284 | dev->caps.steering_mode = MLX4_STEERING_MODE_DEVICE_MANAGED; | |
285 | dev->caps.num_qp_per_mgm = dev_cap->fs_max_num_qp_per_entry; | |
286 | dev->caps.fs_log_max_ucast_qp_range_size = | |
287 | dev_cap->fs_log_max_ucast_qp_range_size; | |
c96d97f4 | 288 | } else { |
0ff1fb65 HHZ |
289 | if (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_UC_STEER && |
290 | dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER) { | |
291 | dev->caps.steering_mode = MLX4_STEERING_MODE_B0; | |
292 | } else { | |
293 | dev->caps.steering_mode = MLX4_STEERING_MODE_A0; | |
c96d97f4 | 294 | |
0ff1fb65 HHZ |
295 | if (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_UC_STEER || |
296 | dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER) | |
297 | mlx4_warn(dev, "Must have UC_STEER and MC_STEER flags " | |
298 | "set to use B0 steering. Falling back to A0 steering mode.\n"); | |
299 | } | |
300 | dev->caps.num_qp_per_mgm = mlx4_get_qp_per_mgm(dev); | |
c96d97f4 HHZ |
301 | } |
302 | mlx4_dbg(dev, "Steering mode is: %s\n", | |
303 | mlx4_steering_mode_str(dev->caps.steering_mode)); | |
c96d97f4 | 304 | |
58a60168 YP |
305 | /* Sense port always allowed on supported devices for ConnectX1 and 2 */ |
306 | if (dev->pdev->device != 0x1003) | |
307 | dev->caps.flags |= MLX4_DEV_CAP_FLAG_SENSE_SUPPORT; | |
308 | ||
93fc9e1b | 309 | dev->caps.log_num_macs = log_num_mac; |
cb29688a | 310 | dev->caps.log_num_vlans = MLX4_LOG_NUM_VLANS; |
93fc9e1b YP |
311 | dev->caps.log_num_prios = use_prio ? 3 : 0; |
312 | ||
313 | for (i = 1; i <= dev->caps.num_ports; ++i) { | |
ab9c17a0 JM |
314 | dev->caps.port_type[i] = MLX4_PORT_TYPE_NONE; |
315 | if (dev->caps.supported_type[i]) { | |
316 | /* if only ETH is supported - assign ETH */ | |
317 | if (dev->caps.supported_type[i] == MLX4_PORT_TYPE_ETH) | |
318 | dev->caps.port_type[i] = MLX4_PORT_TYPE_ETH; | |
105c320f | 319 | /* if only IB is supported, assign IB */ |
ab9c17a0 | 320 | else if (dev->caps.supported_type[i] == |
105c320f JM |
321 | MLX4_PORT_TYPE_IB) |
322 | dev->caps.port_type[i] = MLX4_PORT_TYPE_IB; | |
ab9c17a0 | 323 | else { |
105c320f JM |
324 | /* if IB and ETH are supported, we set the port |
325 | * type according to user selection of port type; | |
326 | * if user selected none, take the FW hint */ | |
327 | if (port_type_array[i - 1] == MLX4_PORT_TYPE_NONE) | |
8d0fc7b6 YP |
328 | dev->caps.port_type[i] = dev->caps.suggested_type[i] ? |
329 | MLX4_PORT_TYPE_ETH : MLX4_PORT_TYPE_IB; | |
ab9c17a0 | 330 | else |
105c320f | 331 | dev->caps.port_type[i] = port_type_array[i - 1]; |
ab9c17a0 JM |
332 | } |
333 | } | |
8d0fc7b6 YP |
334 | /* |
335 | * Link sensing is allowed on the port if 3 conditions are true: | |
336 | * 1. Both protocols are supported on the port. | |
337 | * 2. Different types are supported on the port | |
338 | * 3. FW declared that it supports link sensing | |
339 | */ | |
27bf91d6 | 340 | mlx4_priv(dev)->sense.sense_allowed[i] = |
58a60168 | 341 | ((dev->caps.supported_type[i] == MLX4_PORT_TYPE_AUTO) && |
8d0fc7b6 | 342 | (dev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP) && |
58a60168 | 343 | (dev->caps.flags & MLX4_DEV_CAP_FLAG_SENSE_SUPPORT)); |
7ff93f8b | 344 | |
8d0fc7b6 YP |
345 | /* |
346 | * If "default_sense" bit is set, we move the port to "AUTO" mode | |
347 | * and perform sense_port FW command to try and set the correct | |
348 | * port type from beginning | |
349 | */ | |
46c46747 | 350 | if (mlx4_priv(dev)->sense.sense_allowed[i] && dev->caps.default_sense[i]) { |
8d0fc7b6 YP |
351 | enum mlx4_port_type sensed_port = MLX4_PORT_TYPE_NONE; |
352 | dev->caps.possible_type[i] = MLX4_PORT_TYPE_AUTO; | |
353 | mlx4_SENSE_PORT(dev, i, &sensed_port); | |
354 | if (sensed_port != MLX4_PORT_TYPE_NONE) | |
355 | dev->caps.port_type[i] = sensed_port; | |
356 | } else { | |
357 | dev->caps.possible_type[i] = dev->caps.port_type[i]; | |
358 | } | |
359 | ||
93fc9e1b YP |
360 | if (dev->caps.log_num_macs > dev_cap->log_max_macs[i]) { |
361 | dev->caps.log_num_macs = dev_cap->log_max_macs[i]; | |
362 | mlx4_warn(dev, "Requested number of MACs is too much " | |
363 | "for port %d, reducing to %d.\n", | |
364 | i, 1 << dev->caps.log_num_macs); | |
365 | } | |
366 | if (dev->caps.log_num_vlans > dev_cap->log_max_vlans[i]) { | |
367 | dev->caps.log_num_vlans = dev_cap->log_max_vlans[i]; | |
368 | mlx4_warn(dev, "Requested number of VLANs is too much " | |
369 | "for port %d, reducing to %d.\n", | |
370 | i, 1 << dev->caps.log_num_vlans); | |
371 | } | |
372 | } | |
373 | ||
f2a3f6a3 OG |
374 | dev->caps.max_counters = 1 << ilog2(dev_cap->max_counters); |
375 | ||
93fc9e1b YP |
376 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW] = dev_cap->reserved_qps; |
377 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_ETH_ADDR] = | |
378 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_ADDR] = | |
379 | (1 << dev->caps.log_num_macs) * | |
380 | (1 << dev->caps.log_num_vlans) * | |
381 | (1 << dev->caps.log_num_prios) * | |
382 | dev->caps.num_ports; | |
383 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_EXCH] = MLX4_NUM_FEXCH; | |
384 | ||
385 | dev->caps.reserved_qps = dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW] + | |
386 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_ETH_ADDR] + | |
387 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_ADDR] + | |
388 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_EXCH]; | |
389 | ||
225c7b1f RD |
390 | return 0; |
391 | } | |
ab9c17a0 JM |
392 | /*The function checks if there are live vf, return the num of them*/ |
393 | static int mlx4_how_many_lives_vf(struct mlx4_dev *dev) | |
394 | { | |
395 | struct mlx4_priv *priv = mlx4_priv(dev); | |
396 | struct mlx4_slave_state *s_state; | |
397 | int i; | |
398 | int ret = 0; | |
399 | ||
400 | for (i = 1/*the ppf is 0*/; i < dev->num_slaves; ++i) { | |
401 | s_state = &priv->mfunc.master.slave_state[i]; | |
402 | if (s_state->active && s_state->last_cmd != | |
403 | MLX4_COMM_CMD_RESET) { | |
404 | mlx4_warn(dev, "%s: slave: %d is still active\n", | |
405 | __func__, i); | |
406 | ret++; | |
407 | } | |
408 | } | |
409 | return ret; | |
410 | } | |
411 | ||
396f2feb JM |
412 | int mlx4_get_parav_qkey(struct mlx4_dev *dev, u32 qpn, u32 *qkey) |
413 | { | |
414 | u32 qk = MLX4_RESERVED_QKEY_BASE; | |
415 | if (qpn >= dev->caps.base_tunnel_sqpn + 8 * MLX4_MFUNC_MAX || | |
416 | qpn < dev->caps.sqp_start) | |
417 | return -EINVAL; | |
418 | ||
419 | if (qpn >= dev->caps.base_tunnel_sqpn) | |
420 | /* tunnel qp */ | |
421 | qk += qpn - dev->caps.base_tunnel_sqpn; | |
422 | else | |
423 | qk += qpn - dev->caps.sqp_start; | |
424 | *qkey = qk; | |
425 | return 0; | |
426 | } | |
427 | EXPORT_SYMBOL(mlx4_get_parav_qkey); | |
428 | ||
e10903b0 | 429 | int mlx4_is_slave_active(struct mlx4_dev *dev, int slave) |
ab9c17a0 JM |
430 | { |
431 | struct mlx4_priv *priv = mlx4_priv(dev); | |
432 | struct mlx4_slave_state *s_slave; | |
433 | ||
434 | if (!mlx4_is_master(dev)) | |
435 | return 0; | |
436 | ||
437 | s_slave = &priv->mfunc.master.slave_state[slave]; | |
438 | return !!s_slave->active; | |
439 | } | |
440 | EXPORT_SYMBOL(mlx4_is_slave_active); | |
441 | ||
442 | static int mlx4_slave_cap(struct mlx4_dev *dev) | |
443 | { | |
444 | int err; | |
445 | u32 page_size; | |
446 | struct mlx4_dev_cap dev_cap; | |
447 | struct mlx4_func_cap func_cap; | |
448 | struct mlx4_init_hca_param hca_param; | |
449 | int i; | |
450 | ||
451 | memset(&hca_param, 0, sizeof(hca_param)); | |
452 | err = mlx4_QUERY_HCA(dev, &hca_param); | |
453 | if (err) { | |
454 | mlx4_err(dev, "QUERY_HCA command failed, aborting.\n"); | |
455 | return err; | |
456 | } | |
457 | ||
458 | /*fail if the hca has an unknown capability */ | |
459 | if ((hca_param.global_caps | HCA_GLOBAL_CAP_MASK) != | |
460 | HCA_GLOBAL_CAP_MASK) { | |
461 | mlx4_err(dev, "Unknown hca global capabilities\n"); | |
462 | return -ENOSYS; | |
463 | } | |
464 | ||
465 | mlx4_log_num_mgm_entry_size = hca_param.log_mc_entry_sz; | |
466 | ||
467 | memset(&dev_cap, 0, sizeof(dev_cap)); | |
b91cb3eb | 468 | dev->caps.max_qp_dest_rdma = 1 << hca_param.log_rd_per_qp; |
ab9c17a0 JM |
469 | err = mlx4_dev_cap(dev, &dev_cap); |
470 | if (err) { | |
471 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n"); | |
472 | return err; | |
473 | } | |
474 | ||
b91cb3eb JM |
475 | err = mlx4_QUERY_FW(dev); |
476 | if (err) | |
477 | mlx4_err(dev, "QUERY_FW command failed: could not get FW version.\n"); | |
478 | ||
ab9c17a0 JM |
479 | page_size = ~dev->caps.page_size_cap + 1; |
480 | mlx4_warn(dev, "HCA minimum page size:%d\n", page_size); | |
481 | if (page_size > PAGE_SIZE) { | |
482 | mlx4_err(dev, "HCA minimum page size of %d bigger than " | |
483 | "kernel PAGE_SIZE of %ld, aborting.\n", | |
484 | page_size, PAGE_SIZE); | |
485 | return -ENODEV; | |
486 | } | |
487 | ||
488 | /* slave gets uar page size from QUERY_HCA fw command */ | |
489 | dev->caps.uar_page_size = 1 << (hca_param.uar_page_sz + 12); | |
490 | ||
491 | /* TODO: relax this assumption */ | |
492 | if (dev->caps.uar_page_size != PAGE_SIZE) { | |
493 | mlx4_err(dev, "UAR size:%d != kernel PAGE_SIZE of %ld\n", | |
494 | dev->caps.uar_page_size, PAGE_SIZE); | |
495 | return -ENODEV; | |
496 | } | |
497 | ||
498 | memset(&func_cap, 0, sizeof(func_cap)); | |
499 | err = mlx4_QUERY_FUNC_CAP(dev, &func_cap); | |
500 | if (err) { | |
501 | mlx4_err(dev, "QUERY_FUNC_CAP command failed, aborting.\n"); | |
502 | return err; | |
503 | } | |
504 | ||
505 | if ((func_cap.pf_context_behaviour | PF_CONTEXT_BEHAVIOUR_MASK) != | |
506 | PF_CONTEXT_BEHAVIOUR_MASK) { | |
507 | mlx4_err(dev, "Unknown pf context behaviour\n"); | |
508 | return -ENOSYS; | |
509 | } | |
510 | ||
ab9c17a0 JM |
511 | dev->caps.num_ports = func_cap.num_ports; |
512 | dev->caps.num_qps = func_cap.qp_quota; | |
513 | dev->caps.num_srqs = func_cap.srq_quota; | |
514 | dev->caps.num_cqs = func_cap.cq_quota; | |
515 | dev->caps.num_eqs = func_cap.max_eq; | |
516 | dev->caps.reserved_eqs = func_cap.reserved_eq; | |
517 | dev->caps.num_mpts = func_cap.mpt_quota; | |
518 | dev->caps.num_mtts = func_cap.mtt_quota; | |
519 | dev->caps.num_pds = MLX4_NUM_PDS; | |
520 | dev->caps.num_mgms = 0; | |
521 | dev->caps.num_amgms = 0; | |
522 | ||
ab9c17a0 JM |
523 | if (dev->caps.num_ports > MLX4_MAX_PORTS) { |
524 | mlx4_err(dev, "HCA has %d ports, but we only support %d, " | |
525 | "aborting.\n", dev->caps.num_ports, MLX4_MAX_PORTS); | |
526 | return -ENODEV; | |
527 | } | |
528 | ||
6634961c | 529 | for (i = 1; i <= dev->caps.num_ports; ++i) { |
6230bb23 | 530 | dev->caps.port_mask[i] = dev->caps.port_type[i]; |
6634961c JM |
531 | if (mlx4_get_slave_pkey_gid_tbl_len(dev, i, |
532 | &dev->caps.gid_table_len[i], | |
533 | &dev->caps.pkey_table_len[i])) | |
534 | return -ENODEV; | |
535 | } | |
6230bb23 | 536 | |
ab9c17a0 JM |
537 | if (dev->caps.uar_page_size * (dev->caps.num_uars - |
538 | dev->caps.reserved_uars) > | |
539 | pci_resource_len(dev->pdev, 2)) { | |
540 | mlx4_err(dev, "HCA reported UAR region size of 0x%x bigger than " | |
541 | "PCI resource 2 size of 0x%llx, aborting.\n", | |
542 | dev->caps.uar_page_size * dev->caps.num_uars, | |
543 | (unsigned long long) pci_resource_len(dev->pdev, 2)); | |
544 | return -ENODEV; | |
545 | } | |
546 | ||
ab9c17a0 JM |
547 | return 0; |
548 | } | |
225c7b1f | 549 | |
7ff93f8b YP |
550 | /* |
551 | * Change the port configuration of the device. | |
552 | * Every user of this function must hold the port mutex. | |
553 | */ | |
27bf91d6 YP |
554 | int mlx4_change_port_types(struct mlx4_dev *dev, |
555 | enum mlx4_port_type *port_types) | |
7ff93f8b YP |
556 | { |
557 | int err = 0; | |
558 | int change = 0; | |
559 | int port; | |
560 | ||
561 | for (port = 0; port < dev->caps.num_ports; port++) { | |
27bf91d6 YP |
562 | /* Change the port type only if the new type is different |
563 | * from the current, and not set to Auto */ | |
3d8f9308 | 564 | if (port_types[port] != dev->caps.port_type[port + 1]) |
7ff93f8b | 565 | change = 1; |
7ff93f8b YP |
566 | } |
567 | if (change) { | |
568 | mlx4_unregister_device(dev); | |
569 | for (port = 1; port <= dev->caps.num_ports; port++) { | |
570 | mlx4_CLOSE_PORT(dev, port); | |
1e0f03d5 | 571 | dev->caps.port_type[port] = port_types[port - 1]; |
6634961c | 572 | err = mlx4_SET_PORT(dev, port, -1); |
7ff93f8b YP |
573 | if (err) { |
574 | mlx4_err(dev, "Failed to set port %d, " | |
575 | "aborting\n", port); | |
576 | goto out; | |
577 | } | |
578 | } | |
579 | mlx4_set_port_mask(dev); | |
580 | err = mlx4_register_device(dev); | |
581 | } | |
582 | ||
583 | out: | |
584 | return err; | |
585 | } | |
586 | ||
587 | static ssize_t show_port_type(struct device *dev, | |
588 | struct device_attribute *attr, | |
589 | char *buf) | |
590 | { | |
591 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
592 | port_attr); | |
593 | struct mlx4_dev *mdev = info->dev; | |
27bf91d6 YP |
594 | char type[8]; |
595 | ||
596 | sprintf(type, "%s", | |
597 | (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_IB) ? | |
598 | "ib" : "eth"); | |
599 | if (mdev->caps.possible_type[info->port] == MLX4_PORT_TYPE_AUTO) | |
600 | sprintf(buf, "auto (%s)\n", type); | |
601 | else | |
602 | sprintf(buf, "%s\n", type); | |
7ff93f8b | 603 | |
27bf91d6 | 604 | return strlen(buf); |
7ff93f8b YP |
605 | } |
606 | ||
607 | static ssize_t set_port_type(struct device *dev, | |
608 | struct device_attribute *attr, | |
609 | const char *buf, size_t count) | |
610 | { | |
611 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
612 | port_attr); | |
613 | struct mlx4_dev *mdev = info->dev; | |
614 | struct mlx4_priv *priv = mlx4_priv(mdev); | |
615 | enum mlx4_port_type types[MLX4_MAX_PORTS]; | |
27bf91d6 | 616 | enum mlx4_port_type new_types[MLX4_MAX_PORTS]; |
7ff93f8b YP |
617 | int i; |
618 | int err = 0; | |
619 | ||
620 | if (!strcmp(buf, "ib\n")) | |
621 | info->tmp_type = MLX4_PORT_TYPE_IB; | |
622 | else if (!strcmp(buf, "eth\n")) | |
623 | info->tmp_type = MLX4_PORT_TYPE_ETH; | |
27bf91d6 YP |
624 | else if (!strcmp(buf, "auto\n")) |
625 | info->tmp_type = MLX4_PORT_TYPE_AUTO; | |
7ff93f8b YP |
626 | else { |
627 | mlx4_err(mdev, "%s is not supported port type\n", buf); | |
628 | return -EINVAL; | |
629 | } | |
630 | ||
27bf91d6 | 631 | mlx4_stop_sense(mdev); |
7ff93f8b | 632 | mutex_lock(&priv->port_mutex); |
27bf91d6 YP |
633 | /* Possible type is always the one that was delivered */ |
634 | mdev->caps.possible_type[info->port] = info->tmp_type; | |
635 | ||
636 | for (i = 0; i < mdev->caps.num_ports; i++) { | |
7ff93f8b | 637 | types[i] = priv->port[i+1].tmp_type ? priv->port[i+1].tmp_type : |
27bf91d6 YP |
638 | mdev->caps.possible_type[i+1]; |
639 | if (types[i] == MLX4_PORT_TYPE_AUTO) | |
640 | types[i] = mdev->caps.port_type[i+1]; | |
641 | } | |
7ff93f8b | 642 | |
58a60168 YP |
643 | if (!(mdev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP) && |
644 | !(mdev->caps.flags & MLX4_DEV_CAP_FLAG_SENSE_SUPPORT)) { | |
27bf91d6 YP |
645 | for (i = 1; i <= mdev->caps.num_ports; i++) { |
646 | if (mdev->caps.possible_type[i] == MLX4_PORT_TYPE_AUTO) { | |
647 | mdev->caps.possible_type[i] = mdev->caps.port_type[i]; | |
648 | err = -EINVAL; | |
649 | } | |
650 | } | |
651 | } | |
652 | if (err) { | |
653 | mlx4_err(mdev, "Auto sensing is not supported on this HCA. " | |
654 | "Set only 'eth' or 'ib' for both ports " | |
655 | "(should be the same)\n"); | |
656 | goto out; | |
657 | } | |
658 | ||
659 | mlx4_do_sense_ports(mdev, new_types, types); | |
660 | ||
661 | err = mlx4_check_port_params(mdev, new_types); | |
7ff93f8b YP |
662 | if (err) |
663 | goto out; | |
664 | ||
27bf91d6 YP |
665 | /* We are about to apply the changes after the configuration |
666 | * was verified, no need to remember the temporary types | |
667 | * any more */ | |
668 | for (i = 0; i < mdev->caps.num_ports; i++) | |
669 | priv->port[i + 1].tmp_type = 0; | |
7ff93f8b | 670 | |
27bf91d6 | 671 | err = mlx4_change_port_types(mdev, new_types); |
7ff93f8b YP |
672 | |
673 | out: | |
27bf91d6 | 674 | mlx4_start_sense(mdev); |
7ff93f8b YP |
675 | mutex_unlock(&priv->port_mutex); |
676 | return err ? err : count; | |
677 | } | |
678 | ||
096335b3 OG |
679 | enum ibta_mtu { |
680 | IB_MTU_256 = 1, | |
681 | IB_MTU_512 = 2, | |
682 | IB_MTU_1024 = 3, | |
683 | IB_MTU_2048 = 4, | |
684 | IB_MTU_4096 = 5 | |
685 | }; | |
686 | ||
687 | static inline int int_to_ibta_mtu(int mtu) | |
688 | { | |
689 | switch (mtu) { | |
690 | case 256: return IB_MTU_256; | |
691 | case 512: return IB_MTU_512; | |
692 | case 1024: return IB_MTU_1024; | |
693 | case 2048: return IB_MTU_2048; | |
694 | case 4096: return IB_MTU_4096; | |
695 | default: return -1; | |
696 | } | |
697 | } | |
698 | ||
699 | static inline int ibta_mtu_to_int(enum ibta_mtu mtu) | |
700 | { | |
701 | switch (mtu) { | |
702 | case IB_MTU_256: return 256; | |
703 | case IB_MTU_512: return 512; | |
704 | case IB_MTU_1024: return 1024; | |
705 | case IB_MTU_2048: return 2048; | |
706 | case IB_MTU_4096: return 4096; | |
707 | default: return -1; | |
708 | } | |
709 | } | |
710 | ||
711 | static ssize_t show_port_ib_mtu(struct device *dev, | |
712 | struct device_attribute *attr, | |
713 | char *buf) | |
714 | { | |
715 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
716 | port_mtu_attr); | |
717 | struct mlx4_dev *mdev = info->dev; | |
718 | ||
719 | if (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_ETH) | |
720 | mlx4_warn(mdev, "port level mtu is only used for IB ports\n"); | |
721 | ||
722 | sprintf(buf, "%d\n", | |
723 | ibta_mtu_to_int(mdev->caps.port_ib_mtu[info->port])); | |
724 | return strlen(buf); | |
725 | } | |
726 | ||
727 | static ssize_t set_port_ib_mtu(struct device *dev, | |
728 | struct device_attribute *attr, | |
729 | const char *buf, size_t count) | |
730 | { | |
731 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
732 | port_mtu_attr); | |
733 | struct mlx4_dev *mdev = info->dev; | |
734 | struct mlx4_priv *priv = mlx4_priv(mdev); | |
735 | int err, port, mtu, ibta_mtu = -1; | |
736 | ||
737 | if (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_ETH) { | |
738 | mlx4_warn(mdev, "port level mtu is only used for IB ports\n"); | |
739 | return -EINVAL; | |
740 | } | |
741 | ||
742 | err = sscanf(buf, "%d", &mtu); | |
743 | if (err > 0) | |
744 | ibta_mtu = int_to_ibta_mtu(mtu); | |
745 | ||
746 | if (err <= 0 || ibta_mtu < 0) { | |
747 | mlx4_err(mdev, "%s is invalid IBTA mtu\n", buf); | |
748 | return -EINVAL; | |
749 | } | |
750 | ||
751 | mdev->caps.port_ib_mtu[info->port] = ibta_mtu; | |
752 | ||
753 | mlx4_stop_sense(mdev); | |
754 | mutex_lock(&priv->port_mutex); | |
755 | mlx4_unregister_device(mdev); | |
756 | for (port = 1; port <= mdev->caps.num_ports; port++) { | |
757 | mlx4_CLOSE_PORT(mdev, port); | |
6634961c | 758 | err = mlx4_SET_PORT(mdev, port, -1); |
096335b3 OG |
759 | if (err) { |
760 | mlx4_err(mdev, "Failed to set port %d, " | |
761 | "aborting\n", port); | |
762 | goto err_set_port; | |
763 | } | |
764 | } | |
765 | err = mlx4_register_device(mdev); | |
766 | err_set_port: | |
767 | mutex_unlock(&priv->port_mutex); | |
768 | mlx4_start_sense(mdev); | |
769 | return err ? err : count; | |
770 | } | |
771 | ||
e8f9b2ed | 772 | static int mlx4_load_fw(struct mlx4_dev *dev) |
225c7b1f RD |
773 | { |
774 | struct mlx4_priv *priv = mlx4_priv(dev); | |
775 | int err; | |
776 | ||
777 | priv->fw.fw_icm = mlx4_alloc_icm(dev, priv->fw.fw_pages, | |
5b0bf5e2 | 778 | GFP_HIGHUSER | __GFP_NOWARN, 0); |
225c7b1f RD |
779 | if (!priv->fw.fw_icm) { |
780 | mlx4_err(dev, "Couldn't allocate FW area, aborting.\n"); | |
781 | return -ENOMEM; | |
782 | } | |
783 | ||
784 | err = mlx4_MAP_FA(dev, priv->fw.fw_icm); | |
785 | if (err) { | |
786 | mlx4_err(dev, "MAP_FA command failed, aborting.\n"); | |
787 | goto err_free; | |
788 | } | |
789 | ||
790 | err = mlx4_RUN_FW(dev); | |
791 | if (err) { | |
792 | mlx4_err(dev, "RUN_FW command failed, aborting.\n"); | |
793 | goto err_unmap_fa; | |
794 | } | |
795 | ||
796 | return 0; | |
797 | ||
798 | err_unmap_fa: | |
799 | mlx4_UNMAP_FA(dev); | |
800 | ||
801 | err_free: | |
5b0bf5e2 | 802 | mlx4_free_icm(dev, priv->fw.fw_icm, 0); |
225c7b1f RD |
803 | return err; |
804 | } | |
805 | ||
e8f9b2ed RD |
806 | static int mlx4_init_cmpt_table(struct mlx4_dev *dev, u64 cmpt_base, |
807 | int cmpt_entry_sz) | |
225c7b1f RD |
808 | { |
809 | struct mlx4_priv *priv = mlx4_priv(dev); | |
810 | int err; | |
ab9c17a0 | 811 | int num_eqs; |
225c7b1f RD |
812 | |
813 | err = mlx4_init_icm_table(dev, &priv->qp_table.cmpt_table, | |
814 | cmpt_base + | |
815 | ((u64) (MLX4_CMPT_TYPE_QP * | |
816 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
817 | cmpt_entry_sz, dev->caps.num_qps, | |
93fc9e1b YP |
818 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
819 | 0, 0); | |
225c7b1f RD |
820 | if (err) |
821 | goto err; | |
822 | ||
823 | err = mlx4_init_icm_table(dev, &priv->srq_table.cmpt_table, | |
824 | cmpt_base + | |
825 | ((u64) (MLX4_CMPT_TYPE_SRQ * | |
826 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
827 | cmpt_entry_sz, dev->caps.num_srqs, | |
5b0bf5e2 | 828 | dev->caps.reserved_srqs, 0, 0); |
225c7b1f RD |
829 | if (err) |
830 | goto err_qp; | |
831 | ||
832 | err = mlx4_init_icm_table(dev, &priv->cq_table.cmpt_table, | |
833 | cmpt_base + | |
834 | ((u64) (MLX4_CMPT_TYPE_CQ * | |
835 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
836 | cmpt_entry_sz, dev->caps.num_cqs, | |
5b0bf5e2 | 837 | dev->caps.reserved_cqs, 0, 0); |
225c7b1f RD |
838 | if (err) |
839 | goto err_srq; | |
840 | ||
3fc929e2 MA |
841 | num_eqs = (mlx4_is_master(dev)) ? dev->phys_caps.num_phys_eqs : |
842 | dev->caps.num_eqs; | |
225c7b1f RD |
843 | err = mlx4_init_icm_table(dev, &priv->eq_table.cmpt_table, |
844 | cmpt_base + | |
845 | ((u64) (MLX4_CMPT_TYPE_EQ * | |
846 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
ab9c17a0 | 847 | cmpt_entry_sz, num_eqs, num_eqs, 0, 0); |
225c7b1f RD |
848 | if (err) |
849 | goto err_cq; | |
850 | ||
851 | return 0; | |
852 | ||
853 | err_cq: | |
854 | mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table); | |
855 | ||
856 | err_srq: | |
857 | mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table); | |
858 | ||
859 | err_qp: | |
860 | mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table); | |
861 | ||
862 | err: | |
863 | return err; | |
864 | } | |
865 | ||
3d73c288 RD |
866 | static int mlx4_init_icm(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap, |
867 | struct mlx4_init_hca_param *init_hca, u64 icm_size) | |
225c7b1f RD |
868 | { |
869 | struct mlx4_priv *priv = mlx4_priv(dev); | |
870 | u64 aux_pages; | |
ab9c17a0 | 871 | int num_eqs; |
225c7b1f RD |
872 | int err; |
873 | ||
874 | err = mlx4_SET_ICM_SIZE(dev, icm_size, &aux_pages); | |
875 | if (err) { | |
876 | mlx4_err(dev, "SET_ICM_SIZE command failed, aborting.\n"); | |
877 | return err; | |
878 | } | |
879 | ||
880 | mlx4_dbg(dev, "%lld KB of HCA context requires %lld KB aux memory.\n", | |
881 | (unsigned long long) icm_size >> 10, | |
882 | (unsigned long long) aux_pages << 2); | |
883 | ||
884 | priv->fw.aux_icm = mlx4_alloc_icm(dev, aux_pages, | |
5b0bf5e2 | 885 | GFP_HIGHUSER | __GFP_NOWARN, 0); |
225c7b1f RD |
886 | if (!priv->fw.aux_icm) { |
887 | mlx4_err(dev, "Couldn't allocate aux memory, aborting.\n"); | |
888 | return -ENOMEM; | |
889 | } | |
890 | ||
891 | err = mlx4_MAP_ICM_AUX(dev, priv->fw.aux_icm); | |
892 | if (err) { | |
893 | mlx4_err(dev, "MAP_ICM_AUX command failed, aborting.\n"); | |
894 | goto err_free_aux; | |
895 | } | |
896 | ||
897 | err = mlx4_init_cmpt_table(dev, init_hca->cmpt_base, dev_cap->cmpt_entry_sz); | |
898 | if (err) { | |
899 | mlx4_err(dev, "Failed to map cMPT context memory, aborting.\n"); | |
900 | goto err_unmap_aux; | |
901 | } | |
902 | ||
ab9c17a0 | 903 | |
3fc929e2 MA |
904 | num_eqs = (mlx4_is_master(dev)) ? dev->phys_caps.num_phys_eqs : |
905 | dev->caps.num_eqs; | |
fa0681d2 RD |
906 | err = mlx4_init_icm_table(dev, &priv->eq_table.table, |
907 | init_hca->eqc_base, dev_cap->eqc_entry_sz, | |
ab9c17a0 | 908 | num_eqs, num_eqs, 0, 0); |
225c7b1f RD |
909 | if (err) { |
910 | mlx4_err(dev, "Failed to map EQ context memory, aborting.\n"); | |
911 | goto err_unmap_cmpt; | |
912 | } | |
913 | ||
d7bb58fb JM |
914 | /* |
915 | * Reserved MTT entries must be aligned up to a cacheline | |
916 | * boundary, since the FW will write to them, while the driver | |
917 | * writes to all other MTT entries. (The variable | |
918 | * dev->caps.mtt_entry_sz below is really the MTT segment | |
919 | * size, not the raw entry size) | |
920 | */ | |
921 | dev->caps.reserved_mtts = | |
922 | ALIGN(dev->caps.reserved_mtts * dev->caps.mtt_entry_sz, | |
923 | dma_get_cache_alignment()) / dev->caps.mtt_entry_sz; | |
924 | ||
225c7b1f RD |
925 | err = mlx4_init_icm_table(dev, &priv->mr_table.mtt_table, |
926 | init_hca->mtt_base, | |
927 | dev->caps.mtt_entry_sz, | |
2b8fb286 | 928 | dev->caps.num_mtts, |
5b0bf5e2 | 929 | dev->caps.reserved_mtts, 1, 0); |
225c7b1f RD |
930 | if (err) { |
931 | mlx4_err(dev, "Failed to map MTT context memory, aborting.\n"); | |
932 | goto err_unmap_eq; | |
933 | } | |
934 | ||
935 | err = mlx4_init_icm_table(dev, &priv->mr_table.dmpt_table, | |
936 | init_hca->dmpt_base, | |
937 | dev_cap->dmpt_entry_sz, | |
938 | dev->caps.num_mpts, | |
5b0bf5e2 | 939 | dev->caps.reserved_mrws, 1, 1); |
225c7b1f RD |
940 | if (err) { |
941 | mlx4_err(dev, "Failed to map dMPT context memory, aborting.\n"); | |
942 | goto err_unmap_mtt; | |
943 | } | |
944 | ||
945 | err = mlx4_init_icm_table(dev, &priv->qp_table.qp_table, | |
946 | init_hca->qpc_base, | |
947 | dev_cap->qpc_entry_sz, | |
948 | dev->caps.num_qps, | |
93fc9e1b YP |
949 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
950 | 0, 0); | |
225c7b1f RD |
951 | if (err) { |
952 | mlx4_err(dev, "Failed to map QP context memory, aborting.\n"); | |
953 | goto err_unmap_dmpt; | |
954 | } | |
955 | ||
956 | err = mlx4_init_icm_table(dev, &priv->qp_table.auxc_table, | |
957 | init_hca->auxc_base, | |
958 | dev_cap->aux_entry_sz, | |
959 | dev->caps.num_qps, | |
93fc9e1b YP |
960 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
961 | 0, 0); | |
225c7b1f RD |
962 | if (err) { |
963 | mlx4_err(dev, "Failed to map AUXC context memory, aborting.\n"); | |
964 | goto err_unmap_qp; | |
965 | } | |
966 | ||
967 | err = mlx4_init_icm_table(dev, &priv->qp_table.altc_table, | |
968 | init_hca->altc_base, | |
969 | dev_cap->altc_entry_sz, | |
970 | dev->caps.num_qps, | |
93fc9e1b YP |
971 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
972 | 0, 0); | |
225c7b1f RD |
973 | if (err) { |
974 | mlx4_err(dev, "Failed to map ALTC context memory, aborting.\n"); | |
975 | goto err_unmap_auxc; | |
976 | } | |
977 | ||
978 | err = mlx4_init_icm_table(dev, &priv->qp_table.rdmarc_table, | |
979 | init_hca->rdmarc_base, | |
980 | dev_cap->rdmarc_entry_sz << priv->qp_table.rdmarc_shift, | |
981 | dev->caps.num_qps, | |
93fc9e1b YP |
982 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
983 | 0, 0); | |
225c7b1f RD |
984 | if (err) { |
985 | mlx4_err(dev, "Failed to map RDMARC context memory, aborting\n"); | |
986 | goto err_unmap_altc; | |
987 | } | |
988 | ||
989 | err = mlx4_init_icm_table(dev, &priv->cq_table.table, | |
990 | init_hca->cqc_base, | |
991 | dev_cap->cqc_entry_sz, | |
992 | dev->caps.num_cqs, | |
5b0bf5e2 | 993 | dev->caps.reserved_cqs, 0, 0); |
225c7b1f RD |
994 | if (err) { |
995 | mlx4_err(dev, "Failed to map CQ context memory, aborting.\n"); | |
996 | goto err_unmap_rdmarc; | |
997 | } | |
998 | ||
999 | err = mlx4_init_icm_table(dev, &priv->srq_table.table, | |
1000 | init_hca->srqc_base, | |
1001 | dev_cap->srq_entry_sz, | |
1002 | dev->caps.num_srqs, | |
5b0bf5e2 | 1003 | dev->caps.reserved_srqs, 0, 0); |
225c7b1f RD |
1004 | if (err) { |
1005 | mlx4_err(dev, "Failed to map SRQ context memory, aborting.\n"); | |
1006 | goto err_unmap_cq; | |
1007 | } | |
1008 | ||
1009 | /* | |
0ff1fb65 HHZ |
1010 | * For flow steering device managed mode it is required to use |
1011 | * mlx4_init_icm_table. For B0 steering mode it's not strictly | |
1012 | * required, but for simplicity just map the whole multicast | |
1013 | * group table now. The table isn't very big and it's a lot | |
1014 | * easier than trying to track ref counts. | |
225c7b1f RD |
1015 | */ |
1016 | err = mlx4_init_icm_table(dev, &priv->mcg_table.table, | |
0ec2c0f8 EE |
1017 | init_hca->mc_base, |
1018 | mlx4_get_mgm_entry_size(dev), | |
225c7b1f RD |
1019 | dev->caps.num_mgms + dev->caps.num_amgms, |
1020 | dev->caps.num_mgms + dev->caps.num_amgms, | |
5b0bf5e2 | 1021 | 0, 0); |
225c7b1f RD |
1022 | if (err) { |
1023 | mlx4_err(dev, "Failed to map MCG context memory, aborting.\n"); | |
1024 | goto err_unmap_srq; | |
1025 | } | |
1026 | ||
1027 | return 0; | |
1028 | ||
1029 | err_unmap_srq: | |
1030 | mlx4_cleanup_icm_table(dev, &priv->srq_table.table); | |
1031 | ||
1032 | err_unmap_cq: | |
1033 | mlx4_cleanup_icm_table(dev, &priv->cq_table.table); | |
1034 | ||
1035 | err_unmap_rdmarc: | |
1036 | mlx4_cleanup_icm_table(dev, &priv->qp_table.rdmarc_table); | |
1037 | ||
1038 | err_unmap_altc: | |
1039 | mlx4_cleanup_icm_table(dev, &priv->qp_table.altc_table); | |
1040 | ||
1041 | err_unmap_auxc: | |
1042 | mlx4_cleanup_icm_table(dev, &priv->qp_table.auxc_table); | |
1043 | ||
1044 | err_unmap_qp: | |
1045 | mlx4_cleanup_icm_table(dev, &priv->qp_table.qp_table); | |
1046 | ||
1047 | err_unmap_dmpt: | |
1048 | mlx4_cleanup_icm_table(dev, &priv->mr_table.dmpt_table); | |
1049 | ||
1050 | err_unmap_mtt: | |
1051 | mlx4_cleanup_icm_table(dev, &priv->mr_table.mtt_table); | |
1052 | ||
1053 | err_unmap_eq: | |
fa0681d2 | 1054 | mlx4_cleanup_icm_table(dev, &priv->eq_table.table); |
225c7b1f RD |
1055 | |
1056 | err_unmap_cmpt: | |
1057 | mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table); | |
1058 | mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table); | |
1059 | mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table); | |
1060 | mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table); | |
1061 | ||
1062 | err_unmap_aux: | |
1063 | mlx4_UNMAP_ICM_AUX(dev); | |
1064 | ||
1065 | err_free_aux: | |
5b0bf5e2 | 1066 | mlx4_free_icm(dev, priv->fw.aux_icm, 0); |
225c7b1f RD |
1067 | |
1068 | return err; | |
1069 | } | |
1070 | ||
1071 | static void mlx4_free_icms(struct mlx4_dev *dev) | |
1072 | { | |
1073 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1074 | ||
1075 | mlx4_cleanup_icm_table(dev, &priv->mcg_table.table); | |
1076 | mlx4_cleanup_icm_table(dev, &priv->srq_table.table); | |
1077 | mlx4_cleanup_icm_table(dev, &priv->cq_table.table); | |
1078 | mlx4_cleanup_icm_table(dev, &priv->qp_table.rdmarc_table); | |
1079 | mlx4_cleanup_icm_table(dev, &priv->qp_table.altc_table); | |
1080 | mlx4_cleanup_icm_table(dev, &priv->qp_table.auxc_table); | |
1081 | mlx4_cleanup_icm_table(dev, &priv->qp_table.qp_table); | |
1082 | mlx4_cleanup_icm_table(dev, &priv->mr_table.dmpt_table); | |
1083 | mlx4_cleanup_icm_table(dev, &priv->mr_table.mtt_table); | |
fa0681d2 | 1084 | mlx4_cleanup_icm_table(dev, &priv->eq_table.table); |
225c7b1f RD |
1085 | mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table); |
1086 | mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table); | |
1087 | mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table); | |
1088 | mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table); | |
225c7b1f RD |
1089 | |
1090 | mlx4_UNMAP_ICM_AUX(dev); | |
5b0bf5e2 | 1091 | mlx4_free_icm(dev, priv->fw.aux_icm, 0); |
225c7b1f RD |
1092 | } |
1093 | ||
ab9c17a0 JM |
1094 | static void mlx4_slave_exit(struct mlx4_dev *dev) |
1095 | { | |
1096 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1097 | ||
1098 | down(&priv->cmd.slave_sem); | |
1099 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, MLX4_COMM_TIME)) | |
1100 | mlx4_warn(dev, "Failed to close slave function.\n"); | |
1101 | up(&priv->cmd.slave_sem); | |
1102 | } | |
1103 | ||
c1b43dca EC |
1104 | static int map_bf_area(struct mlx4_dev *dev) |
1105 | { | |
1106 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1107 | resource_size_t bf_start; | |
1108 | resource_size_t bf_len; | |
1109 | int err = 0; | |
1110 | ||
3d747473 JM |
1111 | if (!dev->caps.bf_reg_size) |
1112 | return -ENXIO; | |
1113 | ||
ab9c17a0 JM |
1114 | bf_start = pci_resource_start(dev->pdev, 2) + |
1115 | (dev->caps.num_uars << PAGE_SHIFT); | |
1116 | bf_len = pci_resource_len(dev->pdev, 2) - | |
1117 | (dev->caps.num_uars << PAGE_SHIFT); | |
c1b43dca EC |
1118 | priv->bf_mapping = io_mapping_create_wc(bf_start, bf_len); |
1119 | if (!priv->bf_mapping) | |
1120 | err = -ENOMEM; | |
1121 | ||
1122 | return err; | |
1123 | } | |
1124 | ||
1125 | static void unmap_bf_area(struct mlx4_dev *dev) | |
1126 | { | |
1127 | if (mlx4_priv(dev)->bf_mapping) | |
1128 | io_mapping_free(mlx4_priv(dev)->bf_mapping); | |
1129 | } | |
1130 | ||
225c7b1f RD |
1131 | static void mlx4_close_hca(struct mlx4_dev *dev) |
1132 | { | |
c1b43dca | 1133 | unmap_bf_area(dev); |
ab9c17a0 JM |
1134 | if (mlx4_is_slave(dev)) |
1135 | mlx4_slave_exit(dev); | |
1136 | else { | |
1137 | mlx4_CLOSE_HCA(dev, 0); | |
1138 | mlx4_free_icms(dev); | |
1139 | mlx4_UNMAP_FA(dev); | |
1140 | mlx4_free_icm(dev, mlx4_priv(dev)->fw.fw_icm, 0); | |
1141 | } | |
1142 | } | |
1143 | ||
1144 | static int mlx4_init_slave(struct mlx4_dev *dev) | |
1145 | { | |
1146 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1147 | u64 dma = (u64) priv->mfunc.vhcr_dma; | |
1148 | int num_of_reset_retries = NUM_OF_RESET_RETRIES; | |
1149 | int ret_from_reset = 0; | |
1150 | u32 slave_read; | |
1151 | u32 cmd_channel_ver; | |
1152 | ||
1153 | down(&priv->cmd.slave_sem); | |
1154 | priv->cmd.max_cmds = 1; | |
1155 | mlx4_warn(dev, "Sending reset\n"); | |
1156 | ret_from_reset = mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, | |
1157 | MLX4_COMM_TIME); | |
1158 | /* if we are in the middle of flr the slave will try | |
1159 | * NUM_OF_RESET_RETRIES times before leaving.*/ | |
1160 | if (ret_from_reset) { | |
1161 | if (MLX4_DELAY_RESET_SLAVE == ret_from_reset) { | |
1162 | msleep(SLEEP_TIME_IN_RESET); | |
1163 | while (ret_from_reset && num_of_reset_retries) { | |
1164 | mlx4_warn(dev, "slave is currently in the" | |
1165 | "middle of FLR. retrying..." | |
1166 | "(try num:%d)\n", | |
1167 | (NUM_OF_RESET_RETRIES - | |
1168 | num_of_reset_retries + 1)); | |
1169 | ret_from_reset = | |
1170 | mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, | |
1171 | 0, MLX4_COMM_TIME); | |
1172 | num_of_reset_retries = num_of_reset_retries - 1; | |
1173 | } | |
1174 | } else | |
1175 | goto err; | |
1176 | } | |
1177 | ||
1178 | /* check the driver version - the slave I/F revision | |
1179 | * must match the master's */ | |
1180 | slave_read = swab32(readl(&priv->mfunc.comm->slave_read)); | |
1181 | cmd_channel_ver = mlx4_comm_get_version(); | |
1182 | ||
1183 | if (MLX4_COMM_GET_IF_REV(cmd_channel_ver) != | |
1184 | MLX4_COMM_GET_IF_REV(slave_read)) { | |
1185 | mlx4_err(dev, "slave driver version is not supported" | |
1186 | " by the master\n"); | |
1187 | goto err; | |
1188 | } | |
1189 | ||
1190 | mlx4_warn(dev, "Sending vhcr0\n"); | |
1191 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR0, dma >> 48, | |
1192 | MLX4_COMM_TIME)) | |
1193 | goto err; | |
1194 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR1, dma >> 32, | |
1195 | MLX4_COMM_TIME)) | |
1196 | goto err; | |
1197 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR2, dma >> 16, | |
1198 | MLX4_COMM_TIME)) | |
1199 | goto err; | |
1200 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR_EN, dma, MLX4_COMM_TIME)) | |
1201 | goto err; | |
1202 | up(&priv->cmd.slave_sem); | |
1203 | return 0; | |
1204 | ||
1205 | err: | |
1206 | mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, 0); | |
1207 | up(&priv->cmd.slave_sem); | |
1208 | return -EIO; | |
225c7b1f RD |
1209 | } |
1210 | ||
6634961c JM |
1211 | static void mlx4_parav_master_pf_caps(struct mlx4_dev *dev) |
1212 | { | |
1213 | int i; | |
1214 | ||
1215 | for (i = 1; i <= dev->caps.num_ports; i++) { | |
1216 | dev->caps.gid_table_len[i] = 1; | |
1217 | dev->caps.pkey_table_len[i] = | |
1218 | dev->phys_caps.pkey_phys_table_len[i] - 1; | |
1219 | } | |
1220 | } | |
1221 | ||
3d73c288 | 1222 | static int mlx4_init_hca(struct mlx4_dev *dev) |
225c7b1f RD |
1223 | { |
1224 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1225 | struct mlx4_adapter adapter; | |
1226 | struct mlx4_dev_cap dev_cap; | |
2d928651 | 1227 | struct mlx4_mod_stat_cfg mlx4_cfg; |
225c7b1f RD |
1228 | struct mlx4_profile profile; |
1229 | struct mlx4_init_hca_param init_hca; | |
1230 | u64 icm_size; | |
1231 | int err; | |
1232 | ||
ab9c17a0 JM |
1233 | if (!mlx4_is_slave(dev)) { |
1234 | err = mlx4_QUERY_FW(dev); | |
1235 | if (err) { | |
1236 | if (err == -EACCES) | |
1237 | mlx4_info(dev, "non-primary physical function, skipping.\n"); | |
1238 | else | |
1239 | mlx4_err(dev, "QUERY_FW command failed, aborting.\n"); | |
1240 | goto unmap_bf; | |
1241 | } | |
225c7b1f | 1242 | |
ab9c17a0 JM |
1243 | err = mlx4_load_fw(dev); |
1244 | if (err) { | |
1245 | mlx4_err(dev, "Failed to start FW, aborting.\n"); | |
1246 | goto unmap_bf; | |
1247 | } | |
225c7b1f | 1248 | |
ab9c17a0 JM |
1249 | mlx4_cfg.log_pg_sz_m = 1; |
1250 | mlx4_cfg.log_pg_sz = 0; | |
1251 | err = mlx4_MOD_STAT_CFG(dev, &mlx4_cfg); | |
1252 | if (err) | |
1253 | mlx4_warn(dev, "Failed to override log_pg_sz parameter\n"); | |
2d928651 | 1254 | |
ab9c17a0 JM |
1255 | err = mlx4_dev_cap(dev, &dev_cap); |
1256 | if (err) { | |
1257 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n"); | |
1258 | goto err_stop_fw; | |
1259 | } | |
225c7b1f | 1260 | |
6634961c JM |
1261 | if (mlx4_is_master(dev)) |
1262 | mlx4_parav_master_pf_caps(dev); | |
1263 | ||
0ff1fb65 HHZ |
1264 | priv->fs_hash_mode = MLX4_FS_L2_HASH; |
1265 | ||
1266 | switch (priv->fs_hash_mode) { | |
1267 | case MLX4_FS_L2_HASH: | |
1268 | init_hca.fs_hash_enable_bits = 0; | |
1269 | break; | |
1270 | ||
1271 | case MLX4_FS_L2_L3_L4_HASH: | |
1272 | /* Enable flow steering with | |
1273 | * udp unicast and tcp unicast | |
1274 | */ | |
1275 | init_hca.fs_hash_enable_bits = | |
1276 | MLX4_FS_UDP_UC_EN | MLX4_FS_TCP_UC_EN; | |
1277 | break; | |
1278 | } | |
1279 | ||
ab9c17a0 | 1280 | profile = default_profile; |
0ff1fb65 HHZ |
1281 | if (dev->caps.steering_mode == |
1282 | MLX4_STEERING_MODE_DEVICE_MANAGED) | |
1283 | profile.num_mcg = MLX4_FS_NUM_MCG; | |
225c7b1f | 1284 | |
ab9c17a0 JM |
1285 | icm_size = mlx4_make_profile(dev, &profile, &dev_cap, |
1286 | &init_hca); | |
1287 | if ((long long) icm_size < 0) { | |
1288 | err = icm_size; | |
1289 | goto err_stop_fw; | |
1290 | } | |
225c7b1f | 1291 | |
a5bbe892 EC |
1292 | dev->caps.max_fmr_maps = (1 << (32 - ilog2(dev->caps.num_mpts))) - 1; |
1293 | ||
ab9c17a0 JM |
1294 | init_hca.log_uar_sz = ilog2(dev->caps.num_uars); |
1295 | init_hca.uar_page_sz = PAGE_SHIFT - 12; | |
c1b43dca | 1296 | |
ab9c17a0 JM |
1297 | err = mlx4_init_icm(dev, &dev_cap, &init_hca, icm_size); |
1298 | if (err) | |
1299 | goto err_stop_fw; | |
225c7b1f | 1300 | |
ab9c17a0 JM |
1301 | err = mlx4_INIT_HCA(dev, &init_hca); |
1302 | if (err) { | |
1303 | mlx4_err(dev, "INIT_HCA command failed, aborting.\n"); | |
1304 | goto err_free_icm; | |
1305 | } | |
1306 | } else { | |
1307 | err = mlx4_init_slave(dev); | |
1308 | if (err) { | |
1309 | mlx4_err(dev, "Failed to initialize slave\n"); | |
1310 | goto unmap_bf; | |
1311 | } | |
225c7b1f | 1312 | |
ab9c17a0 JM |
1313 | err = mlx4_slave_cap(dev); |
1314 | if (err) { | |
1315 | mlx4_err(dev, "Failed to obtain slave caps\n"); | |
1316 | goto err_close; | |
1317 | } | |
225c7b1f RD |
1318 | } |
1319 | ||
ab9c17a0 JM |
1320 | if (map_bf_area(dev)) |
1321 | mlx4_dbg(dev, "Failed to map blue flame area\n"); | |
1322 | ||
1323 | /*Only the master set the ports, all the rest got it from it.*/ | |
1324 | if (!mlx4_is_slave(dev)) | |
1325 | mlx4_set_port_mask(dev); | |
1326 | ||
225c7b1f RD |
1327 | err = mlx4_QUERY_ADAPTER(dev, &adapter); |
1328 | if (err) { | |
1329 | mlx4_err(dev, "QUERY_ADAPTER command failed, aborting.\n"); | |
1330 | goto err_close; | |
1331 | } | |
1332 | ||
1333 | priv->eq_table.inta_pin = adapter.inta_pin; | |
cd9281d8 | 1334 | memcpy(dev->board_id, adapter.board_id, sizeof dev->board_id); |
225c7b1f RD |
1335 | |
1336 | return 0; | |
1337 | ||
1338 | err_close: | |
ab9c17a0 | 1339 | mlx4_close_hca(dev); |
225c7b1f RD |
1340 | |
1341 | err_free_icm: | |
ab9c17a0 JM |
1342 | if (!mlx4_is_slave(dev)) |
1343 | mlx4_free_icms(dev); | |
225c7b1f RD |
1344 | |
1345 | err_stop_fw: | |
ab9c17a0 JM |
1346 | if (!mlx4_is_slave(dev)) { |
1347 | mlx4_UNMAP_FA(dev); | |
1348 | mlx4_free_icm(dev, priv->fw.fw_icm, 0); | |
1349 | } | |
1350 | unmap_bf: | |
c1b43dca | 1351 | unmap_bf_area(dev); |
225c7b1f RD |
1352 | return err; |
1353 | } | |
1354 | ||
f2a3f6a3 OG |
1355 | static int mlx4_init_counters_table(struct mlx4_dev *dev) |
1356 | { | |
1357 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1358 | int nent; | |
1359 | ||
1360 | if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_COUNTERS)) | |
1361 | return -ENOENT; | |
1362 | ||
1363 | nent = dev->caps.max_counters; | |
1364 | return mlx4_bitmap_init(&priv->counters_bitmap, nent, nent - 1, 0, 0); | |
1365 | } | |
1366 | ||
1367 | static void mlx4_cleanup_counters_table(struct mlx4_dev *dev) | |
1368 | { | |
1369 | mlx4_bitmap_cleanup(&mlx4_priv(dev)->counters_bitmap); | |
1370 | } | |
1371 | ||
ba062d52 | 1372 | int __mlx4_counter_alloc(struct mlx4_dev *dev, u32 *idx) |
f2a3f6a3 OG |
1373 | { |
1374 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1375 | ||
1376 | if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_COUNTERS)) | |
1377 | return -ENOENT; | |
1378 | ||
1379 | *idx = mlx4_bitmap_alloc(&priv->counters_bitmap); | |
1380 | if (*idx == -1) | |
1381 | return -ENOMEM; | |
1382 | ||
1383 | return 0; | |
1384 | } | |
ba062d52 JM |
1385 | |
1386 | int mlx4_counter_alloc(struct mlx4_dev *dev, u32 *idx) | |
1387 | { | |
1388 | u64 out_param; | |
1389 | int err; | |
1390 | ||
1391 | if (mlx4_is_mfunc(dev)) { | |
1392 | err = mlx4_cmd_imm(dev, 0, &out_param, RES_COUNTER, | |
1393 | RES_OP_RESERVE, MLX4_CMD_ALLOC_RES, | |
1394 | MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED); | |
1395 | if (!err) | |
1396 | *idx = get_param_l(&out_param); | |
1397 | ||
1398 | return err; | |
1399 | } | |
1400 | return __mlx4_counter_alloc(dev, idx); | |
1401 | } | |
f2a3f6a3 OG |
1402 | EXPORT_SYMBOL_GPL(mlx4_counter_alloc); |
1403 | ||
ba062d52 | 1404 | void __mlx4_counter_free(struct mlx4_dev *dev, u32 idx) |
f2a3f6a3 OG |
1405 | { |
1406 | mlx4_bitmap_free(&mlx4_priv(dev)->counters_bitmap, idx); | |
1407 | return; | |
1408 | } | |
ba062d52 JM |
1409 | |
1410 | void mlx4_counter_free(struct mlx4_dev *dev, u32 idx) | |
1411 | { | |
1412 | u64 in_param; | |
1413 | ||
1414 | if (mlx4_is_mfunc(dev)) { | |
1415 | set_param_l(&in_param, idx); | |
1416 | mlx4_cmd(dev, in_param, RES_COUNTER, RES_OP_RESERVE, | |
1417 | MLX4_CMD_FREE_RES, MLX4_CMD_TIME_CLASS_A, | |
1418 | MLX4_CMD_WRAPPED); | |
1419 | return; | |
1420 | } | |
1421 | __mlx4_counter_free(dev, idx); | |
1422 | } | |
f2a3f6a3 OG |
1423 | EXPORT_SYMBOL_GPL(mlx4_counter_free); |
1424 | ||
3d73c288 | 1425 | static int mlx4_setup_hca(struct mlx4_dev *dev) |
225c7b1f RD |
1426 | { |
1427 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1428 | int err; | |
7ff93f8b | 1429 | int port; |
9a5aa622 | 1430 | __be32 ib_port_default_caps; |
225c7b1f | 1431 | |
225c7b1f RD |
1432 | err = mlx4_init_uar_table(dev); |
1433 | if (err) { | |
1434 | mlx4_err(dev, "Failed to initialize " | |
1435 | "user access region table, aborting.\n"); | |
1436 | return err; | |
1437 | } | |
1438 | ||
1439 | err = mlx4_uar_alloc(dev, &priv->driver_uar); | |
1440 | if (err) { | |
1441 | mlx4_err(dev, "Failed to allocate driver access region, " | |
1442 | "aborting.\n"); | |
1443 | goto err_uar_table_free; | |
1444 | } | |
1445 | ||
4979d18f | 1446 | priv->kar = ioremap((phys_addr_t) priv->driver_uar.pfn << PAGE_SHIFT, PAGE_SIZE); |
225c7b1f RD |
1447 | if (!priv->kar) { |
1448 | mlx4_err(dev, "Couldn't map kernel access region, " | |
1449 | "aborting.\n"); | |
1450 | err = -ENOMEM; | |
1451 | goto err_uar_free; | |
1452 | } | |
1453 | ||
1454 | err = mlx4_init_pd_table(dev); | |
1455 | if (err) { | |
1456 | mlx4_err(dev, "Failed to initialize " | |
1457 | "protection domain table, aborting.\n"); | |
1458 | goto err_kar_unmap; | |
1459 | } | |
1460 | ||
012a8ff5 SH |
1461 | err = mlx4_init_xrcd_table(dev); |
1462 | if (err) { | |
1463 | mlx4_err(dev, "Failed to initialize " | |
1464 | "reliable connection domain table, aborting.\n"); | |
1465 | goto err_pd_table_free; | |
1466 | } | |
1467 | ||
225c7b1f RD |
1468 | err = mlx4_init_mr_table(dev); |
1469 | if (err) { | |
1470 | mlx4_err(dev, "Failed to initialize " | |
1471 | "memory region table, aborting.\n"); | |
012a8ff5 | 1472 | goto err_xrcd_table_free; |
225c7b1f RD |
1473 | } |
1474 | ||
225c7b1f RD |
1475 | err = mlx4_init_eq_table(dev); |
1476 | if (err) { | |
1477 | mlx4_err(dev, "Failed to initialize " | |
1478 | "event queue table, aborting.\n"); | |
ee49bd93 | 1479 | goto err_mr_table_free; |
225c7b1f RD |
1480 | } |
1481 | ||
1482 | err = mlx4_cmd_use_events(dev); | |
1483 | if (err) { | |
1484 | mlx4_err(dev, "Failed to switch to event-driven " | |
1485 | "firmware commands, aborting.\n"); | |
1486 | goto err_eq_table_free; | |
1487 | } | |
1488 | ||
1489 | err = mlx4_NOP(dev); | |
1490 | if (err) { | |
08fb1055 MT |
1491 | if (dev->flags & MLX4_FLAG_MSI_X) { |
1492 | mlx4_warn(dev, "NOP command failed to generate MSI-X " | |
1493 | "interrupt IRQ %d).\n", | |
b8dd786f | 1494 | priv->eq_table.eq[dev->caps.num_comp_vectors].irq); |
08fb1055 MT |
1495 | mlx4_warn(dev, "Trying again without MSI-X.\n"); |
1496 | } else { | |
1497 | mlx4_err(dev, "NOP command failed to generate interrupt " | |
1498 | "(IRQ %d), aborting.\n", | |
b8dd786f | 1499 | priv->eq_table.eq[dev->caps.num_comp_vectors].irq); |
225c7b1f | 1500 | mlx4_err(dev, "BIOS or ACPI interrupt routing problem?\n"); |
08fb1055 | 1501 | } |
225c7b1f RD |
1502 | |
1503 | goto err_cmd_poll; | |
1504 | } | |
1505 | ||
1506 | mlx4_dbg(dev, "NOP command IRQ test passed\n"); | |
1507 | ||
1508 | err = mlx4_init_cq_table(dev); | |
1509 | if (err) { | |
1510 | mlx4_err(dev, "Failed to initialize " | |
1511 | "completion queue table, aborting.\n"); | |
1512 | goto err_cmd_poll; | |
1513 | } | |
1514 | ||
1515 | err = mlx4_init_srq_table(dev); | |
1516 | if (err) { | |
1517 | mlx4_err(dev, "Failed to initialize " | |
1518 | "shared receive queue table, aborting.\n"); | |
1519 | goto err_cq_table_free; | |
1520 | } | |
1521 | ||
1522 | err = mlx4_init_qp_table(dev); | |
1523 | if (err) { | |
1524 | mlx4_err(dev, "Failed to initialize " | |
1525 | "queue pair table, aborting.\n"); | |
1526 | goto err_srq_table_free; | |
1527 | } | |
1528 | ||
ab9c17a0 JM |
1529 | if (!mlx4_is_slave(dev)) { |
1530 | err = mlx4_init_mcg_table(dev); | |
1531 | if (err) { | |
1532 | mlx4_err(dev, "Failed to initialize " | |
1533 | "multicast group table, aborting.\n"); | |
1534 | goto err_qp_table_free; | |
1535 | } | |
225c7b1f RD |
1536 | } |
1537 | ||
f2a3f6a3 OG |
1538 | err = mlx4_init_counters_table(dev); |
1539 | if (err && err != -ENOENT) { | |
1540 | mlx4_err(dev, "Failed to initialize counters table, aborting.\n"); | |
ab9c17a0 | 1541 | goto err_mcg_table_free; |
f2a3f6a3 OG |
1542 | } |
1543 | ||
ab9c17a0 JM |
1544 | if (!mlx4_is_slave(dev)) { |
1545 | for (port = 1; port <= dev->caps.num_ports; port++) { | |
ab9c17a0 JM |
1546 | ib_port_default_caps = 0; |
1547 | err = mlx4_get_port_ib_caps(dev, port, | |
1548 | &ib_port_default_caps); | |
1549 | if (err) | |
1550 | mlx4_warn(dev, "failed to get port %d default " | |
1551 | "ib capabilities (%d). Continuing " | |
1552 | "with caps = 0\n", port, err); | |
1553 | dev->caps.ib_port_def_cap[port] = ib_port_default_caps; | |
1554 | ||
2aca1172 JM |
1555 | /* initialize per-slave default ib port capabilities */ |
1556 | if (mlx4_is_master(dev)) { | |
1557 | int i; | |
1558 | for (i = 0; i < dev->num_slaves; i++) { | |
1559 | if (i == mlx4_master_func_num(dev)) | |
1560 | continue; | |
1561 | priv->mfunc.master.slave_state[i].ib_cap_mask[port] = | |
1562 | ib_port_default_caps; | |
1563 | } | |
1564 | } | |
1565 | ||
096335b3 OG |
1566 | if (mlx4_is_mfunc(dev)) |
1567 | dev->caps.port_ib_mtu[port] = IB_MTU_2048; | |
1568 | else | |
1569 | dev->caps.port_ib_mtu[port] = IB_MTU_4096; | |
97285b78 | 1570 | |
6634961c JM |
1571 | err = mlx4_SET_PORT(dev, port, mlx4_is_master(dev) ? |
1572 | dev->caps.pkey_table_len[port] : -1); | |
ab9c17a0 JM |
1573 | if (err) { |
1574 | mlx4_err(dev, "Failed to set port %d, aborting\n", | |
1575 | port); | |
1576 | goto err_counters_table_free; | |
1577 | } | |
7ff93f8b YP |
1578 | } |
1579 | } | |
1580 | ||
225c7b1f RD |
1581 | return 0; |
1582 | ||
f2a3f6a3 OG |
1583 | err_counters_table_free: |
1584 | mlx4_cleanup_counters_table(dev); | |
1585 | ||
ab9c17a0 JM |
1586 | err_mcg_table_free: |
1587 | mlx4_cleanup_mcg_table(dev); | |
1588 | ||
225c7b1f RD |
1589 | err_qp_table_free: |
1590 | mlx4_cleanup_qp_table(dev); | |
1591 | ||
1592 | err_srq_table_free: | |
1593 | mlx4_cleanup_srq_table(dev); | |
1594 | ||
1595 | err_cq_table_free: | |
1596 | mlx4_cleanup_cq_table(dev); | |
1597 | ||
1598 | err_cmd_poll: | |
1599 | mlx4_cmd_use_polling(dev); | |
1600 | ||
1601 | err_eq_table_free: | |
1602 | mlx4_cleanup_eq_table(dev); | |
1603 | ||
ee49bd93 | 1604 | err_mr_table_free: |
225c7b1f RD |
1605 | mlx4_cleanup_mr_table(dev); |
1606 | ||
012a8ff5 SH |
1607 | err_xrcd_table_free: |
1608 | mlx4_cleanup_xrcd_table(dev); | |
1609 | ||
225c7b1f RD |
1610 | err_pd_table_free: |
1611 | mlx4_cleanup_pd_table(dev); | |
1612 | ||
1613 | err_kar_unmap: | |
1614 | iounmap(priv->kar); | |
1615 | ||
1616 | err_uar_free: | |
1617 | mlx4_uar_free(dev, &priv->driver_uar); | |
1618 | ||
1619 | err_uar_table_free: | |
1620 | mlx4_cleanup_uar_table(dev); | |
1621 | return err; | |
1622 | } | |
1623 | ||
e8f9b2ed | 1624 | static void mlx4_enable_msi_x(struct mlx4_dev *dev) |
225c7b1f RD |
1625 | { |
1626 | struct mlx4_priv *priv = mlx4_priv(dev); | |
b8dd786f | 1627 | struct msix_entry *entries; |
0b7ca5a9 | 1628 | int nreq = min_t(int, dev->caps.num_ports * |
90b1ebe7 YM |
1629 | min_t(int, netif_get_num_default_rss_queues() + 1, |
1630 | MAX_MSIX_P_PORT) + MSIX_LEGACY_SZ, MAX_MSIX); | |
225c7b1f RD |
1631 | int err; |
1632 | int i; | |
1633 | ||
1634 | if (msi_x) { | |
ab9c17a0 JM |
1635 | /* In multifunction mode each function gets 2 msi-X vectors |
1636 | * one for data path completions anf the other for asynch events | |
1637 | * or command completions */ | |
1638 | if (mlx4_is_mfunc(dev)) { | |
1639 | nreq = 2; | |
1640 | } else { | |
1641 | nreq = min_t(int, dev->caps.num_eqs - | |
1642 | dev->caps.reserved_eqs, nreq); | |
1643 | } | |
1644 | ||
b8dd786f YP |
1645 | entries = kcalloc(nreq, sizeof *entries, GFP_KERNEL); |
1646 | if (!entries) | |
1647 | goto no_msi; | |
1648 | ||
1649 | for (i = 0; i < nreq; ++i) | |
225c7b1f RD |
1650 | entries[i].entry = i; |
1651 | ||
b8dd786f YP |
1652 | retry: |
1653 | err = pci_enable_msix(dev->pdev, entries, nreq); | |
225c7b1f | 1654 | if (err) { |
b8dd786f YP |
1655 | /* Try again if at least 2 vectors are available */ |
1656 | if (err > 1) { | |
1657 | mlx4_info(dev, "Requested %d vectors, " | |
1658 | "but only %d MSI-X vectors available, " | |
1659 | "trying again\n", nreq, err); | |
1660 | nreq = err; | |
1661 | goto retry; | |
1662 | } | |
5bf0da7d | 1663 | kfree(entries); |
225c7b1f RD |
1664 | goto no_msi; |
1665 | } | |
1666 | ||
0b7ca5a9 YP |
1667 | if (nreq < |
1668 | MSIX_LEGACY_SZ + dev->caps.num_ports * MIN_MSIX_P_PORT) { | |
1669 | /*Working in legacy mode , all EQ's shared*/ | |
1670 | dev->caps.comp_pool = 0; | |
1671 | dev->caps.num_comp_vectors = nreq - 1; | |
1672 | } else { | |
1673 | dev->caps.comp_pool = nreq - MSIX_LEGACY_SZ; | |
1674 | dev->caps.num_comp_vectors = MSIX_LEGACY_SZ - 1; | |
1675 | } | |
b8dd786f | 1676 | for (i = 0; i < nreq; ++i) |
225c7b1f RD |
1677 | priv->eq_table.eq[i].irq = entries[i].vector; |
1678 | ||
1679 | dev->flags |= MLX4_FLAG_MSI_X; | |
b8dd786f YP |
1680 | |
1681 | kfree(entries); | |
225c7b1f RD |
1682 | return; |
1683 | } | |
1684 | ||
1685 | no_msi: | |
b8dd786f | 1686 | dev->caps.num_comp_vectors = 1; |
0b7ca5a9 | 1687 | dev->caps.comp_pool = 0; |
b8dd786f YP |
1688 | |
1689 | for (i = 0; i < 2; ++i) | |
225c7b1f RD |
1690 | priv->eq_table.eq[i].irq = dev->pdev->irq; |
1691 | } | |
1692 | ||
7ff93f8b | 1693 | static int mlx4_init_port_info(struct mlx4_dev *dev, int port) |
2a2336f8 YP |
1694 | { |
1695 | struct mlx4_port_info *info = &mlx4_priv(dev)->port[port]; | |
7ff93f8b | 1696 | int err = 0; |
2a2336f8 YP |
1697 | |
1698 | info->dev = dev; | |
1699 | info->port = port; | |
ab9c17a0 JM |
1700 | if (!mlx4_is_slave(dev)) { |
1701 | INIT_RADIX_TREE(&info->mac_tree, GFP_KERNEL); | |
1702 | mlx4_init_mac_table(dev, &info->mac_table); | |
1703 | mlx4_init_vlan_table(dev, &info->vlan_table); | |
1704 | info->base_qpn = | |
1705 | dev->caps.reserved_qps_base[MLX4_QP_REGION_ETH_ADDR] + | |
06fa0a88 | 1706 | (port - 1) * (1 << log_num_mac); |
ab9c17a0 | 1707 | } |
7ff93f8b YP |
1708 | |
1709 | sprintf(info->dev_name, "mlx4_port%d", port); | |
1710 | info->port_attr.attr.name = info->dev_name; | |
ab9c17a0 JM |
1711 | if (mlx4_is_mfunc(dev)) |
1712 | info->port_attr.attr.mode = S_IRUGO; | |
1713 | else { | |
1714 | info->port_attr.attr.mode = S_IRUGO | S_IWUSR; | |
1715 | info->port_attr.store = set_port_type; | |
1716 | } | |
7ff93f8b | 1717 | info->port_attr.show = show_port_type; |
3691c964 | 1718 | sysfs_attr_init(&info->port_attr.attr); |
7ff93f8b YP |
1719 | |
1720 | err = device_create_file(&dev->pdev->dev, &info->port_attr); | |
1721 | if (err) { | |
1722 | mlx4_err(dev, "Failed to create file for port %d\n", port); | |
1723 | info->port = -1; | |
1724 | } | |
1725 | ||
096335b3 OG |
1726 | sprintf(info->dev_mtu_name, "mlx4_port%d_mtu", port); |
1727 | info->port_mtu_attr.attr.name = info->dev_mtu_name; | |
1728 | if (mlx4_is_mfunc(dev)) | |
1729 | info->port_mtu_attr.attr.mode = S_IRUGO; | |
1730 | else { | |
1731 | info->port_mtu_attr.attr.mode = S_IRUGO | S_IWUSR; | |
1732 | info->port_mtu_attr.store = set_port_ib_mtu; | |
1733 | } | |
1734 | info->port_mtu_attr.show = show_port_ib_mtu; | |
1735 | sysfs_attr_init(&info->port_mtu_attr.attr); | |
1736 | ||
1737 | err = device_create_file(&dev->pdev->dev, &info->port_mtu_attr); | |
1738 | if (err) { | |
1739 | mlx4_err(dev, "Failed to create mtu file for port %d\n", port); | |
1740 | device_remove_file(&info->dev->pdev->dev, &info->port_attr); | |
1741 | info->port = -1; | |
1742 | } | |
1743 | ||
7ff93f8b YP |
1744 | return err; |
1745 | } | |
1746 | ||
1747 | static void mlx4_cleanup_port_info(struct mlx4_port_info *info) | |
1748 | { | |
1749 | if (info->port < 0) | |
1750 | return; | |
1751 | ||
1752 | device_remove_file(&info->dev->pdev->dev, &info->port_attr); | |
096335b3 | 1753 | device_remove_file(&info->dev->pdev->dev, &info->port_mtu_attr); |
2a2336f8 YP |
1754 | } |
1755 | ||
b12d93d6 YP |
1756 | static int mlx4_init_steering(struct mlx4_dev *dev) |
1757 | { | |
1758 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1759 | int num_entries = dev->caps.num_ports; | |
1760 | int i, j; | |
1761 | ||
1762 | priv->steer = kzalloc(sizeof(struct mlx4_steer) * num_entries, GFP_KERNEL); | |
1763 | if (!priv->steer) | |
1764 | return -ENOMEM; | |
1765 | ||
45b51365 | 1766 | for (i = 0; i < num_entries; i++) |
b12d93d6 YP |
1767 | for (j = 0; j < MLX4_NUM_STEERS; j++) { |
1768 | INIT_LIST_HEAD(&priv->steer[i].promisc_qps[j]); | |
1769 | INIT_LIST_HEAD(&priv->steer[i].steer_entries[j]); | |
1770 | } | |
b12d93d6 YP |
1771 | return 0; |
1772 | } | |
1773 | ||
1774 | static void mlx4_clear_steering(struct mlx4_dev *dev) | |
1775 | { | |
1776 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1777 | struct mlx4_steer_index *entry, *tmp_entry; | |
1778 | struct mlx4_promisc_qp *pqp, *tmp_pqp; | |
1779 | int num_entries = dev->caps.num_ports; | |
1780 | int i, j; | |
1781 | ||
1782 | for (i = 0; i < num_entries; i++) { | |
1783 | for (j = 0; j < MLX4_NUM_STEERS; j++) { | |
1784 | list_for_each_entry_safe(pqp, tmp_pqp, | |
1785 | &priv->steer[i].promisc_qps[j], | |
1786 | list) { | |
1787 | list_del(&pqp->list); | |
1788 | kfree(pqp); | |
1789 | } | |
1790 | list_for_each_entry_safe(entry, tmp_entry, | |
1791 | &priv->steer[i].steer_entries[j], | |
1792 | list) { | |
1793 | list_del(&entry->list); | |
1794 | list_for_each_entry_safe(pqp, tmp_pqp, | |
1795 | &entry->duplicates, | |
1796 | list) { | |
1797 | list_del(&pqp->list); | |
1798 | kfree(pqp); | |
1799 | } | |
1800 | kfree(entry); | |
1801 | } | |
1802 | } | |
1803 | } | |
1804 | kfree(priv->steer); | |
1805 | } | |
1806 | ||
ab9c17a0 JM |
1807 | static int extended_func_num(struct pci_dev *pdev) |
1808 | { | |
1809 | return PCI_SLOT(pdev->devfn) * 8 + PCI_FUNC(pdev->devfn); | |
1810 | } | |
1811 | ||
1812 | #define MLX4_OWNER_BASE 0x8069c | |
1813 | #define MLX4_OWNER_SIZE 4 | |
1814 | ||
1815 | static int mlx4_get_ownership(struct mlx4_dev *dev) | |
1816 | { | |
1817 | void __iomem *owner; | |
1818 | u32 ret; | |
1819 | ||
57dbf29a KSS |
1820 | if (pci_channel_offline(dev->pdev)) |
1821 | return -EIO; | |
1822 | ||
ab9c17a0 JM |
1823 | owner = ioremap(pci_resource_start(dev->pdev, 0) + MLX4_OWNER_BASE, |
1824 | MLX4_OWNER_SIZE); | |
1825 | if (!owner) { | |
1826 | mlx4_err(dev, "Failed to obtain ownership bit\n"); | |
1827 | return -ENOMEM; | |
1828 | } | |
1829 | ||
1830 | ret = readl(owner); | |
1831 | iounmap(owner); | |
1832 | return (int) !!ret; | |
1833 | } | |
1834 | ||
1835 | static void mlx4_free_ownership(struct mlx4_dev *dev) | |
1836 | { | |
1837 | void __iomem *owner; | |
1838 | ||
57dbf29a KSS |
1839 | if (pci_channel_offline(dev->pdev)) |
1840 | return; | |
1841 | ||
ab9c17a0 JM |
1842 | owner = ioremap(pci_resource_start(dev->pdev, 0) + MLX4_OWNER_BASE, |
1843 | MLX4_OWNER_SIZE); | |
1844 | if (!owner) { | |
1845 | mlx4_err(dev, "Failed to obtain ownership bit\n"); | |
1846 | return; | |
1847 | } | |
1848 | writel(0, owner); | |
1849 | msleep(1000); | |
1850 | iounmap(owner); | |
1851 | } | |
1852 | ||
3d73c288 | 1853 | static int __mlx4_init_one(struct pci_dev *pdev, const struct pci_device_id *id) |
225c7b1f | 1854 | { |
225c7b1f RD |
1855 | struct mlx4_priv *priv; |
1856 | struct mlx4_dev *dev; | |
1857 | int err; | |
2a2336f8 | 1858 | int port; |
225c7b1f | 1859 | |
0a645e80 | 1860 | pr_info(DRV_NAME ": Initializing %s\n", pci_name(pdev)); |
225c7b1f RD |
1861 | |
1862 | err = pci_enable_device(pdev); | |
1863 | if (err) { | |
1864 | dev_err(&pdev->dev, "Cannot enable PCI device, " | |
1865 | "aborting.\n"); | |
1866 | return err; | |
1867 | } | |
ab9c17a0 JM |
1868 | if (num_vfs > MLX4_MAX_NUM_VF) { |
1869 | printk(KERN_ERR "There are more VF's (%d) than allowed(%d)\n", | |
1870 | num_vfs, MLX4_MAX_NUM_VF); | |
1871 | return -EINVAL; | |
1872 | } | |
225c7b1f | 1873 | /* |
ab9c17a0 | 1874 | * Check for BARs. |
225c7b1f | 1875 | */ |
ab9c17a0 JM |
1876 | if (((id == NULL) || !(id->driver_data & MLX4_VF)) && |
1877 | !(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) { | |
1878 | dev_err(&pdev->dev, "Missing DCS, aborting." | |
1879 | "(id == 0X%p, id->driver_data: 0x%lx," | |
1880 | " pci_resource_flags(pdev, 0):0x%lx)\n", id, | |
1881 | id ? id->driver_data : 0, pci_resource_flags(pdev, 0)); | |
225c7b1f RD |
1882 | err = -ENODEV; |
1883 | goto err_disable_pdev; | |
1884 | } | |
1885 | if (!(pci_resource_flags(pdev, 2) & IORESOURCE_MEM)) { | |
1886 | dev_err(&pdev->dev, "Missing UAR, aborting.\n"); | |
1887 | err = -ENODEV; | |
1888 | goto err_disable_pdev; | |
1889 | } | |
1890 | ||
a01df0fe | 1891 | err = pci_request_regions(pdev, DRV_NAME); |
225c7b1f | 1892 | if (err) { |
a01df0fe | 1893 | dev_err(&pdev->dev, "Couldn't get PCI resources, aborting\n"); |
225c7b1f RD |
1894 | goto err_disable_pdev; |
1895 | } | |
1896 | ||
225c7b1f RD |
1897 | pci_set_master(pdev); |
1898 | ||
6a35528a | 1899 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)); |
225c7b1f RD |
1900 | if (err) { |
1901 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask.\n"); | |
284901a9 | 1902 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
225c7b1f RD |
1903 | if (err) { |
1904 | dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting.\n"); | |
a01df0fe | 1905 | goto err_release_regions; |
225c7b1f RD |
1906 | } |
1907 | } | |
6a35528a | 1908 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)); |
225c7b1f RD |
1909 | if (err) { |
1910 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit " | |
1911 | "consistent PCI DMA mask.\n"); | |
284901a9 | 1912 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); |
225c7b1f RD |
1913 | if (err) { |
1914 | dev_err(&pdev->dev, "Can't set consistent PCI DMA mask, " | |
1915 | "aborting.\n"); | |
a01df0fe | 1916 | goto err_release_regions; |
225c7b1f RD |
1917 | } |
1918 | } | |
1919 | ||
7f9e5c48 DD |
1920 | /* Allow large DMA segments, up to the firmware limit of 1 GB */ |
1921 | dma_set_max_seg_size(&pdev->dev, 1024 * 1024 * 1024); | |
1922 | ||
225c7b1f RD |
1923 | priv = kzalloc(sizeof *priv, GFP_KERNEL); |
1924 | if (!priv) { | |
1925 | dev_err(&pdev->dev, "Device struct alloc failed, " | |
1926 | "aborting.\n"); | |
1927 | err = -ENOMEM; | |
a01df0fe | 1928 | goto err_release_regions; |
225c7b1f RD |
1929 | } |
1930 | ||
1931 | dev = &priv->dev; | |
1932 | dev->pdev = pdev; | |
b581401e RD |
1933 | INIT_LIST_HEAD(&priv->ctx_list); |
1934 | spin_lock_init(&priv->ctx_lock); | |
225c7b1f | 1935 | |
7ff93f8b YP |
1936 | mutex_init(&priv->port_mutex); |
1937 | ||
6296883c YP |
1938 | INIT_LIST_HEAD(&priv->pgdir_list); |
1939 | mutex_init(&priv->pgdir_mutex); | |
1940 | ||
c1b43dca EC |
1941 | INIT_LIST_HEAD(&priv->bf_list); |
1942 | mutex_init(&priv->bf_mutex); | |
1943 | ||
aca7a3ac | 1944 | dev->rev_id = pdev->revision; |
ab9c17a0 JM |
1945 | /* Detect if this device is a virtual function */ |
1946 | if (id && id->driver_data & MLX4_VF) { | |
1947 | /* When acting as pf, we normally skip vfs unless explicitly | |
1948 | * requested to probe them. */ | |
1949 | if (num_vfs && extended_func_num(pdev) > probe_vf) { | |
1950 | mlx4_warn(dev, "Skipping virtual function:%d\n", | |
1951 | extended_func_num(pdev)); | |
1952 | err = -ENODEV; | |
1953 | goto err_free_dev; | |
1954 | } | |
1955 | mlx4_warn(dev, "Detected virtual function - running in slave mode\n"); | |
1956 | dev->flags |= MLX4_FLAG_SLAVE; | |
1957 | } else { | |
1958 | /* We reset the device and enable SRIOV only for physical | |
1959 | * devices. Try to claim ownership on the device; | |
1960 | * if already taken, skip -- do not allow multiple PFs */ | |
1961 | err = mlx4_get_ownership(dev); | |
1962 | if (err) { | |
1963 | if (err < 0) | |
1964 | goto err_free_dev; | |
1965 | else { | |
1966 | mlx4_warn(dev, "Multiple PFs not yet supported." | |
1967 | " Skipping PF.\n"); | |
1968 | err = -EINVAL; | |
1969 | goto err_free_dev; | |
1970 | } | |
1971 | } | |
aca7a3ac | 1972 | |
ab9c17a0 JM |
1973 | if (num_vfs) { |
1974 | mlx4_warn(dev, "Enabling sriov with:%d vfs\n", num_vfs); | |
1975 | err = pci_enable_sriov(pdev, num_vfs); | |
1976 | if (err) { | |
1977 | mlx4_err(dev, "Failed to enable sriov," | |
1978 | "continuing without sriov enabled" | |
1979 | " (err = %d).\n", err); | |
ab9c17a0 JM |
1980 | err = 0; |
1981 | } else { | |
1982 | mlx4_warn(dev, "Running in master mode\n"); | |
1983 | dev->flags |= MLX4_FLAG_SRIOV | | |
1984 | MLX4_FLAG_MASTER; | |
1985 | dev->num_vfs = num_vfs; | |
1986 | } | |
1987 | } | |
1988 | ||
1989 | /* | |
1990 | * Now reset the HCA before we touch the PCI capabilities or | |
1991 | * attempt a firmware command, since a boot ROM may have left | |
1992 | * the HCA in an undefined state. | |
1993 | */ | |
1994 | err = mlx4_reset(dev); | |
1995 | if (err) { | |
1996 | mlx4_err(dev, "Failed to reset HCA, aborting.\n"); | |
1997 | goto err_rel_own; | |
1998 | } | |
225c7b1f RD |
1999 | } |
2000 | ||
ab9c17a0 | 2001 | slave_start: |
225c7b1f RD |
2002 | if (mlx4_cmd_init(dev)) { |
2003 | mlx4_err(dev, "Failed to init command interface, aborting.\n"); | |
ab9c17a0 JM |
2004 | goto err_sriov; |
2005 | } | |
2006 | ||
2007 | /* In slave functions, the communication channel must be initialized | |
2008 | * before posting commands. Also, init num_slaves before calling | |
2009 | * mlx4_init_hca */ | |
2010 | if (mlx4_is_mfunc(dev)) { | |
2011 | if (mlx4_is_master(dev)) | |
2012 | dev->num_slaves = MLX4_MAX_NUM_SLAVES; | |
2013 | else { | |
2014 | dev->num_slaves = 0; | |
2015 | if (mlx4_multi_func_init(dev)) { | |
2016 | mlx4_err(dev, "Failed to init slave mfunc" | |
2017 | " interface, aborting.\n"); | |
2018 | goto err_cmd; | |
2019 | } | |
2020 | } | |
225c7b1f RD |
2021 | } |
2022 | ||
2023 | err = mlx4_init_hca(dev); | |
ab9c17a0 JM |
2024 | if (err) { |
2025 | if (err == -EACCES) { | |
2026 | /* Not primary Physical function | |
2027 | * Running in slave mode */ | |
2028 | mlx4_cmd_cleanup(dev); | |
2029 | dev->flags |= MLX4_FLAG_SLAVE; | |
2030 | dev->flags &= ~MLX4_FLAG_MASTER; | |
2031 | goto slave_start; | |
2032 | } else | |
2033 | goto err_mfunc; | |
2034 | } | |
2035 | ||
2036 | /* In master functions, the communication channel must be initialized | |
2037 | * after obtaining its address from fw */ | |
2038 | if (mlx4_is_master(dev)) { | |
2039 | if (mlx4_multi_func_init(dev)) { | |
2040 | mlx4_err(dev, "Failed to init master mfunc" | |
2041 | "interface, aborting.\n"); | |
2042 | goto err_close; | |
2043 | } | |
2044 | } | |
225c7b1f | 2045 | |
b8dd786f YP |
2046 | err = mlx4_alloc_eq_table(dev); |
2047 | if (err) | |
ab9c17a0 | 2048 | goto err_master_mfunc; |
b8dd786f | 2049 | |
0b7ca5a9 | 2050 | priv->msix_ctl.pool_bm = 0; |
730c41d5 | 2051 | mutex_init(&priv->msix_ctl.pool_lock); |
0b7ca5a9 | 2052 | |
08fb1055 | 2053 | mlx4_enable_msi_x(dev); |
ab9c17a0 JM |
2054 | if ((mlx4_is_mfunc(dev)) && |
2055 | !(dev->flags & MLX4_FLAG_MSI_X)) { | |
2056 | mlx4_err(dev, "INTx is not supported in multi-function mode." | |
2057 | " aborting.\n"); | |
b12d93d6 | 2058 | goto err_free_eq; |
ab9c17a0 JM |
2059 | } |
2060 | ||
2061 | if (!mlx4_is_slave(dev)) { | |
2062 | err = mlx4_init_steering(dev); | |
2063 | if (err) | |
2064 | goto err_free_eq; | |
2065 | } | |
b12d93d6 | 2066 | |
225c7b1f | 2067 | err = mlx4_setup_hca(dev); |
ab9c17a0 JM |
2068 | if (err == -EBUSY && (dev->flags & MLX4_FLAG_MSI_X) && |
2069 | !mlx4_is_mfunc(dev)) { | |
08fb1055 | 2070 | dev->flags &= ~MLX4_FLAG_MSI_X; |
9858d2d1 YP |
2071 | dev->caps.num_comp_vectors = 1; |
2072 | dev->caps.comp_pool = 0; | |
08fb1055 MT |
2073 | pci_disable_msix(pdev); |
2074 | err = mlx4_setup_hca(dev); | |
2075 | } | |
2076 | ||
225c7b1f | 2077 | if (err) |
b12d93d6 | 2078 | goto err_steer; |
225c7b1f | 2079 | |
7ff93f8b YP |
2080 | for (port = 1; port <= dev->caps.num_ports; port++) { |
2081 | err = mlx4_init_port_info(dev, port); | |
2082 | if (err) | |
2083 | goto err_port; | |
2084 | } | |
2a2336f8 | 2085 | |
225c7b1f RD |
2086 | err = mlx4_register_device(dev); |
2087 | if (err) | |
7ff93f8b | 2088 | goto err_port; |
225c7b1f | 2089 | |
27bf91d6 YP |
2090 | mlx4_sense_init(dev); |
2091 | mlx4_start_sense(dev); | |
2092 | ||
225c7b1f RD |
2093 | pci_set_drvdata(pdev, dev); |
2094 | ||
2095 | return 0; | |
2096 | ||
7ff93f8b | 2097 | err_port: |
b4f77264 | 2098 | for (--port; port >= 1; --port) |
7ff93f8b YP |
2099 | mlx4_cleanup_port_info(&priv->port[port]); |
2100 | ||
f2a3f6a3 | 2101 | mlx4_cleanup_counters_table(dev); |
225c7b1f RD |
2102 | mlx4_cleanup_mcg_table(dev); |
2103 | mlx4_cleanup_qp_table(dev); | |
2104 | mlx4_cleanup_srq_table(dev); | |
2105 | mlx4_cleanup_cq_table(dev); | |
2106 | mlx4_cmd_use_polling(dev); | |
2107 | mlx4_cleanup_eq_table(dev); | |
225c7b1f | 2108 | mlx4_cleanup_mr_table(dev); |
012a8ff5 | 2109 | mlx4_cleanup_xrcd_table(dev); |
225c7b1f RD |
2110 | mlx4_cleanup_pd_table(dev); |
2111 | mlx4_cleanup_uar_table(dev); | |
2112 | ||
b12d93d6 | 2113 | err_steer: |
ab9c17a0 JM |
2114 | if (!mlx4_is_slave(dev)) |
2115 | mlx4_clear_steering(dev); | |
b12d93d6 | 2116 | |
b8dd786f YP |
2117 | err_free_eq: |
2118 | mlx4_free_eq_table(dev); | |
2119 | ||
ab9c17a0 JM |
2120 | err_master_mfunc: |
2121 | if (mlx4_is_master(dev)) | |
2122 | mlx4_multi_func_cleanup(dev); | |
2123 | ||
225c7b1f | 2124 | err_close: |
08fb1055 MT |
2125 | if (dev->flags & MLX4_FLAG_MSI_X) |
2126 | pci_disable_msix(pdev); | |
2127 | ||
225c7b1f RD |
2128 | mlx4_close_hca(dev); |
2129 | ||
ab9c17a0 JM |
2130 | err_mfunc: |
2131 | if (mlx4_is_slave(dev)) | |
2132 | mlx4_multi_func_cleanup(dev); | |
2133 | ||
225c7b1f RD |
2134 | err_cmd: |
2135 | mlx4_cmd_cleanup(dev); | |
2136 | ||
ab9c17a0 | 2137 | err_sriov: |
681372a7 | 2138 | if (dev->flags & MLX4_FLAG_SRIOV) |
ab9c17a0 JM |
2139 | pci_disable_sriov(pdev); |
2140 | ||
2141 | err_rel_own: | |
2142 | if (!mlx4_is_slave(dev)) | |
2143 | mlx4_free_ownership(dev); | |
2144 | ||
225c7b1f | 2145 | err_free_dev: |
225c7b1f RD |
2146 | kfree(priv); |
2147 | ||
a01df0fe RD |
2148 | err_release_regions: |
2149 | pci_release_regions(pdev); | |
225c7b1f RD |
2150 | |
2151 | err_disable_pdev: | |
2152 | pci_disable_device(pdev); | |
2153 | pci_set_drvdata(pdev, NULL); | |
2154 | return err; | |
2155 | } | |
2156 | ||
3d73c288 RD |
2157 | static int __devinit mlx4_init_one(struct pci_dev *pdev, |
2158 | const struct pci_device_id *id) | |
2159 | { | |
0a645e80 | 2160 | printk_once(KERN_INFO "%s", mlx4_version); |
3d73c288 | 2161 | |
b027cacd | 2162 | return __mlx4_init_one(pdev, id); |
3d73c288 RD |
2163 | } |
2164 | ||
2165 | static void mlx4_remove_one(struct pci_dev *pdev) | |
225c7b1f RD |
2166 | { |
2167 | struct mlx4_dev *dev = pci_get_drvdata(pdev); | |
2168 | struct mlx4_priv *priv = mlx4_priv(dev); | |
2169 | int p; | |
2170 | ||
2171 | if (dev) { | |
ab9c17a0 JM |
2172 | /* in SRIOV it is not allowed to unload the pf's |
2173 | * driver while there are alive vf's */ | |
2174 | if (mlx4_is_master(dev)) { | |
2175 | if (mlx4_how_many_lives_vf(dev)) | |
2176 | printk(KERN_ERR "Removing PF when there are assigned VF's !!!\n"); | |
2177 | } | |
27bf91d6 | 2178 | mlx4_stop_sense(dev); |
225c7b1f RD |
2179 | mlx4_unregister_device(dev); |
2180 | ||
7ff93f8b YP |
2181 | for (p = 1; p <= dev->caps.num_ports; p++) { |
2182 | mlx4_cleanup_port_info(&priv->port[p]); | |
225c7b1f | 2183 | mlx4_CLOSE_PORT(dev, p); |
7ff93f8b | 2184 | } |
225c7b1f | 2185 | |
b8924951 JM |
2186 | if (mlx4_is_master(dev)) |
2187 | mlx4_free_resource_tracker(dev, | |
2188 | RES_TR_FREE_SLAVES_ONLY); | |
2189 | ||
f2a3f6a3 | 2190 | mlx4_cleanup_counters_table(dev); |
225c7b1f RD |
2191 | mlx4_cleanup_mcg_table(dev); |
2192 | mlx4_cleanup_qp_table(dev); | |
2193 | mlx4_cleanup_srq_table(dev); | |
2194 | mlx4_cleanup_cq_table(dev); | |
2195 | mlx4_cmd_use_polling(dev); | |
2196 | mlx4_cleanup_eq_table(dev); | |
225c7b1f | 2197 | mlx4_cleanup_mr_table(dev); |
012a8ff5 | 2198 | mlx4_cleanup_xrcd_table(dev); |
225c7b1f RD |
2199 | mlx4_cleanup_pd_table(dev); |
2200 | ||
ab9c17a0 | 2201 | if (mlx4_is_master(dev)) |
b8924951 JM |
2202 | mlx4_free_resource_tracker(dev, |
2203 | RES_TR_FREE_STRUCTS_ONLY); | |
ab9c17a0 | 2204 | |
225c7b1f RD |
2205 | iounmap(priv->kar); |
2206 | mlx4_uar_free(dev, &priv->driver_uar); | |
2207 | mlx4_cleanup_uar_table(dev); | |
ab9c17a0 JM |
2208 | if (!mlx4_is_slave(dev)) |
2209 | mlx4_clear_steering(dev); | |
b8dd786f | 2210 | mlx4_free_eq_table(dev); |
ab9c17a0 JM |
2211 | if (mlx4_is_master(dev)) |
2212 | mlx4_multi_func_cleanup(dev); | |
225c7b1f | 2213 | mlx4_close_hca(dev); |
ab9c17a0 JM |
2214 | if (mlx4_is_slave(dev)) |
2215 | mlx4_multi_func_cleanup(dev); | |
225c7b1f RD |
2216 | mlx4_cmd_cleanup(dev); |
2217 | ||
2218 | if (dev->flags & MLX4_FLAG_MSI_X) | |
2219 | pci_disable_msix(pdev); | |
681372a7 | 2220 | if (dev->flags & MLX4_FLAG_SRIOV) { |
ab9c17a0 JM |
2221 | mlx4_warn(dev, "Disabling sriov\n"); |
2222 | pci_disable_sriov(pdev); | |
2223 | } | |
225c7b1f | 2224 | |
ab9c17a0 JM |
2225 | if (!mlx4_is_slave(dev)) |
2226 | mlx4_free_ownership(dev); | |
225c7b1f | 2227 | kfree(priv); |
a01df0fe | 2228 | pci_release_regions(pdev); |
225c7b1f RD |
2229 | pci_disable_device(pdev); |
2230 | pci_set_drvdata(pdev, NULL); | |
2231 | } | |
2232 | } | |
2233 | ||
ee49bd93 JM |
2234 | int mlx4_restart_one(struct pci_dev *pdev) |
2235 | { | |
2236 | mlx4_remove_one(pdev); | |
3d73c288 | 2237 | return __mlx4_init_one(pdev, NULL); |
ee49bd93 JM |
2238 | } |
2239 | ||
a3aa1884 | 2240 | static DEFINE_PCI_DEVICE_TABLE(mlx4_pci_table) = { |
ab9c17a0 JM |
2241 | /* MT25408 "Hermon" SDR */ |
2242 | { PCI_VDEVICE(MELLANOX, 0x6340), 0 }, | |
2243 | /* MT25408 "Hermon" DDR */ | |
2244 | { PCI_VDEVICE(MELLANOX, 0x634a), 0 }, | |
2245 | /* MT25408 "Hermon" QDR */ | |
2246 | { PCI_VDEVICE(MELLANOX, 0x6354), 0 }, | |
2247 | /* MT25408 "Hermon" DDR PCIe gen2 */ | |
2248 | { PCI_VDEVICE(MELLANOX, 0x6732), 0 }, | |
2249 | /* MT25408 "Hermon" QDR PCIe gen2 */ | |
2250 | { PCI_VDEVICE(MELLANOX, 0x673c), 0 }, | |
2251 | /* MT25408 "Hermon" EN 10GigE */ | |
2252 | { PCI_VDEVICE(MELLANOX, 0x6368), 0 }, | |
2253 | /* MT25408 "Hermon" EN 10GigE PCIe gen2 */ | |
2254 | { PCI_VDEVICE(MELLANOX, 0x6750), 0 }, | |
2255 | /* MT25458 ConnectX EN 10GBASE-T 10GigE */ | |
2256 | { PCI_VDEVICE(MELLANOX, 0x6372), 0 }, | |
2257 | /* MT25458 ConnectX EN 10GBASE-T+Gen2 10GigE */ | |
2258 | { PCI_VDEVICE(MELLANOX, 0x675a), 0 }, | |
2259 | /* MT26468 ConnectX EN 10GigE PCIe gen2*/ | |
2260 | { PCI_VDEVICE(MELLANOX, 0x6764), 0 }, | |
2261 | /* MT26438 ConnectX EN 40GigE PCIe gen2 5GT/s */ | |
2262 | { PCI_VDEVICE(MELLANOX, 0x6746), 0 }, | |
2263 | /* MT26478 ConnectX2 40GigE PCIe gen2 */ | |
2264 | { PCI_VDEVICE(MELLANOX, 0x676e), 0 }, | |
2265 | /* MT25400 Family [ConnectX-2 Virtual Function] */ | |
2266 | { PCI_VDEVICE(MELLANOX, 0x1002), MLX4_VF }, | |
2267 | /* MT27500 Family [ConnectX-3] */ | |
2268 | { PCI_VDEVICE(MELLANOX, 0x1003), 0 }, | |
2269 | /* MT27500 Family [ConnectX-3 Virtual Function] */ | |
2270 | { PCI_VDEVICE(MELLANOX, 0x1004), MLX4_VF }, | |
2271 | { PCI_VDEVICE(MELLANOX, 0x1005), 0 }, /* MT27510 Family */ | |
2272 | { PCI_VDEVICE(MELLANOX, 0x1006), 0 }, /* MT27511 Family */ | |
2273 | { PCI_VDEVICE(MELLANOX, 0x1007), 0 }, /* MT27520 Family */ | |
2274 | { PCI_VDEVICE(MELLANOX, 0x1008), 0 }, /* MT27521 Family */ | |
2275 | { PCI_VDEVICE(MELLANOX, 0x1009), 0 }, /* MT27530 Family */ | |
2276 | { PCI_VDEVICE(MELLANOX, 0x100a), 0 }, /* MT27531 Family */ | |
2277 | { PCI_VDEVICE(MELLANOX, 0x100b), 0 }, /* MT27540 Family */ | |
2278 | { PCI_VDEVICE(MELLANOX, 0x100c), 0 }, /* MT27541 Family */ | |
2279 | { PCI_VDEVICE(MELLANOX, 0x100d), 0 }, /* MT27550 Family */ | |
2280 | { PCI_VDEVICE(MELLANOX, 0x100e), 0 }, /* MT27551 Family */ | |
2281 | { PCI_VDEVICE(MELLANOX, 0x100f), 0 }, /* MT27560 Family */ | |
2282 | { PCI_VDEVICE(MELLANOX, 0x1010), 0 }, /* MT27561 Family */ | |
225c7b1f RD |
2283 | { 0, } |
2284 | }; | |
2285 | ||
2286 | MODULE_DEVICE_TABLE(pci, mlx4_pci_table); | |
2287 | ||
57dbf29a KSS |
2288 | static pci_ers_result_t mlx4_pci_err_detected(struct pci_dev *pdev, |
2289 | pci_channel_state_t state) | |
2290 | { | |
2291 | mlx4_remove_one(pdev); | |
2292 | ||
2293 | return state == pci_channel_io_perm_failure ? | |
2294 | PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_NEED_RESET; | |
2295 | } | |
2296 | ||
2297 | static pci_ers_result_t mlx4_pci_slot_reset(struct pci_dev *pdev) | |
2298 | { | |
2299 | int ret = __mlx4_init_one(pdev, NULL); | |
2300 | ||
2301 | return ret ? PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_RECOVERED; | |
2302 | } | |
2303 | ||
2304 | static struct pci_error_handlers mlx4_err_handler = { | |
2305 | .error_detected = mlx4_pci_err_detected, | |
2306 | .slot_reset = mlx4_pci_slot_reset, | |
2307 | }; | |
2308 | ||
225c7b1f RD |
2309 | static struct pci_driver mlx4_driver = { |
2310 | .name = DRV_NAME, | |
2311 | .id_table = mlx4_pci_table, | |
2312 | .probe = mlx4_init_one, | |
57dbf29a KSS |
2313 | .remove = __devexit_p(mlx4_remove_one), |
2314 | .err_handler = &mlx4_err_handler, | |
225c7b1f RD |
2315 | }; |
2316 | ||
7ff93f8b YP |
2317 | static int __init mlx4_verify_params(void) |
2318 | { | |
2319 | if ((log_num_mac < 0) || (log_num_mac > 7)) { | |
0a645e80 | 2320 | pr_warning("mlx4_core: bad num_mac: %d\n", log_num_mac); |
7ff93f8b YP |
2321 | return -1; |
2322 | } | |
2323 | ||
cb29688a OG |
2324 | if (log_num_vlan != 0) |
2325 | pr_warning("mlx4_core: log_num_vlan - obsolete module param, using %d\n", | |
2326 | MLX4_LOG_NUM_VLANS); | |
7ff93f8b | 2327 | |
0498628f | 2328 | if ((log_mtts_per_seg < 1) || (log_mtts_per_seg > 7)) { |
0a645e80 | 2329 | pr_warning("mlx4_core: bad log_mtts_per_seg: %d\n", log_mtts_per_seg); |
ab6bf42e EC |
2330 | return -1; |
2331 | } | |
2332 | ||
ab9c17a0 JM |
2333 | /* Check if module param for ports type has legal combination */ |
2334 | if (port_type_array[0] == false && port_type_array[1] == true) { | |
2335 | printk(KERN_WARNING "Module parameter configuration ETH/IB is not supported. Switching to default configuration IB/IB\n"); | |
2336 | port_type_array[0] = true; | |
2337 | } | |
2338 | ||
7ff93f8b YP |
2339 | return 0; |
2340 | } | |
2341 | ||
225c7b1f RD |
2342 | static int __init mlx4_init(void) |
2343 | { | |
2344 | int ret; | |
2345 | ||
7ff93f8b YP |
2346 | if (mlx4_verify_params()) |
2347 | return -EINVAL; | |
2348 | ||
27bf91d6 YP |
2349 | mlx4_catas_init(); |
2350 | ||
2351 | mlx4_wq = create_singlethread_workqueue("mlx4"); | |
2352 | if (!mlx4_wq) | |
2353 | return -ENOMEM; | |
ee49bd93 | 2354 | |
225c7b1f RD |
2355 | ret = pci_register_driver(&mlx4_driver); |
2356 | return ret < 0 ? ret : 0; | |
2357 | } | |
2358 | ||
2359 | static void __exit mlx4_cleanup(void) | |
2360 | { | |
2361 | pci_unregister_driver(&mlx4_driver); | |
27bf91d6 | 2362 | destroy_workqueue(mlx4_wq); |
225c7b1f RD |
2363 | } |
2364 | ||
2365 | module_init(mlx4_init); | |
2366 | module_exit(mlx4_cleanup); |