Commit | Line | Data |
---|---|---|
225c7b1f RD |
1 | /* |
2 | * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved. | |
3 | * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved. | |
51a379d0 | 4 | * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies. All rights reserved. |
225c7b1f RD |
5 | * Copyright (c) 2006, 2007 Cisco Systems, Inc. All rights reserved. |
6 | * | |
7 | * This software is available to you under a choice of one of two | |
8 | * licenses. You may choose to be licensed under the terms of the GNU | |
9 | * General Public License (GPL) Version 2, available from the file | |
10 | * COPYING in the main directory of this source tree, or the | |
11 | * OpenIB.org BSD license below: | |
12 | * | |
13 | * Redistribution and use in source and binary forms, with or | |
14 | * without modification, are permitted provided that the following | |
15 | * conditions are met: | |
16 | * | |
17 | * - Redistributions of source code must retain the above | |
18 | * copyright notice, this list of conditions and the following | |
19 | * disclaimer. | |
20 | * | |
21 | * - Redistributions in binary form must reproduce the above | |
22 | * copyright notice, this list of conditions and the following | |
23 | * disclaimer in the documentation and/or other materials | |
24 | * provided with the distribution. | |
25 | * | |
26 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
27 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
28 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
29 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
30 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
31 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
32 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
33 | * SOFTWARE. | |
34 | */ | |
35 | ||
36 | #include <linux/module.h> | |
37 | #include <linux/init.h> | |
38 | #include <linux/errno.h> | |
39 | #include <linux/pci.h> | |
40 | #include <linux/dma-mapping.h> | |
5a0e3ad6 | 41 | #include <linux/slab.h> |
c1b43dca | 42 | #include <linux/io-mapping.h> |
ab9c17a0 | 43 | #include <linux/delay.h> |
b046ffe5 | 44 | #include <linux/kmod.h> |
225c7b1f RD |
45 | |
46 | #include <linux/mlx4/device.h> | |
47 | #include <linux/mlx4/doorbell.h> | |
48 | ||
49 | #include "mlx4.h" | |
50 | #include "fw.h" | |
51 | #include "icm.h" | |
52 | ||
53 | MODULE_AUTHOR("Roland Dreier"); | |
54 | MODULE_DESCRIPTION("Mellanox ConnectX HCA low-level driver"); | |
55 | MODULE_LICENSE("Dual BSD/GPL"); | |
56 | MODULE_VERSION(DRV_VERSION); | |
57 | ||
27bf91d6 YP |
58 | struct workqueue_struct *mlx4_wq; |
59 | ||
225c7b1f RD |
60 | #ifdef CONFIG_MLX4_DEBUG |
61 | ||
62 | int mlx4_debug_level = 0; | |
63 | module_param_named(debug_level, mlx4_debug_level, int, 0644); | |
64 | MODULE_PARM_DESC(debug_level, "Enable debug tracing if > 0"); | |
65 | ||
66 | #endif /* CONFIG_MLX4_DEBUG */ | |
67 | ||
68 | #ifdef CONFIG_PCI_MSI | |
69 | ||
08fb1055 | 70 | static int msi_x = 1; |
225c7b1f RD |
71 | module_param(msi_x, int, 0444); |
72 | MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero"); | |
73 | ||
74 | #else /* CONFIG_PCI_MSI */ | |
75 | ||
76 | #define msi_x (0) | |
77 | ||
78 | #endif /* CONFIG_PCI_MSI */ | |
79 | ||
dd41cc3b | 80 | static uint8_t num_vfs[3] = {0, 0, 0}; |
effa4bc4 | 81 | static int num_vfs_argc; |
dd41cc3b MB |
82 | module_param_array(num_vfs, byte , &num_vfs_argc, 0444); |
83 | MODULE_PARM_DESC(num_vfs, "enable #num_vfs functions if num_vfs > 0\n" | |
84 | "num_vfs=port1,port2,port1+2"); | |
85 | ||
86 | static uint8_t probe_vf[3] = {0, 0, 0}; | |
effa4bc4 | 87 | static int probe_vfs_argc; |
dd41cc3b MB |
88 | module_param_array(probe_vf, byte, &probe_vfs_argc, 0444); |
89 | MODULE_PARM_DESC(probe_vf, "number of vfs to probe by pf driver (num_vfs > 0)\n" | |
90 | "probe_vf=port1,port2,port1+2"); | |
ab9c17a0 | 91 | |
3c439b55 | 92 | int mlx4_log_num_mgm_entry_size = MLX4_DEFAULT_MGM_LOG_ENTRY_SIZE; |
0ec2c0f8 EE |
93 | module_param_named(log_num_mgm_entry_size, |
94 | mlx4_log_num_mgm_entry_size, int, 0444); | |
95 | MODULE_PARM_DESC(log_num_mgm_entry_size, "log mgm size, that defines the num" | |
96 | " of qp per mcg, for example:" | |
3c439b55 | 97 | " 10 gives 248.range: 7 <=" |
0ff1fb65 | 98 | " log_num_mgm_entry_size <= 12." |
3c439b55 JM |
99 | " To activate device managed" |
100 | " flow steering when available, set to -1"); | |
0ec2c0f8 | 101 | |
be902ab1 | 102 | static bool enable_64b_cqe_eqe = true; |
08ff3235 OG |
103 | module_param(enable_64b_cqe_eqe, bool, 0444); |
104 | MODULE_PARM_DESC(enable_64b_cqe_eqe, | |
be902ab1 | 105 | "Enable 64 byte CQEs/EQEs when the FW supports this (default: True)"); |
08ff3235 | 106 | |
77507aa2 | 107 | #define PF_CONTEXT_BEHAVIOUR_MASK (MLX4_FUNC_CAP_64B_EQE_CQE | \ |
7d077cd3 MB |
108 | MLX4_FUNC_CAP_EQE_CQE_STRIDE | \ |
109 | MLX4_FUNC_CAP_DMFS_A0_STATIC) | |
ab9c17a0 | 110 | |
55ad3592 YH |
111 | #define RESET_PERSIST_MASK_FLAGS (MLX4_FLAG_SRIOV) |
112 | ||
f57e6848 | 113 | static char mlx4_version[] = |
225c7b1f RD |
114 | DRV_NAME ": Mellanox ConnectX core driver v" |
115 | DRV_VERSION " (" DRV_RELDATE ")\n"; | |
116 | ||
117 | static struct mlx4_profile default_profile = { | |
ab9c17a0 | 118 | .num_qp = 1 << 18, |
225c7b1f | 119 | .num_srq = 1 << 16, |
c9f2ba5e | 120 | .rdmarc_per_qp = 1 << 4, |
225c7b1f RD |
121 | .num_cq = 1 << 16, |
122 | .num_mcg = 1 << 13, | |
ab9c17a0 | 123 | .num_mpt = 1 << 19, |
9fd7a1e1 | 124 | .num_mtt = 1 << 20, /* It is really num mtt segements */ |
225c7b1f RD |
125 | }; |
126 | ||
2599d858 AV |
127 | static struct mlx4_profile low_mem_profile = { |
128 | .num_qp = 1 << 17, | |
129 | .num_srq = 1 << 6, | |
130 | .rdmarc_per_qp = 1 << 4, | |
131 | .num_cq = 1 << 8, | |
132 | .num_mcg = 1 << 8, | |
133 | .num_mpt = 1 << 9, | |
134 | .num_mtt = 1 << 7, | |
135 | }; | |
136 | ||
ab9c17a0 | 137 | static int log_num_mac = 7; |
93fc9e1b YP |
138 | module_param_named(log_num_mac, log_num_mac, int, 0444); |
139 | MODULE_PARM_DESC(log_num_mac, "Log2 max number of MACs per ETH port (1-7)"); | |
140 | ||
141 | static int log_num_vlan; | |
142 | module_param_named(log_num_vlan, log_num_vlan, int, 0444); | |
143 | MODULE_PARM_DESC(log_num_vlan, "Log2 max number of VLANs per ETH port (0-7)"); | |
cb29688a OG |
144 | /* Log2 max number of VLANs per ETH port (0-7) */ |
145 | #define MLX4_LOG_NUM_VLANS 7 | |
2599d858 AV |
146 | #define MLX4_MIN_LOG_NUM_VLANS 0 |
147 | #define MLX4_MIN_LOG_NUM_MAC 1 | |
93fc9e1b | 148 | |
eb939922 | 149 | static bool use_prio; |
93fc9e1b | 150 | module_param_named(use_prio, use_prio, bool, 0444); |
ecc8fb11 | 151 | MODULE_PARM_DESC(use_prio, "Enable steering by VLAN priority on ETH ports (deprecated)"); |
93fc9e1b | 152 | |
2b8fb286 | 153 | int log_mtts_per_seg = ilog2(MLX4_MTT_ENTRY_PER_SEG); |
ab6bf42e | 154 | module_param_named(log_mtts_per_seg, log_mtts_per_seg, int, 0444); |
0498628f | 155 | MODULE_PARM_DESC(log_mtts_per_seg, "Log2 number of MTT entries per segment (1-7)"); |
ab6bf42e | 156 | |
8d0fc7b6 | 157 | static int port_type_array[2] = {MLX4_PORT_TYPE_NONE, MLX4_PORT_TYPE_NONE}; |
ab9c17a0 JM |
158 | static int arr_argc = 2; |
159 | module_param_array(port_type_array, int, &arr_argc, 0444); | |
8d0fc7b6 YP |
160 | MODULE_PARM_DESC(port_type_array, "Array of port types: HW_DEFAULT (0) is default " |
161 | "1 for IB, 2 for Ethernet"); | |
ab9c17a0 JM |
162 | |
163 | struct mlx4_port_config { | |
164 | struct list_head list; | |
165 | enum mlx4_port_type port_type[MLX4_MAX_PORTS + 1]; | |
166 | struct pci_dev *pdev; | |
167 | }; | |
168 | ||
97989356 AV |
169 | static atomic_t pf_loading = ATOMIC_INIT(0); |
170 | ||
27bf91d6 YP |
171 | int mlx4_check_port_params(struct mlx4_dev *dev, |
172 | enum mlx4_port_type *port_type) | |
7ff93f8b YP |
173 | { |
174 | int i; | |
175 | ||
0b997657 YS |
176 | if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP)) { |
177 | for (i = 0; i < dev->caps.num_ports - 1; i++) { | |
178 | if (port_type[i] != port_type[i + 1]) { | |
1a91de28 | 179 | mlx4_err(dev, "Only same port types supported on this HCA, aborting\n"); |
27bf91d6 YP |
180 | return -EINVAL; |
181 | } | |
7ff93f8b YP |
182 | } |
183 | } | |
7ff93f8b YP |
184 | |
185 | for (i = 0; i < dev->caps.num_ports; i++) { | |
186 | if (!(port_type[i] & dev->caps.supported_type[i+1])) { | |
1a91de28 JP |
187 | mlx4_err(dev, "Requested port type for port %d is not supported on this HCA\n", |
188 | i + 1); | |
7ff93f8b YP |
189 | return -EINVAL; |
190 | } | |
191 | } | |
192 | return 0; | |
193 | } | |
194 | ||
195 | static void mlx4_set_port_mask(struct mlx4_dev *dev) | |
196 | { | |
197 | int i; | |
198 | ||
7ff93f8b | 199 | for (i = 1; i <= dev->caps.num_ports; ++i) |
65dab25d | 200 | dev->caps.port_mask[i] = dev->caps.port_type[i]; |
7ff93f8b | 201 | } |
f2a3f6a3 | 202 | |
7ae0e400 MB |
203 | enum { |
204 | MLX4_QUERY_FUNC_NUM_SYS_EQS = 1 << 0, | |
205 | }; | |
206 | ||
207 | static int mlx4_query_func(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap) | |
208 | { | |
209 | int err = 0; | |
210 | struct mlx4_func func; | |
211 | ||
212 | if (dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_SYS_EQS) { | |
213 | err = mlx4_QUERY_FUNC(dev, &func, 0); | |
214 | if (err) { | |
215 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n"); | |
216 | return err; | |
217 | } | |
218 | dev_cap->max_eqs = func.max_eq; | |
219 | dev_cap->reserved_eqs = func.rsvd_eqs; | |
220 | dev_cap->reserved_uars = func.rsvd_uars; | |
221 | err |= MLX4_QUERY_FUNC_NUM_SYS_EQS; | |
222 | } | |
223 | return err; | |
224 | } | |
225 | ||
77507aa2 IS |
226 | static void mlx4_enable_cqe_eqe_stride(struct mlx4_dev *dev) |
227 | { | |
228 | struct mlx4_caps *dev_cap = &dev->caps; | |
229 | ||
230 | /* FW not supporting or cancelled by user */ | |
231 | if (!(dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_EQE_STRIDE) || | |
232 | !(dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_CQE_STRIDE)) | |
233 | return; | |
234 | ||
235 | /* Must have 64B CQE_EQE enabled by FW to use bigger stride | |
236 | * When FW has NCSI it may decide not to report 64B CQE/EQEs | |
237 | */ | |
238 | if (!(dev_cap->flags & MLX4_DEV_CAP_FLAG_64B_EQE) || | |
239 | !(dev_cap->flags & MLX4_DEV_CAP_FLAG_64B_CQE)) { | |
240 | dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_CQE_STRIDE; | |
241 | dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_EQE_STRIDE; | |
242 | return; | |
243 | } | |
244 | ||
245 | if (cache_line_size() == 128 || cache_line_size() == 256) { | |
246 | mlx4_dbg(dev, "Enabling CQE stride cacheLine supported\n"); | |
247 | /* Changing the real data inside CQE size to 32B */ | |
248 | dev_cap->flags &= ~MLX4_DEV_CAP_FLAG_64B_CQE; | |
249 | dev_cap->flags &= ~MLX4_DEV_CAP_FLAG_64B_EQE; | |
250 | ||
251 | if (mlx4_is_master(dev)) | |
252 | dev_cap->function_caps |= MLX4_FUNC_CAP_EQE_CQE_STRIDE; | |
253 | } else { | |
254 | mlx4_dbg(dev, "Disabling CQE stride cacheLine unsupported\n"); | |
255 | dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_CQE_STRIDE; | |
256 | dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_EQE_STRIDE; | |
257 | } | |
258 | } | |
259 | ||
431df8c7 MB |
260 | static int _mlx4_dev_port(struct mlx4_dev *dev, int port, |
261 | struct mlx4_port_cap *port_cap) | |
262 | { | |
263 | dev->caps.vl_cap[port] = port_cap->max_vl; | |
264 | dev->caps.ib_mtu_cap[port] = port_cap->ib_mtu; | |
265 | dev->phys_caps.gid_phys_table_len[port] = port_cap->max_gids; | |
266 | dev->phys_caps.pkey_phys_table_len[port] = port_cap->max_pkeys; | |
267 | /* set gid and pkey table operating lengths by default | |
268 | * to non-sriov values | |
269 | */ | |
270 | dev->caps.gid_table_len[port] = port_cap->max_gids; | |
271 | dev->caps.pkey_table_len[port] = port_cap->max_pkeys; | |
272 | dev->caps.port_width_cap[port] = port_cap->max_port_width; | |
273 | dev->caps.eth_mtu_cap[port] = port_cap->eth_mtu; | |
274 | dev->caps.def_mac[port] = port_cap->def_mac; | |
275 | dev->caps.supported_type[port] = port_cap->supported_port_types; | |
276 | dev->caps.suggested_type[port] = port_cap->suggested_type; | |
277 | dev->caps.default_sense[port] = port_cap->default_sense; | |
278 | dev->caps.trans_type[port] = port_cap->trans_type; | |
279 | dev->caps.vendor_oui[port] = port_cap->vendor_oui; | |
280 | dev->caps.wavelength[port] = port_cap->wavelength; | |
281 | dev->caps.trans_code[port] = port_cap->trans_code; | |
282 | ||
283 | return 0; | |
284 | } | |
285 | ||
286 | static int mlx4_dev_port(struct mlx4_dev *dev, int port, | |
287 | struct mlx4_port_cap *port_cap) | |
288 | { | |
289 | int err = 0; | |
290 | ||
291 | err = mlx4_QUERY_PORT(dev, port, port_cap); | |
292 | ||
293 | if (err) | |
294 | mlx4_err(dev, "QUERY_PORT command failed.\n"); | |
295 | ||
296 | return err; | |
297 | } | |
298 | ||
299 | #define MLX4_A0_STEERING_TABLE_SIZE 256 | |
3d73c288 | 300 | static int mlx4_dev_cap(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap) |
225c7b1f RD |
301 | { |
302 | int err; | |
5ae2a7a8 | 303 | int i; |
225c7b1f RD |
304 | |
305 | err = mlx4_QUERY_DEV_CAP(dev, dev_cap); | |
306 | if (err) { | |
1a91de28 | 307 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting\n"); |
225c7b1f RD |
308 | return err; |
309 | } | |
c78e25ed | 310 | mlx4_dev_cap_dump(dev, dev_cap); |
225c7b1f RD |
311 | |
312 | if (dev_cap->min_page_sz > PAGE_SIZE) { | |
1a91de28 | 313 | mlx4_err(dev, "HCA minimum page size of %d bigger than kernel PAGE_SIZE of %ld, aborting\n", |
225c7b1f RD |
314 | dev_cap->min_page_sz, PAGE_SIZE); |
315 | return -ENODEV; | |
316 | } | |
317 | if (dev_cap->num_ports > MLX4_MAX_PORTS) { | |
1a91de28 | 318 | mlx4_err(dev, "HCA has %d ports, but we only support %d, aborting\n", |
225c7b1f RD |
319 | dev_cap->num_ports, MLX4_MAX_PORTS); |
320 | return -ENODEV; | |
321 | } | |
322 | ||
872bf2fb | 323 | if (dev_cap->uar_size > pci_resource_len(dev->persist->pdev, 2)) { |
1a91de28 | 324 | mlx4_err(dev, "HCA reported UAR size of 0x%x bigger than PCI resource 2 size of 0x%llx, aborting\n", |
225c7b1f | 325 | dev_cap->uar_size, |
872bf2fb YH |
326 | (unsigned long long) |
327 | pci_resource_len(dev->persist->pdev, 2)); | |
225c7b1f RD |
328 | return -ENODEV; |
329 | } | |
330 | ||
331 | dev->caps.num_ports = dev_cap->num_ports; | |
7ae0e400 MB |
332 | dev->caps.num_sys_eqs = dev_cap->num_sys_eqs; |
333 | dev->phys_caps.num_phys_eqs = dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_SYS_EQS ? | |
334 | dev->caps.num_sys_eqs : | |
335 | MLX4_MAX_EQ_NUM; | |
5ae2a7a8 | 336 | for (i = 1; i <= dev->caps.num_ports; ++i) { |
431df8c7 MB |
337 | err = _mlx4_dev_port(dev, i, dev_cap->port_cap + i); |
338 | if (err) { | |
339 | mlx4_err(dev, "QUERY_PORT command failed, aborting\n"); | |
340 | return err; | |
341 | } | |
5ae2a7a8 RD |
342 | } |
343 | ||
ab9c17a0 | 344 | dev->caps.uar_page_size = PAGE_SIZE; |
225c7b1f | 345 | dev->caps.num_uars = dev_cap->uar_size / PAGE_SIZE; |
225c7b1f RD |
346 | dev->caps.local_ca_ack_delay = dev_cap->local_ca_ack_delay; |
347 | dev->caps.bf_reg_size = dev_cap->bf_reg_size; | |
348 | dev->caps.bf_regs_per_page = dev_cap->bf_regs_per_page; | |
349 | dev->caps.max_sq_sg = dev_cap->max_sq_sg; | |
350 | dev->caps.max_rq_sg = dev_cap->max_rq_sg; | |
351 | dev->caps.max_wqes = dev_cap->max_qp_sz; | |
352 | dev->caps.max_qp_init_rdma = dev_cap->max_requester_per_qp; | |
225c7b1f RD |
353 | dev->caps.max_srq_wqes = dev_cap->max_srq_sz; |
354 | dev->caps.max_srq_sge = dev_cap->max_rq_sg - 1; | |
355 | dev->caps.reserved_srqs = dev_cap->reserved_srqs; | |
356 | dev->caps.max_sq_desc_sz = dev_cap->max_sq_desc_sz; | |
357 | dev->caps.max_rq_desc_sz = dev_cap->max_rq_desc_sz; | |
225c7b1f RD |
358 | /* |
359 | * Subtract 1 from the limit because we need to allocate a | |
360 | * spare CQE so the HCA HW can tell the difference between an | |
361 | * empty CQ and a full CQ. | |
362 | */ | |
363 | dev->caps.max_cqes = dev_cap->max_cq_sz - 1; | |
364 | dev->caps.reserved_cqs = dev_cap->reserved_cqs; | |
365 | dev->caps.reserved_eqs = dev_cap->reserved_eqs; | |
2b8fb286 | 366 | dev->caps.reserved_mtts = dev_cap->reserved_mtts; |
225c7b1f | 367 | dev->caps.reserved_mrws = dev_cap->reserved_mrws; |
ab9c17a0 JM |
368 | |
369 | /* The first 128 UARs are used for EQ doorbells */ | |
370 | dev->caps.reserved_uars = max_t(int, 128, dev_cap->reserved_uars); | |
225c7b1f | 371 | dev->caps.reserved_pds = dev_cap->reserved_pds; |
012a8ff5 SH |
372 | dev->caps.reserved_xrcds = (dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC) ? |
373 | dev_cap->reserved_xrcds : 0; | |
374 | dev->caps.max_xrcds = (dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC) ? | |
375 | dev_cap->max_xrcds : 0; | |
2b8fb286 MA |
376 | dev->caps.mtt_entry_sz = dev_cap->mtt_entry_sz; |
377 | ||
149983af | 378 | dev->caps.max_msg_sz = dev_cap->max_msg_sz; |
225c7b1f RD |
379 | dev->caps.page_size_cap = ~(u32) (dev_cap->min_page_sz - 1); |
380 | dev->caps.flags = dev_cap->flags; | |
b3416f44 | 381 | dev->caps.flags2 = dev_cap->flags2; |
95d04f07 RD |
382 | dev->caps.bmme_flags = dev_cap->bmme_flags; |
383 | dev->caps.reserved_lkey = dev_cap->reserved_lkey; | |
225c7b1f | 384 | dev->caps.stat_rate_support = dev_cap->stat_rate_support; |
b832be1e | 385 | dev->caps.max_gso_sz = dev_cap->max_gso_sz; |
b3416f44 | 386 | dev->caps.max_rss_tbl_sz = dev_cap->max_rss_tbl_sz; |
225c7b1f | 387 | |
ca3e57a5 RD |
388 | /* Sense port always allowed on supported devices for ConnectX-1 and -2 */ |
389 | if (mlx4_priv(dev)->pci_dev_data & MLX4_PCI_DEV_FORCE_SENSE_PORT) | |
58a60168 | 390 | dev->caps.flags |= MLX4_DEV_CAP_FLAG_SENSE_SUPPORT; |
aadf4f3f RD |
391 | /* Don't do sense port on multifunction devices (for now at least) */ |
392 | if (mlx4_is_mfunc(dev)) | |
393 | dev->caps.flags &= ~MLX4_DEV_CAP_FLAG_SENSE_SUPPORT; | |
58a60168 | 394 | |
2599d858 AV |
395 | if (mlx4_low_memory_profile()) { |
396 | dev->caps.log_num_macs = MLX4_MIN_LOG_NUM_MAC; | |
397 | dev->caps.log_num_vlans = MLX4_MIN_LOG_NUM_VLANS; | |
398 | } else { | |
399 | dev->caps.log_num_macs = log_num_mac; | |
400 | dev->caps.log_num_vlans = MLX4_LOG_NUM_VLANS; | |
401 | } | |
93fc9e1b YP |
402 | |
403 | for (i = 1; i <= dev->caps.num_ports; ++i) { | |
ab9c17a0 JM |
404 | dev->caps.port_type[i] = MLX4_PORT_TYPE_NONE; |
405 | if (dev->caps.supported_type[i]) { | |
406 | /* if only ETH is supported - assign ETH */ | |
407 | if (dev->caps.supported_type[i] == MLX4_PORT_TYPE_ETH) | |
408 | dev->caps.port_type[i] = MLX4_PORT_TYPE_ETH; | |
105c320f | 409 | /* if only IB is supported, assign IB */ |
ab9c17a0 | 410 | else if (dev->caps.supported_type[i] == |
105c320f JM |
411 | MLX4_PORT_TYPE_IB) |
412 | dev->caps.port_type[i] = MLX4_PORT_TYPE_IB; | |
ab9c17a0 | 413 | else { |
105c320f JM |
414 | /* if IB and ETH are supported, we set the port |
415 | * type according to user selection of port type; | |
416 | * if user selected none, take the FW hint */ | |
417 | if (port_type_array[i - 1] == MLX4_PORT_TYPE_NONE) | |
8d0fc7b6 YP |
418 | dev->caps.port_type[i] = dev->caps.suggested_type[i] ? |
419 | MLX4_PORT_TYPE_ETH : MLX4_PORT_TYPE_IB; | |
ab9c17a0 | 420 | else |
105c320f | 421 | dev->caps.port_type[i] = port_type_array[i - 1]; |
ab9c17a0 JM |
422 | } |
423 | } | |
8d0fc7b6 YP |
424 | /* |
425 | * Link sensing is allowed on the port if 3 conditions are true: | |
426 | * 1. Both protocols are supported on the port. | |
427 | * 2. Different types are supported on the port | |
428 | * 3. FW declared that it supports link sensing | |
429 | */ | |
27bf91d6 | 430 | mlx4_priv(dev)->sense.sense_allowed[i] = |
58a60168 | 431 | ((dev->caps.supported_type[i] == MLX4_PORT_TYPE_AUTO) && |
8d0fc7b6 | 432 | (dev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP) && |
58a60168 | 433 | (dev->caps.flags & MLX4_DEV_CAP_FLAG_SENSE_SUPPORT)); |
7ff93f8b | 434 | |
8d0fc7b6 YP |
435 | /* |
436 | * If "default_sense" bit is set, we move the port to "AUTO" mode | |
437 | * and perform sense_port FW command to try and set the correct | |
438 | * port type from beginning | |
439 | */ | |
46c46747 | 440 | if (mlx4_priv(dev)->sense.sense_allowed[i] && dev->caps.default_sense[i]) { |
8d0fc7b6 YP |
441 | enum mlx4_port_type sensed_port = MLX4_PORT_TYPE_NONE; |
442 | dev->caps.possible_type[i] = MLX4_PORT_TYPE_AUTO; | |
443 | mlx4_SENSE_PORT(dev, i, &sensed_port); | |
444 | if (sensed_port != MLX4_PORT_TYPE_NONE) | |
445 | dev->caps.port_type[i] = sensed_port; | |
446 | } else { | |
447 | dev->caps.possible_type[i] = dev->caps.port_type[i]; | |
448 | } | |
449 | ||
431df8c7 MB |
450 | if (dev->caps.log_num_macs > dev_cap->port_cap[i].log_max_macs) { |
451 | dev->caps.log_num_macs = dev_cap->port_cap[i].log_max_macs; | |
1a91de28 | 452 | mlx4_warn(dev, "Requested number of MACs is too much for port %d, reducing to %d\n", |
93fc9e1b YP |
453 | i, 1 << dev->caps.log_num_macs); |
454 | } | |
431df8c7 MB |
455 | if (dev->caps.log_num_vlans > dev_cap->port_cap[i].log_max_vlans) { |
456 | dev->caps.log_num_vlans = dev_cap->port_cap[i].log_max_vlans; | |
1a91de28 | 457 | mlx4_warn(dev, "Requested number of VLANs is too much for port %d, reducing to %d\n", |
93fc9e1b YP |
458 | i, 1 << dev->caps.log_num_vlans); |
459 | } | |
460 | } | |
461 | ||
f2a3f6a3 OG |
462 | dev->caps.max_counters = 1 << ilog2(dev_cap->max_counters); |
463 | ||
93fc9e1b YP |
464 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW] = dev_cap->reserved_qps; |
465 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_ETH_ADDR] = | |
466 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_ADDR] = | |
467 | (1 << dev->caps.log_num_macs) * | |
468 | (1 << dev->caps.log_num_vlans) * | |
93fc9e1b YP |
469 | dev->caps.num_ports; |
470 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_EXCH] = MLX4_NUM_FEXCH; | |
7d077cd3 MB |
471 | |
472 | if (dev_cap->dmfs_high_rate_qpn_base > 0 && | |
473 | dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_FS_EN) | |
474 | dev->caps.dmfs_high_rate_qpn_base = dev_cap->dmfs_high_rate_qpn_base; | |
475 | else | |
476 | dev->caps.dmfs_high_rate_qpn_base = | |
477 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW]; | |
478 | ||
479 | if (dev_cap->dmfs_high_rate_qpn_range > 0 && | |
480 | dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_FS_EN) { | |
481 | dev->caps.dmfs_high_rate_qpn_range = dev_cap->dmfs_high_rate_qpn_range; | |
482 | dev->caps.dmfs_high_steer_mode = MLX4_STEERING_DMFS_A0_DEFAULT; | |
483 | dev->caps.flags2 |= MLX4_DEV_CAP_FLAG2_FS_A0; | |
484 | } else { | |
485 | dev->caps.dmfs_high_steer_mode = MLX4_STEERING_DMFS_A0_NOT_SUPPORTED; | |
486 | dev->caps.dmfs_high_rate_qpn_base = | |
487 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW]; | |
488 | dev->caps.dmfs_high_rate_qpn_range = MLX4_A0_STEERING_TABLE_SIZE; | |
489 | } | |
490 | ||
d57febe1 | 491 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_RSS_RAW_ETH] = |
7d077cd3 | 492 | dev->caps.dmfs_high_rate_qpn_range; |
93fc9e1b YP |
493 | |
494 | dev->caps.reserved_qps = dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW] + | |
495 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_ETH_ADDR] + | |
496 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_ADDR] + | |
497 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_EXCH]; | |
498 | ||
e2c76824 | 499 | dev->caps.sqp_demux = (mlx4_is_master(dev)) ? MLX4_MAX_NUM_SLAVES : 0; |
08ff3235 | 500 | |
b3051320 | 501 | if (!enable_64b_cqe_eqe && !mlx4_is_slave(dev)) { |
08ff3235 OG |
502 | if (dev_cap->flags & |
503 | (MLX4_DEV_CAP_FLAG_64B_CQE | MLX4_DEV_CAP_FLAG_64B_EQE)) { | |
504 | mlx4_warn(dev, "64B EQEs/CQEs supported by the device but not enabled\n"); | |
505 | dev->caps.flags &= ~MLX4_DEV_CAP_FLAG_64B_CQE; | |
506 | dev->caps.flags &= ~MLX4_DEV_CAP_FLAG_64B_EQE; | |
507 | } | |
77507aa2 IS |
508 | |
509 | if (dev_cap->flags2 & | |
510 | (MLX4_DEV_CAP_FLAG2_CQE_STRIDE | | |
511 | MLX4_DEV_CAP_FLAG2_EQE_STRIDE)) { | |
512 | mlx4_warn(dev, "Disabling EQE/CQE stride per user request\n"); | |
513 | dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_CQE_STRIDE; | |
514 | dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_EQE_STRIDE; | |
515 | } | |
08ff3235 OG |
516 | } |
517 | ||
f97b4b5d | 518 | if ((dev->caps.flags & |
08ff3235 OG |
519 | (MLX4_DEV_CAP_FLAG_64B_CQE | MLX4_DEV_CAP_FLAG_64B_EQE)) && |
520 | mlx4_is_master(dev)) | |
521 | dev->caps.function_caps |= MLX4_FUNC_CAP_64B_EQE_CQE; | |
522 | ||
ddae0349 | 523 | if (!mlx4_is_slave(dev)) { |
77507aa2 | 524 | mlx4_enable_cqe_eqe_stride(dev); |
ddae0349 | 525 | dev->caps.alloc_res_qp_mask = |
d57febe1 MB |
526 | (dev->caps.bf_reg_size ? MLX4_RESERVE_ETH_BF_QP : 0) | |
527 | MLX4_RESERVE_A0_QP; | |
ddae0349 EE |
528 | } else { |
529 | dev->caps.alloc_res_qp_mask = 0; | |
530 | } | |
77507aa2 | 531 | |
225c7b1f RD |
532 | return 0; |
533 | } | |
b912b2f8 EP |
534 | |
535 | static int mlx4_get_pcie_dev_link_caps(struct mlx4_dev *dev, | |
536 | enum pci_bus_speed *speed, | |
537 | enum pcie_link_width *width) | |
538 | { | |
539 | u32 lnkcap1, lnkcap2; | |
540 | int err1, err2; | |
541 | ||
542 | #define PCIE_MLW_CAP_SHIFT 4 /* start of MLW mask in link capabilities */ | |
543 | ||
544 | *speed = PCI_SPEED_UNKNOWN; | |
545 | *width = PCIE_LNK_WIDTH_UNKNOWN; | |
546 | ||
872bf2fb YH |
547 | err1 = pcie_capability_read_dword(dev->persist->pdev, PCI_EXP_LNKCAP, |
548 | &lnkcap1); | |
549 | err2 = pcie_capability_read_dword(dev->persist->pdev, PCI_EXP_LNKCAP2, | |
550 | &lnkcap2); | |
b912b2f8 EP |
551 | if (!err2 && lnkcap2) { /* PCIe r3.0-compliant */ |
552 | if (lnkcap2 & PCI_EXP_LNKCAP2_SLS_8_0GB) | |
553 | *speed = PCIE_SPEED_8_0GT; | |
554 | else if (lnkcap2 & PCI_EXP_LNKCAP2_SLS_5_0GB) | |
555 | *speed = PCIE_SPEED_5_0GT; | |
556 | else if (lnkcap2 & PCI_EXP_LNKCAP2_SLS_2_5GB) | |
557 | *speed = PCIE_SPEED_2_5GT; | |
558 | } | |
559 | if (!err1) { | |
560 | *width = (lnkcap1 & PCI_EXP_LNKCAP_MLW) >> PCIE_MLW_CAP_SHIFT; | |
561 | if (!lnkcap2) { /* pre-r3.0 */ | |
562 | if (lnkcap1 & PCI_EXP_LNKCAP_SLS_5_0GB) | |
563 | *speed = PCIE_SPEED_5_0GT; | |
564 | else if (lnkcap1 & PCI_EXP_LNKCAP_SLS_2_5GB) | |
565 | *speed = PCIE_SPEED_2_5GT; | |
566 | } | |
567 | } | |
568 | ||
569 | if (*speed == PCI_SPEED_UNKNOWN || *width == PCIE_LNK_WIDTH_UNKNOWN) { | |
570 | return err1 ? err1 : | |
571 | err2 ? err2 : -EINVAL; | |
572 | } | |
573 | return 0; | |
574 | } | |
575 | ||
576 | static void mlx4_check_pcie_caps(struct mlx4_dev *dev) | |
577 | { | |
578 | enum pcie_link_width width, width_cap; | |
579 | enum pci_bus_speed speed, speed_cap; | |
580 | int err; | |
581 | ||
582 | #define PCIE_SPEED_STR(speed) \ | |
583 | (speed == PCIE_SPEED_8_0GT ? "8.0GT/s" : \ | |
584 | speed == PCIE_SPEED_5_0GT ? "5.0GT/s" : \ | |
585 | speed == PCIE_SPEED_2_5GT ? "2.5GT/s" : \ | |
586 | "Unknown") | |
587 | ||
588 | err = mlx4_get_pcie_dev_link_caps(dev, &speed_cap, &width_cap); | |
589 | if (err) { | |
590 | mlx4_warn(dev, | |
591 | "Unable to determine PCIe device BW capabilities\n"); | |
592 | return; | |
593 | } | |
594 | ||
872bf2fb | 595 | err = pcie_get_minimum_link(dev->persist->pdev, &speed, &width); |
b912b2f8 EP |
596 | if (err || speed == PCI_SPEED_UNKNOWN || |
597 | width == PCIE_LNK_WIDTH_UNKNOWN) { | |
598 | mlx4_warn(dev, | |
599 | "Unable to determine PCI device chain minimum BW\n"); | |
600 | return; | |
601 | } | |
602 | ||
603 | if (width != width_cap || speed != speed_cap) | |
604 | mlx4_warn(dev, | |
605 | "PCIe BW is different than device's capability\n"); | |
606 | ||
607 | mlx4_info(dev, "PCIe link speed is %s, device supports %s\n", | |
608 | PCIE_SPEED_STR(speed), PCIE_SPEED_STR(speed_cap)); | |
609 | mlx4_info(dev, "PCIe link width is x%d, device supports x%d\n", | |
610 | width, width_cap); | |
611 | return; | |
612 | } | |
613 | ||
ab9c17a0 JM |
614 | /*The function checks if there are live vf, return the num of them*/ |
615 | static int mlx4_how_many_lives_vf(struct mlx4_dev *dev) | |
616 | { | |
617 | struct mlx4_priv *priv = mlx4_priv(dev); | |
618 | struct mlx4_slave_state *s_state; | |
619 | int i; | |
620 | int ret = 0; | |
621 | ||
622 | for (i = 1/*the ppf is 0*/; i < dev->num_slaves; ++i) { | |
623 | s_state = &priv->mfunc.master.slave_state[i]; | |
624 | if (s_state->active && s_state->last_cmd != | |
625 | MLX4_COMM_CMD_RESET) { | |
626 | mlx4_warn(dev, "%s: slave: %d is still active\n", | |
627 | __func__, i); | |
628 | ret++; | |
629 | } | |
630 | } | |
631 | return ret; | |
632 | } | |
633 | ||
396f2feb JM |
634 | int mlx4_get_parav_qkey(struct mlx4_dev *dev, u32 qpn, u32 *qkey) |
635 | { | |
636 | u32 qk = MLX4_RESERVED_QKEY_BASE; | |
47605df9 JM |
637 | |
638 | if (qpn >= dev->phys_caps.base_tunnel_sqpn + 8 * MLX4_MFUNC_MAX || | |
639 | qpn < dev->phys_caps.base_proxy_sqpn) | |
396f2feb JM |
640 | return -EINVAL; |
641 | ||
47605df9 | 642 | if (qpn >= dev->phys_caps.base_tunnel_sqpn) |
396f2feb | 643 | /* tunnel qp */ |
47605df9 | 644 | qk += qpn - dev->phys_caps.base_tunnel_sqpn; |
396f2feb | 645 | else |
47605df9 | 646 | qk += qpn - dev->phys_caps.base_proxy_sqpn; |
396f2feb JM |
647 | *qkey = qk; |
648 | return 0; | |
649 | } | |
650 | EXPORT_SYMBOL(mlx4_get_parav_qkey); | |
651 | ||
54679e14 JM |
652 | void mlx4_sync_pkey_table(struct mlx4_dev *dev, int slave, int port, int i, int val) |
653 | { | |
654 | struct mlx4_priv *priv = container_of(dev, struct mlx4_priv, dev); | |
655 | ||
656 | if (!mlx4_is_master(dev)) | |
657 | return; | |
658 | ||
659 | priv->virt2phys_pkey[slave][port - 1][i] = val; | |
660 | } | |
661 | EXPORT_SYMBOL(mlx4_sync_pkey_table); | |
662 | ||
afa8fd1d JM |
663 | void mlx4_put_slave_node_guid(struct mlx4_dev *dev, int slave, __be64 guid) |
664 | { | |
665 | struct mlx4_priv *priv = container_of(dev, struct mlx4_priv, dev); | |
666 | ||
667 | if (!mlx4_is_master(dev)) | |
668 | return; | |
669 | ||
670 | priv->slave_node_guids[slave] = guid; | |
671 | } | |
672 | EXPORT_SYMBOL(mlx4_put_slave_node_guid); | |
673 | ||
674 | __be64 mlx4_get_slave_node_guid(struct mlx4_dev *dev, int slave) | |
675 | { | |
676 | struct mlx4_priv *priv = container_of(dev, struct mlx4_priv, dev); | |
677 | ||
678 | if (!mlx4_is_master(dev)) | |
679 | return 0; | |
680 | ||
681 | return priv->slave_node_guids[slave]; | |
682 | } | |
683 | EXPORT_SYMBOL(mlx4_get_slave_node_guid); | |
684 | ||
e10903b0 | 685 | int mlx4_is_slave_active(struct mlx4_dev *dev, int slave) |
ab9c17a0 JM |
686 | { |
687 | struct mlx4_priv *priv = mlx4_priv(dev); | |
688 | struct mlx4_slave_state *s_slave; | |
689 | ||
690 | if (!mlx4_is_master(dev)) | |
691 | return 0; | |
692 | ||
693 | s_slave = &priv->mfunc.master.slave_state[slave]; | |
694 | return !!s_slave->active; | |
695 | } | |
696 | EXPORT_SYMBOL(mlx4_is_slave_active); | |
697 | ||
7b8157be JM |
698 | static void slave_adjust_steering_mode(struct mlx4_dev *dev, |
699 | struct mlx4_dev_cap *dev_cap, | |
700 | struct mlx4_init_hca_param *hca_param) | |
701 | { | |
702 | dev->caps.steering_mode = hca_param->steering_mode; | |
703 | if (dev->caps.steering_mode == MLX4_STEERING_MODE_DEVICE_MANAGED) { | |
704 | dev->caps.num_qp_per_mgm = dev_cap->fs_max_num_qp_per_entry; | |
705 | dev->caps.fs_log_max_ucast_qp_range_size = | |
706 | dev_cap->fs_log_max_ucast_qp_range_size; | |
707 | } else | |
708 | dev->caps.num_qp_per_mgm = | |
709 | 4 * ((1 << hca_param->log_mc_entry_sz)/16 - 2); | |
710 | ||
711 | mlx4_dbg(dev, "Steering mode is: %s\n", | |
712 | mlx4_steering_mode_str(dev->caps.steering_mode)); | |
713 | } | |
714 | ||
ab9c17a0 JM |
715 | static int mlx4_slave_cap(struct mlx4_dev *dev) |
716 | { | |
717 | int err; | |
718 | u32 page_size; | |
719 | struct mlx4_dev_cap dev_cap; | |
720 | struct mlx4_func_cap func_cap; | |
721 | struct mlx4_init_hca_param hca_param; | |
225c6c8c | 722 | u8 i; |
ab9c17a0 JM |
723 | |
724 | memset(&hca_param, 0, sizeof(hca_param)); | |
725 | err = mlx4_QUERY_HCA(dev, &hca_param); | |
726 | if (err) { | |
1a91de28 | 727 | mlx4_err(dev, "QUERY_HCA command failed, aborting\n"); |
ab9c17a0 JM |
728 | return err; |
729 | } | |
730 | ||
483e0132 EP |
731 | /* fail if the hca has an unknown global capability |
732 | * at this time global_caps should be always zeroed | |
733 | */ | |
734 | if (hca_param.global_caps) { | |
ab9c17a0 JM |
735 | mlx4_err(dev, "Unknown hca global capabilities\n"); |
736 | return -ENOSYS; | |
737 | } | |
738 | ||
739 | mlx4_log_num_mgm_entry_size = hca_param.log_mc_entry_sz; | |
740 | ||
ddd8a6c1 EE |
741 | dev->caps.hca_core_clock = hca_param.hca_core_clock; |
742 | ||
ab9c17a0 | 743 | memset(&dev_cap, 0, sizeof(dev_cap)); |
b91cb3eb | 744 | dev->caps.max_qp_dest_rdma = 1 << hca_param.log_rd_per_qp; |
ab9c17a0 JM |
745 | err = mlx4_dev_cap(dev, &dev_cap); |
746 | if (err) { | |
1a91de28 | 747 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting\n"); |
ab9c17a0 JM |
748 | return err; |
749 | } | |
750 | ||
b91cb3eb JM |
751 | err = mlx4_QUERY_FW(dev); |
752 | if (err) | |
1a91de28 | 753 | mlx4_err(dev, "QUERY_FW command failed: could not get FW version\n"); |
b91cb3eb | 754 | |
ab9c17a0 JM |
755 | page_size = ~dev->caps.page_size_cap + 1; |
756 | mlx4_warn(dev, "HCA minimum page size:%d\n", page_size); | |
757 | if (page_size > PAGE_SIZE) { | |
1a91de28 | 758 | mlx4_err(dev, "HCA minimum page size of %d bigger than kernel PAGE_SIZE of %ld, aborting\n", |
ab9c17a0 JM |
759 | page_size, PAGE_SIZE); |
760 | return -ENODEV; | |
761 | } | |
762 | ||
763 | /* slave gets uar page size from QUERY_HCA fw command */ | |
764 | dev->caps.uar_page_size = 1 << (hca_param.uar_page_sz + 12); | |
765 | ||
766 | /* TODO: relax this assumption */ | |
767 | if (dev->caps.uar_page_size != PAGE_SIZE) { | |
768 | mlx4_err(dev, "UAR size:%d != kernel PAGE_SIZE of %ld\n", | |
769 | dev->caps.uar_page_size, PAGE_SIZE); | |
770 | return -ENODEV; | |
771 | } | |
772 | ||
773 | memset(&func_cap, 0, sizeof(func_cap)); | |
47605df9 | 774 | err = mlx4_QUERY_FUNC_CAP(dev, 0, &func_cap); |
ab9c17a0 | 775 | if (err) { |
1a91de28 JP |
776 | mlx4_err(dev, "QUERY_FUNC_CAP general command failed, aborting (%d)\n", |
777 | err); | |
ab9c17a0 JM |
778 | return err; |
779 | } | |
780 | ||
781 | if ((func_cap.pf_context_behaviour | PF_CONTEXT_BEHAVIOUR_MASK) != | |
782 | PF_CONTEXT_BEHAVIOUR_MASK) { | |
7d077cd3 MB |
783 | mlx4_err(dev, "Unknown pf context behaviour %x known flags %x\n", |
784 | func_cap.pf_context_behaviour, PF_CONTEXT_BEHAVIOUR_MASK); | |
ab9c17a0 JM |
785 | return -ENOSYS; |
786 | } | |
787 | ||
ab9c17a0 | 788 | dev->caps.num_ports = func_cap.num_ports; |
5a0d0a61 JM |
789 | dev->quotas.qp = func_cap.qp_quota; |
790 | dev->quotas.srq = func_cap.srq_quota; | |
791 | dev->quotas.cq = func_cap.cq_quota; | |
792 | dev->quotas.mpt = func_cap.mpt_quota; | |
793 | dev->quotas.mtt = func_cap.mtt_quota; | |
794 | dev->caps.num_qps = 1 << hca_param.log_num_qps; | |
795 | dev->caps.num_srqs = 1 << hca_param.log_num_srqs; | |
796 | dev->caps.num_cqs = 1 << hca_param.log_num_cqs; | |
797 | dev->caps.num_mpts = 1 << hca_param.log_mpt_sz; | |
798 | dev->caps.num_eqs = func_cap.max_eq; | |
799 | dev->caps.reserved_eqs = func_cap.reserved_eq; | |
f0ce0615 | 800 | dev->caps.reserved_lkey = func_cap.reserved_lkey; |
ab9c17a0 JM |
801 | dev->caps.num_pds = MLX4_NUM_PDS; |
802 | dev->caps.num_mgms = 0; | |
803 | dev->caps.num_amgms = 0; | |
804 | ||
ab9c17a0 | 805 | if (dev->caps.num_ports > MLX4_MAX_PORTS) { |
1a91de28 JP |
806 | mlx4_err(dev, "HCA has %d ports, but we only support %d, aborting\n", |
807 | dev->caps.num_ports, MLX4_MAX_PORTS); | |
ab9c17a0 JM |
808 | return -ENODEV; |
809 | } | |
810 | ||
99ec41d0 | 811 | dev->caps.qp0_qkey = kcalloc(dev->caps.num_ports, sizeof(u32), GFP_KERNEL); |
47605df9 JM |
812 | dev->caps.qp0_tunnel = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL); |
813 | dev->caps.qp0_proxy = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL); | |
814 | dev->caps.qp1_tunnel = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL); | |
815 | dev->caps.qp1_proxy = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL); | |
816 | ||
817 | if (!dev->caps.qp0_tunnel || !dev->caps.qp0_proxy || | |
99ec41d0 JM |
818 | !dev->caps.qp1_tunnel || !dev->caps.qp1_proxy || |
819 | !dev->caps.qp0_qkey) { | |
47605df9 JM |
820 | err = -ENOMEM; |
821 | goto err_mem; | |
822 | } | |
823 | ||
6634961c | 824 | for (i = 1; i <= dev->caps.num_ports; ++i) { |
225c6c8c | 825 | err = mlx4_QUERY_FUNC_CAP(dev, i, &func_cap); |
47605df9 | 826 | if (err) { |
1a91de28 JP |
827 | mlx4_err(dev, "QUERY_FUNC_CAP port command failed for port %d, aborting (%d)\n", |
828 | i, err); | |
47605df9 JM |
829 | goto err_mem; |
830 | } | |
99ec41d0 | 831 | dev->caps.qp0_qkey[i - 1] = func_cap.qp0_qkey; |
47605df9 JM |
832 | dev->caps.qp0_tunnel[i - 1] = func_cap.qp0_tunnel_qpn; |
833 | dev->caps.qp0_proxy[i - 1] = func_cap.qp0_proxy_qpn; | |
834 | dev->caps.qp1_tunnel[i - 1] = func_cap.qp1_tunnel_qpn; | |
835 | dev->caps.qp1_proxy[i - 1] = func_cap.qp1_proxy_qpn; | |
6230bb23 | 836 | dev->caps.port_mask[i] = dev->caps.port_type[i]; |
8e1a28e8 | 837 | dev->caps.phys_port_id[i] = func_cap.phys_port_id; |
6634961c JM |
838 | if (mlx4_get_slave_pkey_gid_tbl_len(dev, i, |
839 | &dev->caps.gid_table_len[i], | |
840 | &dev->caps.pkey_table_len[i])) | |
47605df9 | 841 | goto err_mem; |
6634961c | 842 | } |
6230bb23 | 843 | |
ab9c17a0 JM |
844 | if (dev->caps.uar_page_size * (dev->caps.num_uars - |
845 | dev->caps.reserved_uars) > | |
872bf2fb YH |
846 | pci_resource_len(dev->persist->pdev, |
847 | 2)) { | |
1a91de28 | 848 | mlx4_err(dev, "HCA reported UAR region size of 0x%x bigger than PCI resource 2 size of 0x%llx, aborting\n", |
ab9c17a0 | 849 | dev->caps.uar_page_size * dev->caps.num_uars, |
872bf2fb YH |
850 | (unsigned long long) |
851 | pci_resource_len(dev->persist->pdev, 2)); | |
47605df9 | 852 | goto err_mem; |
ab9c17a0 JM |
853 | } |
854 | ||
08ff3235 OG |
855 | if (hca_param.dev_cap_enabled & MLX4_DEV_CAP_64B_EQE_ENABLED) { |
856 | dev->caps.eqe_size = 64; | |
857 | dev->caps.eqe_factor = 1; | |
858 | } else { | |
859 | dev->caps.eqe_size = 32; | |
860 | dev->caps.eqe_factor = 0; | |
861 | } | |
862 | ||
863 | if (hca_param.dev_cap_enabled & MLX4_DEV_CAP_64B_CQE_ENABLED) { | |
864 | dev->caps.cqe_size = 64; | |
77507aa2 | 865 | dev->caps.userspace_caps |= MLX4_USER_DEV_CAP_LARGE_CQE; |
08ff3235 OG |
866 | } else { |
867 | dev->caps.cqe_size = 32; | |
868 | } | |
869 | ||
77507aa2 IS |
870 | if (hca_param.dev_cap_enabled & MLX4_DEV_CAP_EQE_STRIDE_ENABLED) { |
871 | dev->caps.eqe_size = hca_param.eqe_size; | |
872 | dev->caps.eqe_factor = 0; | |
873 | } | |
874 | ||
875 | if (hca_param.dev_cap_enabled & MLX4_DEV_CAP_CQE_STRIDE_ENABLED) { | |
876 | dev->caps.cqe_size = hca_param.cqe_size; | |
877 | /* User still need to know when CQE > 32B */ | |
878 | dev->caps.userspace_caps |= MLX4_USER_DEV_CAP_LARGE_CQE; | |
879 | } | |
880 | ||
f9bd2d7f | 881 | dev->caps.flags2 &= ~MLX4_DEV_CAP_FLAG2_TS; |
1a91de28 | 882 | mlx4_warn(dev, "Timestamping is not supported in slave mode\n"); |
f9bd2d7f | 883 | |
7b8157be JM |
884 | slave_adjust_steering_mode(dev, &dev_cap, &hca_param); |
885 | ||
ddae0349 EE |
886 | if (func_cap.extra_flags & MLX4_QUERY_FUNC_FLAGS_BF_RES_QP && |
887 | dev->caps.bf_reg_size) | |
888 | dev->caps.alloc_res_qp_mask |= MLX4_RESERVE_ETH_BF_QP; | |
889 | ||
d57febe1 MB |
890 | if (func_cap.extra_flags & MLX4_QUERY_FUNC_FLAGS_A0_RES_QP) |
891 | dev->caps.alloc_res_qp_mask |= MLX4_RESERVE_A0_QP; | |
892 | ||
ab9c17a0 | 893 | return 0; |
47605df9 JM |
894 | |
895 | err_mem: | |
99ec41d0 | 896 | kfree(dev->caps.qp0_qkey); |
47605df9 JM |
897 | kfree(dev->caps.qp0_tunnel); |
898 | kfree(dev->caps.qp0_proxy); | |
899 | kfree(dev->caps.qp1_tunnel); | |
900 | kfree(dev->caps.qp1_proxy); | |
99ec41d0 JM |
901 | dev->caps.qp0_qkey = NULL; |
902 | dev->caps.qp0_tunnel = NULL; | |
903 | dev->caps.qp0_proxy = NULL; | |
904 | dev->caps.qp1_tunnel = NULL; | |
905 | dev->caps.qp1_proxy = NULL; | |
47605df9 JM |
906 | |
907 | return err; | |
ab9c17a0 | 908 | } |
225c7b1f | 909 | |
b046ffe5 EP |
910 | static void mlx4_request_modules(struct mlx4_dev *dev) |
911 | { | |
912 | int port; | |
913 | int has_ib_port = false; | |
914 | int has_eth_port = false; | |
915 | #define EN_DRV_NAME "mlx4_en" | |
916 | #define IB_DRV_NAME "mlx4_ib" | |
917 | ||
918 | for (port = 1; port <= dev->caps.num_ports; port++) { | |
919 | if (dev->caps.port_type[port] == MLX4_PORT_TYPE_IB) | |
920 | has_ib_port = true; | |
921 | else if (dev->caps.port_type[port] == MLX4_PORT_TYPE_ETH) | |
922 | has_eth_port = true; | |
923 | } | |
924 | ||
b046ffe5 EP |
925 | if (has_eth_port) |
926 | request_module_nowait(EN_DRV_NAME); | |
f24f790f OG |
927 | if (has_ib_port || (dev->caps.flags & MLX4_DEV_CAP_FLAG_IBOE)) |
928 | request_module_nowait(IB_DRV_NAME); | |
b046ffe5 EP |
929 | } |
930 | ||
7ff93f8b YP |
931 | /* |
932 | * Change the port configuration of the device. | |
933 | * Every user of this function must hold the port mutex. | |
934 | */ | |
27bf91d6 YP |
935 | int mlx4_change_port_types(struct mlx4_dev *dev, |
936 | enum mlx4_port_type *port_types) | |
7ff93f8b YP |
937 | { |
938 | int err = 0; | |
939 | int change = 0; | |
940 | int port; | |
941 | ||
942 | for (port = 0; port < dev->caps.num_ports; port++) { | |
27bf91d6 YP |
943 | /* Change the port type only if the new type is different |
944 | * from the current, and not set to Auto */ | |
3d8f9308 | 945 | if (port_types[port] != dev->caps.port_type[port + 1]) |
7ff93f8b | 946 | change = 1; |
7ff93f8b YP |
947 | } |
948 | if (change) { | |
949 | mlx4_unregister_device(dev); | |
950 | for (port = 1; port <= dev->caps.num_ports; port++) { | |
951 | mlx4_CLOSE_PORT(dev, port); | |
1e0f03d5 | 952 | dev->caps.port_type[port] = port_types[port - 1]; |
6634961c | 953 | err = mlx4_SET_PORT(dev, port, -1); |
7ff93f8b | 954 | if (err) { |
1a91de28 JP |
955 | mlx4_err(dev, "Failed to set port %d, aborting\n", |
956 | port); | |
7ff93f8b YP |
957 | goto out; |
958 | } | |
959 | } | |
960 | mlx4_set_port_mask(dev); | |
961 | err = mlx4_register_device(dev); | |
b046ffe5 EP |
962 | if (err) { |
963 | mlx4_err(dev, "Failed to register device\n"); | |
964 | goto out; | |
965 | } | |
966 | mlx4_request_modules(dev); | |
7ff93f8b YP |
967 | } |
968 | ||
969 | out: | |
970 | return err; | |
971 | } | |
972 | ||
973 | static ssize_t show_port_type(struct device *dev, | |
974 | struct device_attribute *attr, | |
975 | char *buf) | |
976 | { | |
977 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
978 | port_attr); | |
979 | struct mlx4_dev *mdev = info->dev; | |
27bf91d6 YP |
980 | char type[8]; |
981 | ||
982 | sprintf(type, "%s", | |
983 | (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_IB) ? | |
984 | "ib" : "eth"); | |
985 | if (mdev->caps.possible_type[info->port] == MLX4_PORT_TYPE_AUTO) | |
986 | sprintf(buf, "auto (%s)\n", type); | |
987 | else | |
988 | sprintf(buf, "%s\n", type); | |
7ff93f8b | 989 | |
27bf91d6 | 990 | return strlen(buf); |
7ff93f8b YP |
991 | } |
992 | ||
993 | static ssize_t set_port_type(struct device *dev, | |
994 | struct device_attribute *attr, | |
995 | const char *buf, size_t count) | |
996 | { | |
997 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
998 | port_attr); | |
999 | struct mlx4_dev *mdev = info->dev; | |
1000 | struct mlx4_priv *priv = mlx4_priv(mdev); | |
1001 | enum mlx4_port_type types[MLX4_MAX_PORTS]; | |
27bf91d6 | 1002 | enum mlx4_port_type new_types[MLX4_MAX_PORTS]; |
0a984556 | 1003 | static DEFINE_MUTEX(set_port_type_mutex); |
7ff93f8b YP |
1004 | int i; |
1005 | int err = 0; | |
1006 | ||
0a984556 AV |
1007 | mutex_lock(&set_port_type_mutex); |
1008 | ||
7ff93f8b YP |
1009 | if (!strcmp(buf, "ib\n")) |
1010 | info->tmp_type = MLX4_PORT_TYPE_IB; | |
1011 | else if (!strcmp(buf, "eth\n")) | |
1012 | info->tmp_type = MLX4_PORT_TYPE_ETH; | |
27bf91d6 YP |
1013 | else if (!strcmp(buf, "auto\n")) |
1014 | info->tmp_type = MLX4_PORT_TYPE_AUTO; | |
7ff93f8b YP |
1015 | else { |
1016 | mlx4_err(mdev, "%s is not supported port type\n", buf); | |
0a984556 AV |
1017 | err = -EINVAL; |
1018 | goto err_out; | |
7ff93f8b YP |
1019 | } |
1020 | ||
27bf91d6 | 1021 | mlx4_stop_sense(mdev); |
7ff93f8b | 1022 | mutex_lock(&priv->port_mutex); |
27bf91d6 YP |
1023 | /* Possible type is always the one that was delivered */ |
1024 | mdev->caps.possible_type[info->port] = info->tmp_type; | |
1025 | ||
1026 | for (i = 0; i < mdev->caps.num_ports; i++) { | |
7ff93f8b | 1027 | types[i] = priv->port[i+1].tmp_type ? priv->port[i+1].tmp_type : |
27bf91d6 YP |
1028 | mdev->caps.possible_type[i+1]; |
1029 | if (types[i] == MLX4_PORT_TYPE_AUTO) | |
1030 | types[i] = mdev->caps.port_type[i+1]; | |
1031 | } | |
7ff93f8b | 1032 | |
58a60168 YP |
1033 | if (!(mdev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP) && |
1034 | !(mdev->caps.flags & MLX4_DEV_CAP_FLAG_SENSE_SUPPORT)) { | |
27bf91d6 YP |
1035 | for (i = 1; i <= mdev->caps.num_ports; i++) { |
1036 | if (mdev->caps.possible_type[i] == MLX4_PORT_TYPE_AUTO) { | |
1037 | mdev->caps.possible_type[i] = mdev->caps.port_type[i]; | |
1038 | err = -EINVAL; | |
1039 | } | |
1040 | } | |
1041 | } | |
1042 | if (err) { | |
1a91de28 | 1043 | mlx4_err(mdev, "Auto sensing is not supported on this HCA. Set only 'eth' or 'ib' for both ports (should be the same)\n"); |
27bf91d6 YP |
1044 | goto out; |
1045 | } | |
1046 | ||
1047 | mlx4_do_sense_ports(mdev, new_types, types); | |
1048 | ||
1049 | err = mlx4_check_port_params(mdev, new_types); | |
7ff93f8b YP |
1050 | if (err) |
1051 | goto out; | |
1052 | ||
27bf91d6 YP |
1053 | /* We are about to apply the changes after the configuration |
1054 | * was verified, no need to remember the temporary types | |
1055 | * any more */ | |
1056 | for (i = 0; i < mdev->caps.num_ports; i++) | |
1057 | priv->port[i + 1].tmp_type = 0; | |
7ff93f8b | 1058 | |
27bf91d6 | 1059 | err = mlx4_change_port_types(mdev, new_types); |
7ff93f8b YP |
1060 | |
1061 | out: | |
27bf91d6 | 1062 | mlx4_start_sense(mdev); |
7ff93f8b | 1063 | mutex_unlock(&priv->port_mutex); |
0a984556 AV |
1064 | err_out: |
1065 | mutex_unlock(&set_port_type_mutex); | |
1066 | ||
7ff93f8b YP |
1067 | return err ? err : count; |
1068 | } | |
1069 | ||
096335b3 OG |
1070 | enum ibta_mtu { |
1071 | IB_MTU_256 = 1, | |
1072 | IB_MTU_512 = 2, | |
1073 | IB_MTU_1024 = 3, | |
1074 | IB_MTU_2048 = 4, | |
1075 | IB_MTU_4096 = 5 | |
1076 | }; | |
1077 | ||
1078 | static inline int int_to_ibta_mtu(int mtu) | |
1079 | { | |
1080 | switch (mtu) { | |
1081 | case 256: return IB_MTU_256; | |
1082 | case 512: return IB_MTU_512; | |
1083 | case 1024: return IB_MTU_1024; | |
1084 | case 2048: return IB_MTU_2048; | |
1085 | case 4096: return IB_MTU_4096; | |
1086 | default: return -1; | |
1087 | } | |
1088 | } | |
1089 | ||
1090 | static inline int ibta_mtu_to_int(enum ibta_mtu mtu) | |
1091 | { | |
1092 | switch (mtu) { | |
1093 | case IB_MTU_256: return 256; | |
1094 | case IB_MTU_512: return 512; | |
1095 | case IB_MTU_1024: return 1024; | |
1096 | case IB_MTU_2048: return 2048; | |
1097 | case IB_MTU_4096: return 4096; | |
1098 | default: return -1; | |
1099 | } | |
1100 | } | |
1101 | ||
1102 | static ssize_t show_port_ib_mtu(struct device *dev, | |
1103 | struct device_attribute *attr, | |
1104 | char *buf) | |
1105 | { | |
1106 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
1107 | port_mtu_attr); | |
1108 | struct mlx4_dev *mdev = info->dev; | |
1109 | ||
1110 | if (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_ETH) | |
1111 | mlx4_warn(mdev, "port level mtu is only used for IB ports\n"); | |
1112 | ||
1113 | sprintf(buf, "%d\n", | |
1114 | ibta_mtu_to_int(mdev->caps.port_ib_mtu[info->port])); | |
1115 | return strlen(buf); | |
1116 | } | |
1117 | ||
1118 | static ssize_t set_port_ib_mtu(struct device *dev, | |
1119 | struct device_attribute *attr, | |
1120 | const char *buf, size_t count) | |
1121 | { | |
1122 | struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info, | |
1123 | port_mtu_attr); | |
1124 | struct mlx4_dev *mdev = info->dev; | |
1125 | struct mlx4_priv *priv = mlx4_priv(mdev); | |
1126 | int err, port, mtu, ibta_mtu = -1; | |
1127 | ||
1128 | if (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_ETH) { | |
1129 | mlx4_warn(mdev, "port level mtu is only used for IB ports\n"); | |
1130 | return -EINVAL; | |
1131 | } | |
1132 | ||
618fad95 DB |
1133 | err = kstrtoint(buf, 0, &mtu); |
1134 | if (!err) | |
096335b3 OG |
1135 | ibta_mtu = int_to_ibta_mtu(mtu); |
1136 | ||
618fad95 | 1137 | if (err || ibta_mtu < 0) { |
096335b3 OG |
1138 | mlx4_err(mdev, "%s is invalid IBTA mtu\n", buf); |
1139 | return -EINVAL; | |
1140 | } | |
1141 | ||
1142 | mdev->caps.port_ib_mtu[info->port] = ibta_mtu; | |
1143 | ||
1144 | mlx4_stop_sense(mdev); | |
1145 | mutex_lock(&priv->port_mutex); | |
1146 | mlx4_unregister_device(mdev); | |
1147 | for (port = 1; port <= mdev->caps.num_ports; port++) { | |
1148 | mlx4_CLOSE_PORT(mdev, port); | |
6634961c | 1149 | err = mlx4_SET_PORT(mdev, port, -1); |
096335b3 | 1150 | if (err) { |
1a91de28 JP |
1151 | mlx4_err(mdev, "Failed to set port %d, aborting\n", |
1152 | port); | |
096335b3 OG |
1153 | goto err_set_port; |
1154 | } | |
1155 | } | |
1156 | err = mlx4_register_device(mdev); | |
1157 | err_set_port: | |
1158 | mutex_unlock(&priv->port_mutex); | |
1159 | mlx4_start_sense(mdev); | |
1160 | return err ? err : count; | |
1161 | } | |
1162 | ||
e8f9b2ed | 1163 | static int mlx4_load_fw(struct mlx4_dev *dev) |
225c7b1f RD |
1164 | { |
1165 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1166 | int err; | |
1167 | ||
1168 | priv->fw.fw_icm = mlx4_alloc_icm(dev, priv->fw.fw_pages, | |
5b0bf5e2 | 1169 | GFP_HIGHUSER | __GFP_NOWARN, 0); |
225c7b1f | 1170 | if (!priv->fw.fw_icm) { |
1a91de28 | 1171 | mlx4_err(dev, "Couldn't allocate FW area, aborting\n"); |
225c7b1f RD |
1172 | return -ENOMEM; |
1173 | } | |
1174 | ||
1175 | err = mlx4_MAP_FA(dev, priv->fw.fw_icm); | |
1176 | if (err) { | |
1a91de28 | 1177 | mlx4_err(dev, "MAP_FA command failed, aborting\n"); |
225c7b1f RD |
1178 | goto err_free; |
1179 | } | |
1180 | ||
1181 | err = mlx4_RUN_FW(dev); | |
1182 | if (err) { | |
1a91de28 | 1183 | mlx4_err(dev, "RUN_FW command failed, aborting\n"); |
225c7b1f RD |
1184 | goto err_unmap_fa; |
1185 | } | |
1186 | ||
1187 | return 0; | |
1188 | ||
1189 | err_unmap_fa: | |
1190 | mlx4_UNMAP_FA(dev); | |
1191 | ||
1192 | err_free: | |
5b0bf5e2 | 1193 | mlx4_free_icm(dev, priv->fw.fw_icm, 0); |
225c7b1f RD |
1194 | return err; |
1195 | } | |
1196 | ||
e8f9b2ed RD |
1197 | static int mlx4_init_cmpt_table(struct mlx4_dev *dev, u64 cmpt_base, |
1198 | int cmpt_entry_sz) | |
225c7b1f RD |
1199 | { |
1200 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1201 | int err; | |
ab9c17a0 | 1202 | int num_eqs; |
225c7b1f RD |
1203 | |
1204 | err = mlx4_init_icm_table(dev, &priv->qp_table.cmpt_table, | |
1205 | cmpt_base + | |
1206 | ((u64) (MLX4_CMPT_TYPE_QP * | |
1207 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
1208 | cmpt_entry_sz, dev->caps.num_qps, | |
93fc9e1b YP |
1209 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
1210 | 0, 0); | |
225c7b1f RD |
1211 | if (err) |
1212 | goto err; | |
1213 | ||
1214 | err = mlx4_init_icm_table(dev, &priv->srq_table.cmpt_table, | |
1215 | cmpt_base + | |
1216 | ((u64) (MLX4_CMPT_TYPE_SRQ * | |
1217 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
1218 | cmpt_entry_sz, dev->caps.num_srqs, | |
5b0bf5e2 | 1219 | dev->caps.reserved_srqs, 0, 0); |
225c7b1f RD |
1220 | if (err) |
1221 | goto err_qp; | |
1222 | ||
1223 | err = mlx4_init_icm_table(dev, &priv->cq_table.cmpt_table, | |
1224 | cmpt_base + | |
1225 | ((u64) (MLX4_CMPT_TYPE_CQ * | |
1226 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
1227 | cmpt_entry_sz, dev->caps.num_cqs, | |
5b0bf5e2 | 1228 | dev->caps.reserved_cqs, 0, 0); |
225c7b1f RD |
1229 | if (err) |
1230 | goto err_srq; | |
1231 | ||
7ae0e400 | 1232 | num_eqs = dev->phys_caps.num_phys_eqs; |
225c7b1f RD |
1233 | err = mlx4_init_icm_table(dev, &priv->eq_table.cmpt_table, |
1234 | cmpt_base + | |
1235 | ((u64) (MLX4_CMPT_TYPE_EQ * | |
1236 | cmpt_entry_sz) << MLX4_CMPT_SHIFT), | |
ab9c17a0 | 1237 | cmpt_entry_sz, num_eqs, num_eqs, 0, 0); |
225c7b1f RD |
1238 | if (err) |
1239 | goto err_cq; | |
1240 | ||
1241 | return 0; | |
1242 | ||
1243 | err_cq: | |
1244 | mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table); | |
1245 | ||
1246 | err_srq: | |
1247 | mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table); | |
1248 | ||
1249 | err_qp: | |
1250 | mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table); | |
1251 | ||
1252 | err: | |
1253 | return err; | |
1254 | } | |
1255 | ||
3d73c288 RD |
1256 | static int mlx4_init_icm(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap, |
1257 | struct mlx4_init_hca_param *init_hca, u64 icm_size) | |
225c7b1f RD |
1258 | { |
1259 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1260 | u64 aux_pages; | |
ab9c17a0 | 1261 | int num_eqs; |
225c7b1f RD |
1262 | int err; |
1263 | ||
1264 | err = mlx4_SET_ICM_SIZE(dev, icm_size, &aux_pages); | |
1265 | if (err) { | |
1a91de28 | 1266 | mlx4_err(dev, "SET_ICM_SIZE command failed, aborting\n"); |
225c7b1f RD |
1267 | return err; |
1268 | } | |
1269 | ||
1a91de28 | 1270 | mlx4_dbg(dev, "%lld KB of HCA context requires %lld KB aux memory\n", |
225c7b1f RD |
1271 | (unsigned long long) icm_size >> 10, |
1272 | (unsigned long long) aux_pages << 2); | |
1273 | ||
1274 | priv->fw.aux_icm = mlx4_alloc_icm(dev, aux_pages, | |
5b0bf5e2 | 1275 | GFP_HIGHUSER | __GFP_NOWARN, 0); |
225c7b1f | 1276 | if (!priv->fw.aux_icm) { |
1a91de28 | 1277 | mlx4_err(dev, "Couldn't allocate aux memory, aborting\n"); |
225c7b1f RD |
1278 | return -ENOMEM; |
1279 | } | |
1280 | ||
1281 | err = mlx4_MAP_ICM_AUX(dev, priv->fw.aux_icm); | |
1282 | if (err) { | |
1a91de28 | 1283 | mlx4_err(dev, "MAP_ICM_AUX command failed, aborting\n"); |
225c7b1f RD |
1284 | goto err_free_aux; |
1285 | } | |
1286 | ||
1287 | err = mlx4_init_cmpt_table(dev, init_hca->cmpt_base, dev_cap->cmpt_entry_sz); | |
1288 | if (err) { | |
1a91de28 | 1289 | mlx4_err(dev, "Failed to map cMPT context memory, aborting\n"); |
225c7b1f RD |
1290 | goto err_unmap_aux; |
1291 | } | |
1292 | ||
ab9c17a0 | 1293 | |
7ae0e400 | 1294 | num_eqs = dev->phys_caps.num_phys_eqs; |
fa0681d2 RD |
1295 | err = mlx4_init_icm_table(dev, &priv->eq_table.table, |
1296 | init_hca->eqc_base, dev_cap->eqc_entry_sz, | |
ab9c17a0 | 1297 | num_eqs, num_eqs, 0, 0); |
225c7b1f | 1298 | if (err) { |
1a91de28 | 1299 | mlx4_err(dev, "Failed to map EQ context memory, aborting\n"); |
225c7b1f RD |
1300 | goto err_unmap_cmpt; |
1301 | } | |
1302 | ||
d7bb58fb JM |
1303 | /* |
1304 | * Reserved MTT entries must be aligned up to a cacheline | |
1305 | * boundary, since the FW will write to them, while the driver | |
1306 | * writes to all other MTT entries. (The variable | |
1307 | * dev->caps.mtt_entry_sz below is really the MTT segment | |
1308 | * size, not the raw entry size) | |
1309 | */ | |
1310 | dev->caps.reserved_mtts = | |
1311 | ALIGN(dev->caps.reserved_mtts * dev->caps.mtt_entry_sz, | |
1312 | dma_get_cache_alignment()) / dev->caps.mtt_entry_sz; | |
1313 | ||
225c7b1f RD |
1314 | err = mlx4_init_icm_table(dev, &priv->mr_table.mtt_table, |
1315 | init_hca->mtt_base, | |
1316 | dev->caps.mtt_entry_sz, | |
2b8fb286 | 1317 | dev->caps.num_mtts, |
5b0bf5e2 | 1318 | dev->caps.reserved_mtts, 1, 0); |
225c7b1f | 1319 | if (err) { |
1a91de28 | 1320 | mlx4_err(dev, "Failed to map MTT context memory, aborting\n"); |
225c7b1f RD |
1321 | goto err_unmap_eq; |
1322 | } | |
1323 | ||
1324 | err = mlx4_init_icm_table(dev, &priv->mr_table.dmpt_table, | |
1325 | init_hca->dmpt_base, | |
1326 | dev_cap->dmpt_entry_sz, | |
1327 | dev->caps.num_mpts, | |
5b0bf5e2 | 1328 | dev->caps.reserved_mrws, 1, 1); |
225c7b1f | 1329 | if (err) { |
1a91de28 | 1330 | mlx4_err(dev, "Failed to map dMPT context memory, aborting\n"); |
225c7b1f RD |
1331 | goto err_unmap_mtt; |
1332 | } | |
1333 | ||
1334 | err = mlx4_init_icm_table(dev, &priv->qp_table.qp_table, | |
1335 | init_hca->qpc_base, | |
1336 | dev_cap->qpc_entry_sz, | |
1337 | dev->caps.num_qps, | |
93fc9e1b YP |
1338 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
1339 | 0, 0); | |
225c7b1f | 1340 | if (err) { |
1a91de28 | 1341 | mlx4_err(dev, "Failed to map QP context memory, aborting\n"); |
225c7b1f RD |
1342 | goto err_unmap_dmpt; |
1343 | } | |
1344 | ||
1345 | err = mlx4_init_icm_table(dev, &priv->qp_table.auxc_table, | |
1346 | init_hca->auxc_base, | |
1347 | dev_cap->aux_entry_sz, | |
1348 | dev->caps.num_qps, | |
93fc9e1b YP |
1349 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
1350 | 0, 0); | |
225c7b1f | 1351 | if (err) { |
1a91de28 | 1352 | mlx4_err(dev, "Failed to map AUXC context memory, aborting\n"); |
225c7b1f RD |
1353 | goto err_unmap_qp; |
1354 | } | |
1355 | ||
1356 | err = mlx4_init_icm_table(dev, &priv->qp_table.altc_table, | |
1357 | init_hca->altc_base, | |
1358 | dev_cap->altc_entry_sz, | |
1359 | dev->caps.num_qps, | |
93fc9e1b YP |
1360 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
1361 | 0, 0); | |
225c7b1f | 1362 | if (err) { |
1a91de28 | 1363 | mlx4_err(dev, "Failed to map ALTC context memory, aborting\n"); |
225c7b1f RD |
1364 | goto err_unmap_auxc; |
1365 | } | |
1366 | ||
1367 | err = mlx4_init_icm_table(dev, &priv->qp_table.rdmarc_table, | |
1368 | init_hca->rdmarc_base, | |
1369 | dev_cap->rdmarc_entry_sz << priv->qp_table.rdmarc_shift, | |
1370 | dev->caps.num_qps, | |
93fc9e1b YP |
1371 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW], |
1372 | 0, 0); | |
225c7b1f RD |
1373 | if (err) { |
1374 | mlx4_err(dev, "Failed to map RDMARC context memory, aborting\n"); | |
1375 | goto err_unmap_altc; | |
1376 | } | |
1377 | ||
1378 | err = mlx4_init_icm_table(dev, &priv->cq_table.table, | |
1379 | init_hca->cqc_base, | |
1380 | dev_cap->cqc_entry_sz, | |
1381 | dev->caps.num_cqs, | |
5b0bf5e2 | 1382 | dev->caps.reserved_cqs, 0, 0); |
225c7b1f | 1383 | if (err) { |
1a91de28 | 1384 | mlx4_err(dev, "Failed to map CQ context memory, aborting\n"); |
225c7b1f RD |
1385 | goto err_unmap_rdmarc; |
1386 | } | |
1387 | ||
1388 | err = mlx4_init_icm_table(dev, &priv->srq_table.table, | |
1389 | init_hca->srqc_base, | |
1390 | dev_cap->srq_entry_sz, | |
1391 | dev->caps.num_srqs, | |
5b0bf5e2 | 1392 | dev->caps.reserved_srqs, 0, 0); |
225c7b1f | 1393 | if (err) { |
1a91de28 | 1394 | mlx4_err(dev, "Failed to map SRQ context memory, aborting\n"); |
225c7b1f RD |
1395 | goto err_unmap_cq; |
1396 | } | |
1397 | ||
1398 | /* | |
0ff1fb65 HHZ |
1399 | * For flow steering device managed mode it is required to use |
1400 | * mlx4_init_icm_table. For B0 steering mode it's not strictly | |
1401 | * required, but for simplicity just map the whole multicast | |
1402 | * group table now. The table isn't very big and it's a lot | |
1403 | * easier than trying to track ref counts. | |
225c7b1f RD |
1404 | */ |
1405 | err = mlx4_init_icm_table(dev, &priv->mcg_table.table, | |
0ec2c0f8 EE |
1406 | init_hca->mc_base, |
1407 | mlx4_get_mgm_entry_size(dev), | |
225c7b1f RD |
1408 | dev->caps.num_mgms + dev->caps.num_amgms, |
1409 | dev->caps.num_mgms + dev->caps.num_amgms, | |
5b0bf5e2 | 1410 | 0, 0); |
225c7b1f | 1411 | if (err) { |
1a91de28 | 1412 | mlx4_err(dev, "Failed to map MCG context memory, aborting\n"); |
225c7b1f RD |
1413 | goto err_unmap_srq; |
1414 | } | |
1415 | ||
1416 | return 0; | |
1417 | ||
1418 | err_unmap_srq: | |
1419 | mlx4_cleanup_icm_table(dev, &priv->srq_table.table); | |
1420 | ||
1421 | err_unmap_cq: | |
1422 | mlx4_cleanup_icm_table(dev, &priv->cq_table.table); | |
1423 | ||
1424 | err_unmap_rdmarc: | |
1425 | mlx4_cleanup_icm_table(dev, &priv->qp_table.rdmarc_table); | |
1426 | ||
1427 | err_unmap_altc: | |
1428 | mlx4_cleanup_icm_table(dev, &priv->qp_table.altc_table); | |
1429 | ||
1430 | err_unmap_auxc: | |
1431 | mlx4_cleanup_icm_table(dev, &priv->qp_table.auxc_table); | |
1432 | ||
1433 | err_unmap_qp: | |
1434 | mlx4_cleanup_icm_table(dev, &priv->qp_table.qp_table); | |
1435 | ||
1436 | err_unmap_dmpt: | |
1437 | mlx4_cleanup_icm_table(dev, &priv->mr_table.dmpt_table); | |
1438 | ||
1439 | err_unmap_mtt: | |
1440 | mlx4_cleanup_icm_table(dev, &priv->mr_table.mtt_table); | |
1441 | ||
1442 | err_unmap_eq: | |
fa0681d2 | 1443 | mlx4_cleanup_icm_table(dev, &priv->eq_table.table); |
225c7b1f RD |
1444 | |
1445 | err_unmap_cmpt: | |
1446 | mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table); | |
1447 | mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table); | |
1448 | mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table); | |
1449 | mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table); | |
1450 | ||
1451 | err_unmap_aux: | |
1452 | mlx4_UNMAP_ICM_AUX(dev); | |
1453 | ||
1454 | err_free_aux: | |
5b0bf5e2 | 1455 | mlx4_free_icm(dev, priv->fw.aux_icm, 0); |
225c7b1f RD |
1456 | |
1457 | return err; | |
1458 | } | |
1459 | ||
1460 | static void mlx4_free_icms(struct mlx4_dev *dev) | |
1461 | { | |
1462 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1463 | ||
1464 | mlx4_cleanup_icm_table(dev, &priv->mcg_table.table); | |
1465 | mlx4_cleanup_icm_table(dev, &priv->srq_table.table); | |
1466 | mlx4_cleanup_icm_table(dev, &priv->cq_table.table); | |
1467 | mlx4_cleanup_icm_table(dev, &priv->qp_table.rdmarc_table); | |
1468 | mlx4_cleanup_icm_table(dev, &priv->qp_table.altc_table); | |
1469 | mlx4_cleanup_icm_table(dev, &priv->qp_table.auxc_table); | |
1470 | mlx4_cleanup_icm_table(dev, &priv->qp_table.qp_table); | |
1471 | mlx4_cleanup_icm_table(dev, &priv->mr_table.dmpt_table); | |
1472 | mlx4_cleanup_icm_table(dev, &priv->mr_table.mtt_table); | |
fa0681d2 | 1473 | mlx4_cleanup_icm_table(dev, &priv->eq_table.table); |
225c7b1f RD |
1474 | mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table); |
1475 | mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table); | |
1476 | mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table); | |
1477 | mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table); | |
225c7b1f RD |
1478 | |
1479 | mlx4_UNMAP_ICM_AUX(dev); | |
5b0bf5e2 | 1480 | mlx4_free_icm(dev, priv->fw.aux_icm, 0); |
225c7b1f RD |
1481 | } |
1482 | ||
ab9c17a0 JM |
1483 | static void mlx4_slave_exit(struct mlx4_dev *dev) |
1484 | { | |
1485 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1486 | ||
f3d4c89e | 1487 | mutex_lock(&priv->cmd.slave_cmd_mutex); |
0cd93027 YH |
1488 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, MLX4_COMM_CMD_NA_OP, |
1489 | MLX4_COMM_TIME)) | |
1a91de28 | 1490 | mlx4_warn(dev, "Failed to close slave function\n"); |
f3d4c89e | 1491 | mutex_unlock(&priv->cmd.slave_cmd_mutex); |
ab9c17a0 JM |
1492 | } |
1493 | ||
c1b43dca EC |
1494 | static int map_bf_area(struct mlx4_dev *dev) |
1495 | { | |
1496 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1497 | resource_size_t bf_start; | |
1498 | resource_size_t bf_len; | |
1499 | int err = 0; | |
1500 | ||
3d747473 JM |
1501 | if (!dev->caps.bf_reg_size) |
1502 | return -ENXIO; | |
1503 | ||
872bf2fb | 1504 | bf_start = pci_resource_start(dev->persist->pdev, 2) + |
ab9c17a0 | 1505 | (dev->caps.num_uars << PAGE_SHIFT); |
872bf2fb | 1506 | bf_len = pci_resource_len(dev->persist->pdev, 2) - |
ab9c17a0 | 1507 | (dev->caps.num_uars << PAGE_SHIFT); |
c1b43dca EC |
1508 | priv->bf_mapping = io_mapping_create_wc(bf_start, bf_len); |
1509 | if (!priv->bf_mapping) | |
1510 | err = -ENOMEM; | |
1511 | ||
1512 | return err; | |
1513 | } | |
1514 | ||
1515 | static void unmap_bf_area(struct mlx4_dev *dev) | |
1516 | { | |
1517 | if (mlx4_priv(dev)->bf_mapping) | |
1518 | io_mapping_free(mlx4_priv(dev)->bf_mapping); | |
1519 | } | |
1520 | ||
ec693d47 AV |
1521 | cycle_t mlx4_read_clock(struct mlx4_dev *dev) |
1522 | { | |
1523 | u32 clockhi, clocklo, clockhi1; | |
1524 | cycle_t cycles; | |
1525 | int i; | |
1526 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1527 | ||
1528 | for (i = 0; i < 10; i++) { | |
1529 | clockhi = swab32(readl(priv->clock_mapping)); | |
1530 | clocklo = swab32(readl(priv->clock_mapping + 4)); | |
1531 | clockhi1 = swab32(readl(priv->clock_mapping)); | |
1532 | if (clockhi == clockhi1) | |
1533 | break; | |
1534 | } | |
1535 | ||
1536 | cycles = (u64) clockhi << 32 | (u64) clocklo; | |
1537 | ||
1538 | return cycles; | |
1539 | } | |
1540 | EXPORT_SYMBOL_GPL(mlx4_read_clock); | |
1541 | ||
1542 | ||
ddd8a6c1 EE |
1543 | static int map_internal_clock(struct mlx4_dev *dev) |
1544 | { | |
1545 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1546 | ||
1547 | priv->clock_mapping = | |
872bf2fb YH |
1548 | ioremap(pci_resource_start(dev->persist->pdev, |
1549 | priv->fw.clock_bar) + | |
ddd8a6c1 EE |
1550 | priv->fw.clock_offset, MLX4_CLOCK_SIZE); |
1551 | ||
1552 | if (!priv->clock_mapping) | |
1553 | return -ENOMEM; | |
1554 | ||
1555 | return 0; | |
1556 | } | |
1557 | ||
1558 | static void unmap_internal_clock(struct mlx4_dev *dev) | |
1559 | { | |
1560 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1561 | ||
1562 | if (priv->clock_mapping) | |
1563 | iounmap(priv->clock_mapping); | |
1564 | } | |
1565 | ||
225c7b1f RD |
1566 | static void mlx4_close_hca(struct mlx4_dev *dev) |
1567 | { | |
ddd8a6c1 | 1568 | unmap_internal_clock(dev); |
c1b43dca | 1569 | unmap_bf_area(dev); |
ab9c17a0 JM |
1570 | if (mlx4_is_slave(dev)) |
1571 | mlx4_slave_exit(dev); | |
1572 | else { | |
1573 | mlx4_CLOSE_HCA(dev, 0); | |
1574 | mlx4_free_icms(dev); | |
a0eacca9 MB |
1575 | } |
1576 | } | |
1577 | ||
1578 | static void mlx4_close_fw(struct mlx4_dev *dev) | |
1579 | { | |
1580 | if (!mlx4_is_slave(dev)) { | |
ab9c17a0 JM |
1581 | mlx4_UNMAP_FA(dev); |
1582 | mlx4_free_icm(dev, mlx4_priv(dev)->fw.fw_icm, 0); | |
1583 | } | |
1584 | } | |
1585 | ||
55ad3592 YH |
1586 | static int mlx4_comm_check_offline(struct mlx4_dev *dev) |
1587 | { | |
1588 | #define COMM_CHAN_OFFLINE_OFFSET 0x09 | |
1589 | ||
1590 | u32 comm_flags; | |
1591 | u32 offline_bit; | |
1592 | unsigned long end; | |
1593 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1594 | ||
1595 | end = msecs_to_jiffies(MLX4_COMM_OFFLINE_TIME_OUT) + jiffies; | |
1596 | while (time_before(jiffies, end)) { | |
1597 | comm_flags = swab32(readl((__iomem char *)priv->mfunc.comm + | |
1598 | MLX4_COMM_CHAN_FLAGS)); | |
1599 | offline_bit = (comm_flags & | |
1600 | (u32)(1 << COMM_CHAN_OFFLINE_OFFSET)); | |
1601 | if (!offline_bit) | |
1602 | return 0; | |
1603 | /* There are cases as part of AER/Reset flow that PF needs | |
1604 | * around 100 msec to load. We therefore sleep for 100 msec | |
1605 | * to allow other tasks to make use of that CPU during this | |
1606 | * time interval. | |
1607 | */ | |
1608 | msleep(100); | |
1609 | } | |
1610 | mlx4_err(dev, "Communication channel is offline.\n"); | |
1611 | return -EIO; | |
1612 | } | |
1613 | ||
1614 | static void mlx4_reset_vf_support(struct mlx4_dev *dev) | |
1615 | { | |
1616 | #define COMM_CHAN_RST_OFFSET 0x1e | |
1617 | ||
1618 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1619 | u32 comm_rst; | |
1620 | u32 comm_caps; | |
1621 | ||
1622 | comm_caps = swab32(readl((__iomem char *)priv->mfunc.comm + | |
1623 | MLX4_COMM_CHAN_CAPS)); | |
1624 | comm_rst = (comm_caps & (u32)(1 << COMM_CHAN_RST_OFFSET)); | |
1625 | ||
1626 | if (comm_rst) | |
1627 | dev->caps.vf_caps |= MLX4_VF_CAP_FLAG_RESET; | |
1628 | } | |
1629 | ||
ab9c17a0 JM |
1630 | static int mlx4_init_slave(struct mlx4_dev *dev) |
1631 | { | |
1632 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1633 | u64 dma = (u64) priv->mfunc.vhcr_dma; | |
ab9c17a0 JM |
1634 | int ret_from_reset = 0; |
1635 | u32 slave_read; | |
1636 | u32 cmd_channel_ver; | |
1637 | ||
97989356 | 1638 | if (atomic_read(&pf_loading)) { |
1a91de28 | 1639 | mlx4_warn(dev, "PF is not ready - Deferring probe\n"); |
97989356 AV |
1640 | return -EPROBE_DEFER; |
1641 | } | |
1642 | ||
f3d4c89e | 1643 | mutex_lock(&priv->cmd.slave_cmd_mutex); |
ab9c17a0 | 1644 | priv->cmd.max_cmds = 1; |
55ad3592 YH |
1645 | if (mlx4_comm_check_offline(dev)) { |
1646 | mlx4_err(dev, "PF is not responsive, skipping initialization\n"); | |
1647 | goto err_offline; | |
1648 | } | |
1649 | ||
1650 | mlx4_reset_vf_support(dev); | |
ab9c17a0 JM |
1651 | mlx4_warn(dev, "Sending reset\n"); |
1652 | ret_from_reset = mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, | |
0cd93027 | 1653 | MLX4_COMM_CMD_NA_OP, MLX4_COMM_TIME); |
ab9c17a0 JM |
1654 | /* if we are in the middle of flr the slave will try |
1655 | * NUM_OF_RESET_RETRIES times before leaving.*/ | |
1656 | if (ret_from_reset) { | |
1657 | if (MLX4_DELAY_RESET_SLAVE == ret_from_reset) { | |
1a91de28 | 1658 | mlx4_warn(dev, "slave is currently in the middle of FLR - Deferring probe\n"); |
5efe5355 JM |
1659 | mutex_unlock(&priv->cmd.slave_cmd_mutex); |
1660 | return -EPROBE_DEFER; | |
ab9c17a0 JM |
1661 | } else |
1662 | goto err; | |
1663 | } | |
1664 | ||
1665 | /* check the driver version - the slave I/F revision | |
1666 | * must match the master's */ | |
1667 | slave_read = swab32(readl(&priv->mfunc.comm->slave_read)); | |
1668 | cmd_channel_ver = mlx4_comm_get_version(); | |
1669 | ||
1670 | if (MLX4_COMM_GET_IF_REV(cmd_channel_ver) != | |
1671 | MLX4_COMM_GET_IF_REV(slave_read)) { | |
1a91de28 | 1672 | mlx4_err(dev, "slave driver version is not supported by the master\n"); |
ab9c17a0 JM |
1673 | goto err; |
1674 | } | |
1675 | ||
1676 | mlx4_warn(dev, "Sending vhcr0\n"); | |
1677 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR0, dma >> 48, | |
0cd93027 | 1678 | MLX4_COMM_CMD_NA_OP, MLX4_COMM_TIME)) |
ab9c17a0 JM |
1679 | goto err; |
1680 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR1, dma >> 32, | |
0cd93027 | 1681 | MLX4_COMM_CMD_NA_OP, MLX4_COMM_TIME)) |
ab9c17a0 JM |
1682 | goto err; |
1683 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR2, dma >> 16, | |
0cd93027 | 1684 | MLX4_COMM_CMD_NA_OP, MLX4_COMM_TIME)) |
ab9c17a0 | 1685 | goto err; |
0cd93027 YH |
1686 | if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR_EN, dma, |
1687 | MLX4_COMM_CMD_NA_OP, MLX4_COMM_TIME)) | |
ab9c17a0 | 1688 | goto err; |
f3d4c89e RD |
1689 | |
1690 | mutex_unlock(&priv->cmd.slave_cmd_mutex); | |
ab9c17a0 JM |
1691 | return 0; |
1692 | ||
1693 | err: | |
0cd93027 | 1694 | mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, MLX4_COMM_CMD_NA_OP, 0); |
55ad3592 | 1695 | err_offline: |
f3d4c89e | 1696 | mutex_unlock(&priv->cmd.slave_cmd_mutex); |
ab9c17a0 | 1697 | return -EIO; |
225c7b1f RD |
1698 | } |
1699 | ||
6634961c JM |
1700 | static void mlx4_parav_master_pf_caps(struct mlx4_dev *dev) |
1701 | { | |
1702 | int i; | |
1703 | ||
1704 | for (i = 1; i <= dev->caps.num_ports; i++) { | |
b6ffaeff JM |
1705 | if (dev->caps.port_type[i] == MLX4_PORT_TYPE_ETH) |
1706 | dev->caps.gid_table_len[i] = | |
449fc488 | 1707 | mlx4_get_slave_num_gids(dev, 0, i); |
b6ffaeff JM |
1708 | else |
1709 | dev->caps.gid_table_len[i] = 1; | |
6634961c JM |
1710 | dev->caps.pkey_table_len[i] = |
1711 | dev->phys_caps.pkey_phys_table_len[i] - 1; | |
1712 | } | |
1713 | } | |
1714 | ||
3c439b55 JM |
1715 | static int choose_log_fs_mgm_entry_size(int qp_per_entry) |
1716 | { | |
1717 | int i = MLX4_MIN_MGM_LOG_ENTRY_SIZE; | |
1718 | ||
1719 | for (i = MLX4_MIN_MGM_LOG_ENTRY_SIZE; i <= MLX4_MAX_MGM_LOG_ENTRY_SIZE; | |
1720 | i++) { | |
1721 | if (qp_per_entry <= 4 * ((1 << i) / 16 - 2)) | |
1722 | break; | |
1723 | } | |
1724 | ||
1725 | return (i <= MLX4_MAX_MGM_LOG_ENTRY_SIZE) ? i : -1; | |
1726 | } | |
1727 | ||
7d077cd3 MB |
1728 | static const char *dmfs_high_rate_steering_mode_str(int dmfs_high_steer_mode) |
1729 | { | |
1730 | switch (dmfs_high_steer_mode) { | |
1731 | case MLX4_STEERING_DMFS_A0_DEFAULT: | |
1732 | return "default performance"; | |
1733 | ||
1734 | case MLX4_STEERING_DMFS_A0_DYNAMIC: | |
1735 | return "dynamic hybrid mode"; | |
1736 | ||
1737 | case MLX4_STEERING_DMFS_A0_STATIC: | |
1738 | return "performance optimized for limited rule configuration (static)"; | |
1739 | ||
1740 | case MLX4_STEERING_DMFS_A0_DISABLE: | |
1741 | return "disabled performance optimized steering"; | |
1742 | ||
1743 | case MLX4_STEERING_DMFS_A0_NOT_SUPPORTED: | |
1744 | return "performance optimized steering not supported"; | |
1745 | ||
1746 | default: | |
1747 | return "Unrecognized mode"; | |
1748 | } | |
1749 | } | |
1750 | ||
1751 | #define MLX4_DMFS_A0_STEERING (1UL << 2) | |
1752 | ||
7b8157be JM |
1753 | static void choose_steering_mode(struct mlx4_dev *dev, |
1754 | struct mlx4_dev_cap *dev_cap) | |
1755 | { | |
7d077cd3 MB |
1756 | if (mlx4_log_num_mgm_entry_size <= 0) { |
1757 | if ((-mlx4_log_num_mgm_entry_size) & MLX4_DMFS_A0_STEERING) { | |
1758 | if (dev->caps.dmfs_high_steer_mode == | |
1759 | MLX4_STEERING_DMFS_A0_NOT_SUPPORTED) | |
1760 | mlx4_err(dev, "DMFS high rate mode not supported\n"); | |
1761 | else | |
1762 | dev->caps.dmfs_high_steer_mode = | |
1763 | MLX4_STEERING_DMFS_A0_STATIC; | |
1764 | } | |
1765 | } | |
1766 | ||
1767 | if (mlx4_log_num_mgm_entry_size <= 0 && | |
3c439b55 | 1768 | dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_FS_EN && |
7b8157be | 1769 | (!mlx4_is_mfunc(dev) || |
872bf2fb YH |
1770 | (dev_cap->fs_max_num_qp_per_entry >= |
1771 | (dev->persist->num_vfs + 1))) && | |
3c439b55 JM |
1772 | choose_log_fs_mgm_entry_size(dev_cap->fs_max_num_qp_per_entry) >= |
1773 | MLX4_MIN_MGM_LOG_ENTRY_SIZE) { | |
1774 | dev->oper_log_mgm_entry_size = | |
1775 | choose_log_fs_mgm_entry_size(dev_cap->fs_max_num_qp_per_entry); | |
7b8157be JM |
1776 | dev->caps.steering_mode = MLX4_STEERING_MODE_DEVICE_MANAGED; |
1777 | dev->caps.num_qp_per_mgm = dev_cap->fs_max_num_qp_per_entry; | |
1778 | dev->caps.fs_log_max_ucast_qp_range_size = | |
1779 | dev_cap->fs_log_max_ucast_qp_range_size; | |
1780 | } else { | |
7d077cd3 MB |
1781 | if (dev->caps.dmfs_high_steer_mode != |
1782 | MLX4_STEERING_DMFS_A0_NOT_SUPPORTED) | |
1783 | dev->caps.dmfs_high_steer_mode = MLX4_STEERING_DMFS_A0_DISABLE; | |
7b8157be JM |
1784 | if (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_UC_STEER && |
1785 | dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER) | |
1786 | dev->caps.steering_mode = MLX4_STEERING_MODE_B0; | |
1787 | else { | |
1788 | dev->caps.steering_mode = MLX4_STEERING_MODE_A0; | |
1789 | ||
1790 | if (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_UC_STEER || | |
1791 | dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER) | |
1a91de28 | 1792 | mlx4_warn(dev, "Must have both UC_STEER and MC_STEER flags set to use B0 steering - falling back to A0 steering mode\n"); |
7b8157be | 1793 | } |
3c439b55 JM |
1794 | dev->oper_log_mgm_entry_size = |
1795 | mlx4_log_num_mgm_entry_size > 0 ? | |
1796 | mlx4_log_num_mgm_entry_size : | |
1797 | MLX4_DEFAULT_MGM_LOG_ENTRY_SIZE; | |
7b8157be JM |
1798 | dev->caps.num_qp_per_mgm = mlx4_get_qp_per_mgm(dev); |
1799 | } | |
1a91de28 | 1800 | mlx4_dbg(dev, "Steering mode is: %s, oper_log_mgm_entry_size = %d, modparam log_num_mgm_entry_size = %d\n", |
3c439b55 JM |
1801 | mlx4_steering_mode_str(dev->caps.steering_mode), |
1802 | dev->oper_log_mgm_entry_size, | |
1803 | mlx4_log_num_mgm_entry_size); | |
7b8157be JM |
1804 | } |
1805 | ||
7ffdf726 OG |
1806 | static void choose_tunnel_offload_mode(struct mlx4_dev *dev, |
1807 | struct mlx4_dev_cap *dev_cap) | |
1808 | { | |
1809 | if (dev->caps.steering_mode == MLX4_STEERING_MODE_DEVICE_MANAGED && | |
5eff6dad | 1810 | dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_VXLAN_OFFLOADS) |
7ffdf726 OG |
1811 | dev->caps.tunnel_offload_mode = MLX4_TUNNEL_OFFLOAD_MODE_VXLAN; |
1812 | else | |
1813 | dev->caps.tunnel_offload_mode = MLX4_TUNNEL_OFFLOAD_MODE_NONE; | |
1814 | ||
1815 | mlx4_dbg(dev, "Tunneling offload mode is: %s\n", (dev->caps.tunnel_offload_mode | |
1816 | == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN) ? "vxlan" : "none"); | |
1817 | } | |
1818 | ||
7d077cd3 MB |
1819 | static int mlx4_validate_optimized_steering(struct mlx4_dev *dev) |
1820 | { | |
1821 | int i; | |
1822 | struct mlx4_port_cap port_cap; | |
1823 | ||
1824 | if (dev->caps.dmfs_high_steer_mode == MLX4_STEERING_DMFS_A0_NOT_SUPPORTED) | |
1825 | return -EINVAL; | |
1826 | ||
1827 | for (i = 1; i <= dev->caps.num_ports; i++) { | |
1828 | if (mlx4_dev_port(dev, i, &port_cap)) { | |
1829 | mlx4_err(dev, | |
1830 | "QUERY_DEV_CAP command failed, can't veify DMFS high rate steering.\n"); | |
1831 | } else if ((dev->caps.dmfs_high_steer_mode != | |
1832 | MLX4_STEERING_DMFS_A0_DEFAULT) && | |
1833 | (port_cap.dmfs_optimized_state == | |
1834 | !!(dev->caps.dmfs_high_steer_mode == | |
1835 | MLX4_STEERING_DMFS_A0_DISABLE))) { | |
1836 | mlx4_err(dev, | |
1837 | "DMFS high rate steer mode differ, driver requested %s but %s in FW.\n", | |
1838 | dmfs_high_rate_steering_mode_str( | |
1839 | dev->caps.dmfs_high_steer_mode), | |
1840 | (port_cap.dmfs_optimized_state ? | |
1841 | "enabled" : "disabled")); | |
1842 | } | |
1843 | } | |
1844 | ||
1845 | return 0; | |
1846 | } | |
1847 | ||
a0eacca9 | 1848 | static int mlx4_init_fw(struct mlx4_dev *dev) |
225c7b1f | 1849 | { |
2d928651 | 1850 | struct mlx4_mod_stat_cfg mlx4_cfg; |
a0eacca9 | 1851 | int err = 0; |
225c7b1f | 1852 | |
ab9c17a0 JM |
1853 | if (!mlx4_is_slave(dev)) { |
1854 | err = mlx4_QUERY_FW(dev); | |
1855 | if (err) { | |
1856 | if (err == -EACCES) | |
1a91de28 | 1857 | mlx4_info(dev, "non-primary physical function, skipping\n"); |
ab9c17a0 | 1858 | else |
1a91de28 | 1859 | mlx4_err(dev, "QUERY_FW command failed, aborting\n"); |
bef772eb | 1860 | return err; |
ab9c17a0 | 1861 | } |
225c7b1f | 1862 | |
ab9c17a0 JM |
1863 | err = mlx4_load_fw(dev); |
1864 | if (err) { | |
1a91de28 | 1865 | mlx4_err(dev, "Failed to start FW, aborting\n"); |
bef772eb | 1866 | return err; |
ab9c17a0 | 1867 | } |
225c7b1f | 1868 | |
ab9c17a0 JM |
1869 | mlx4_cfg.log_pg_sz_m = 1; |
1870 | mlx4_cfg.log_pg_sz = 0; | |
1871 | err = mlx4_MOD_STAT_CFG(dev, &mlx4_cfg); | |
1872 | if (err) | |
1873 | mlx4_warn(dev, "Failed to override log_pg_sz parameter\n"); | |
a0eacca9 | 1874 | } |
2d928651 | 1875 | |
a0eacca9 MB |
1876 | return err; |
1877 | } | |
1878 | ||
1879 | static int mlx4_init_hca(struct mlx4_dev *dev) | |
1880 | { | |
1881 | struct mlx4_priv *priv = mlx4_priv(dev); | |
1882 | struct mlx4_adapter adapter; | |
1883 | struct mlx4_dev_cap dev_cap; | |
1884 | struct mlx4_profile profile; | |
1885 | struct mlx4_init_hca_param init_hca; | |
1886 | u64 icm_size; | |
1887 | struct mlx4_config_dev_params params; | |
1888 | int err; | |
1889 | ||
1890 | if (!mlx4_is_slave(dev)) { | |
ab9c17a0 JM |
1891 | err = mlx4_dev_cap(dev, &dev_cap); |
1892 | if (err) { | |
1a91de28 | 1893 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting\n"); |
d0d01250 | 1894 | return err; |
ab9c17a0 | 1895 | } |
225c7b1f | 1896 | |
7b8157be | 1897 | choose_steering_mode(dev, &dev_cap); |
7ffdf726 | 1898 | choose_tunnel_offload_mode(dev, &dev_cap); |
7b8157be | 1899 | |
7d077cd3 MB |
1900 | if (dev->caps.dmfs_high_steer_mode == MLX4_STEERING_DMFS_A0_STATIC && |
1901 | mlx4_is_master(dev)) | |
1902 | dev->caps.function_caps |= MLX4_FUNC_CAP_DMFS_A0_STATIC; | |
1903 | ||
8e1a28e8 HHZ |
1904 | err = mlx4_get_phys_port_id(dev); |
1905 | if (err) | |
1906 | mlx4_err(dev, "Fail to get physical port id\n"); | |
1907 | ||
6634961c JM |
1908 | if (mlx4_is_master(dev)) |
1909 | mlx4_parav_master_pf_caps(dev); | |
1910 | ||
2599d858 AV |
1911 | if (mlx4_low_memory_profile()) { |
1912 | mlx4_info(dev, "Running from within kdump kernel. Using low memory profile\n"); | |
1913 | profile = low_mem_profile; | |
1914 | } else { | |
1915 | profile = default_profile; | |
1916 | } | |
0ff1fb65 HHZ |
1917 | if (dev->caps.steering_mode == |
1918 | MLX4_STEERING_MODE_DEVICE_MANAGED) | |
1919 | profile.num_mcg = MLX4_FS_NUM_MCG; | |
225c7b1f | 1920 | |
ab9c17a0 JM |
1921 | icm_size = mlx4_make_profile(dev, &profile, &dev_cap, |
1922 | &init_hca); | |
1923 | if ((long long) icm_size < 0) { | |
1924 | err = icm_size; | |
d0d01250 | 1925 | return err; |
ab9c17a0 | 1926 | } |
225c7b1f | 1927 | |
a5bbe892 EC |
1928 | dev->caps.max_fmr_maps = (1 << (32 - ilog2(dev->caps.num_mpts))) - 1; |
1929 | ||
ab9c17a0 JM |
1930 | init_hca.log_uar_sz = ilog2(dev->caps.num_uars); |
1931 | init_hca.uar_page_sz = PAGE_SHIFT - 12; | |
e448834e SM |
1932 | init_hca.mw_enabled = 0; |
1933 | if (dev->caps.flags & MLX4_DEV_CAP_FLAG_MEM_WINDOW || | |
1934 | dev->caps.bmme_flags & MLX4_BMME_FLAG_TYPE_2_WIN) | |
1935 | init_hca.mw_enabled = INIT_HCA_TPT_MW_ENABLE; | |
c1b43dca | 1936 | |
ab9c17a0 JM |
1937 | err = mlx4_init_icm(dev, &dev_cap, &init_hca, icm_size); |
1938 | if (err) | |
d0d01250 | 1939 | return err; |
225c7b1f | 1940 | |
ab9c17a0 JM |
1941 | err = mlx4_INIT_HCA(dev, &init_hca); |
1942 | if (err) { | |
1a91de28 | 1943 | mlx4_err(dev, "INIT_HCA command failed, aborting\n"); |
ab9c17a0 JM |
1944 | goto err_free_icm; |
1945 | } | |
7ae0e400 MB |
1946 | |
1947 | if (dev_cap.flags2 & MLX4_DEV_CAP_FLAG2_SYS_EQS) { | |
1948 | err = mlx4_query_func(dev, &dev_cap); | |
1949 | if (err < 0) { | |
1950 | mlx4_err(dev, "QUERY_FUNC command failed, aborting.\n"); | |
d0d01250 | 1951 | goto err_close; |
7ae0e400 MB |
1952 | } else if (err & MLX4_QUERY_FUNC_NUM_SYS_EQS) { |
1953 | dev->caps.num_eqs = dev_cap.max_eqs; | |
1954 | dev->caps.reserved_eqs = dev_cap.reserved_eqs; | |
1955 | dev->caps.reserved_uars = dev_cap.reserved_uars; | |
1956 | } | |
1957 | } | |
1958 | ||
ddd8a6c1 EE |
1959 | /* |
1960 | * If TS is supported by FW | |
1961 | * read HCA frequency by QUERY_HCA command | |
1962 | */ | |
1963 | if (dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_TS) { | |
1964 | memset(&init_hca, 0, sizeof(init_hca)); | |
1965 | err = mlx4_QUERY_HCA(dev, &init_hca); | |
1966 | if (err) { | |
1a91de28 | 1967 | mlx4_err(dev, "QUERY_HCA command failed, disable timestamp\n"); |
ddd8a6c1 EE |
1968 | dev->caps.flags2 &= ~MLX4_DEV_CAP_FLAG2_TS; |
1969 | } else { | |
1970 | dev->caps.hca_core_clock = | |
1971 | init_hca.hca_core_clock; | |
1972 | } | |
1973 | ||
1974 | /* In case we got HCA frequency 0 - disable timestamping | |
1975 | * to avoid dividing by zero | |
1976 | */ | |
1977 | if (!dev->caps.hca_core_clock) { | |
1978 | dev->caps.flags2 &= ~MLX4_DEV_CAP_FLAG2_TS; | |
1979 | mlx4_err(dev, | |
1a91de28 | 1980 | "HCA frequency is 0 - timestamping is not supported\n"); |
ddd8a6c1 EE |
1981 | } else if (map_internal_clock(dev)) { |
1982 | /* | |
1983 | * Map internal clock, | |
1984 | * in case of failure disable timestamping | |
1985 | */ | |
1986 | dev->caps.flags2 &= ~MLX4_DEV_CAP_FLAG2_TS; | |
1a91de28 | 1987 | mlx4_err(dev, "Failed to map internal clock. Timestamping is not supported\n"); |
ddd8a6c1 EE |
1988 | } |
1989 | } | |
7d077cd3 MB |
1990 | |
1991 | if (dev->caps.dmfs_high_steer_mode != | |
1992 | MLX4_STEERING_DMFS_A0_NOT_SUPPORTED) { | |
1993 | if (mlx4_validate_optimized_steering(dev)) | |
1994 | mlx4_warn(dev, "Optimized steering validation failed\n"); | |
1995 | ||
1996 | if (dev->caps.dmfs_high_steer_mode == | |
1997 | MLX4_STEERING_DMFS_A0_DISABLE) { | |
1998 | dev->caps.dmfs_high_rate_qpn_base = | |
1999 | dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW]; | |
2000 | dev->caps.dmfs_high_rate_qpn_range = | |
2001 | MLX4_A0_STEERING_TABLE_SIZE; | |
2002 | } | |
2003 | ||
2004 | mlx4_dbg(dev, "DMFS high rate steer mode is: %s\n", | |
2005 | dmfs_high_rate_steering_mode_str( | |
2006 | dev->caps.dmfs_high_steer_mode)); | |
2007 | } | |
ab9c17a0 JM |
2008 | } else { |
2009 | err = mlx4_init_slave(dev); | |
2010 | if (err) { | |
5efe5355 JM |
2011 | if (err != -EPROBE_DEFER) |
2012 | mlx4_err(dev, "Failed to initialize slave\n"); | |
bef772eb | 2013 | return err; |
ab9c17a0 | 2014 | } |
225c7b1f | 2015 | |
ab9c17a0 JM |
2016 | err = mlx4_slave_cap(dev); |
2017 | if (err) { | |
2018 | mlx4_err(dev, "Failed to obtain slave caps\n"); | |
2019 | goto err_close; | |
2020 | } | |
225c7b1f RD |
2021 | } |
2022 | ||
ab9c17a0 JM |
2023 | if (map_bf_area(dev)) |
2024 | mlx4_dbg(dev, "Failed to map blue flame area\n"); | |
2025 | ||
2026 | /*Only the master set the ports, all the rest got it from it.*/ | |
2027 | if (!mlx4_is_slave(dev)) | |
2028 | mlx4_set_port_mask(dev); | |
2029 | ||
225c7b1f RD |
2030 | err = mlx4_QUERY_ADAPTER(dev, &adapter); |
2031 | if (err) { | |
1a91de28 | 2032 | mlx4_err(dev, "QUERY_ADAPTER command failed, aborting\n"); |
bef772eb | 2033 | goto unmap_bf; |
225c7b1f RD |
2034 | } |
2035 | ||
f8c6455b SM |
2036 | /* Query CONFIG_DEV parameters */ |
2037 | err = mlx4_config_dev_retrieval(dev, ¶ms); | |
2038 | if (err && err != -ENOTSUPP) { | |
2039 | mlx4_err(dev, "Failed to query CONFIG_DEV parameters\n"); | |
2040 | } else if (!err) { | |
2041 | dev->caps.rx_checksum_flags_port[1] = params.rx_csum_flags_port_1; | |
2042 | dev->caps.rx_checksum_flags_port[2] = params.rx_csum_flags_port_2; | |
2043 | } | |
225c7b1f | 2044 | priv->eq_table.inta_pin = adapter.inta_pin; |
cd9281d8 | 2045 | memcpy(dev->board_id, adapter.board_id, sizeof dev->board_id); |
225c7b1f RD |
2046 | |
2047 | return 0; | |
2048 | ||
bef772eb | 2049 | unmap_bf: |
ddd8a6c1 | 2050 | unmap_internal_clock(dev); |
bef772eb AY |
2051 | unmap_bf_area(dev); |
2052 | ||
b38f2879 | 2053 | if (mlx4_is_slave(dev)) { |
99ec41d0 | 2054 | kfree(dev->caps.qp0_qkey); |
b38f2879 DB |
2055 | kfree(dev->caps.qp0_tunnel); |
2056 | kfree(dev->caps.qp0_proxy); | |
2057 | kfree(dev->caps.qp1_tunnel); | |
2058 | kfree(dev->caps.qp1_proxy); | |
2059 | } | |
2060 | ||
225c7b1f | 2061 | err_close: |
41929ed2 DB |
2062 | if (mlx4_is_slave(dev)) |
2063 | mlx4_slave_exit(dev); | |
2064 | else | |
2065 | mlx4_CLOSE_HCA(dev, 0); | |
225c7b1f RD |
2066 | |
2067 | err_free_icm: | |
ab9c17a0 JM |
2068 | if (!mlx4_is_slave(dev)) |
2069 | mlx4_free_icms(dev); | |
225c7b1f | 2070 | |
225c7b1f RD |
2071 | return err; |
2072 | } | |
2073 | ||
f2a3f6a3 OG |
2074 | static int mlx4_init_counters_table(struct mlx4_dev *dev) |
2075 | { | |
2076 | struct mlx4_priv *priv = mlx4_priv(dev); | |
2077 | int nent; | |
2078 | ||
2079 | if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_COUNTERS)) | |
2080 | return -ENOENT; | |
2081 | ||
2082 | nent = dev->caps.max_counters; | |
2083 | return mlx4_bitmap_init(&priv->counters_bitmap, nent, nent - 1, 0, 0); | |
2084 | } | |
2085 | ||
2086 | static void mlx4_cleanup_counters_table(struct mlx4_dev *dev) | |
2087 | { | |
2088 | mlx4_bitmap_cleanup(&mlx4_priv(dev)->counters_bitmap); | |
2089 | } | |
2090 | ||
ba062d52 | 2091 | int __mlx4_counter_alloc(struct mlx4_dev *dev, u32 *idx) |
f2a3f6a3 OG |
2092 | { |
2093 | struct mlx4_priv *priv = mlx4_priv(dev); | |
2094 | ||
2095 | if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_COUNTERS)) | |
2096 | return -ENOENT; | |
2097 | ||
2098 | *idx = mlx4_bitmap_alloc(&priv->counters_bitmap); | |
2099 | if (*idx == -1) | |
2100 | return -ENOMEM; | |
2101 | ||
2102 | return 0; | |
2103 | } | |
ba062d52 JM |
2104 | |
2105 | int mlx4_counter_alloc(struct mlx4_dev *dev, u32 *idx) | |
2106 | { | |
2107 | u64 out_param; | |
2108 | int err; | |
2109 | ||
2110 | if (mlx4_is_mfunc(dev)) { | |
2111 | err = mlx4_cmd_imm(dev, 0, &out_param, RES_COUNTER, | |
2112 | RES_OP_RESERVE, MLX4_CMD_ALLOC_RES, | |
2113 | MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED); | |
2114 | if (!err) | |
2115 | *idx = get_param_l(&out_param); | |
2116 | ||
2117 | return err; | |
2118 | } | |
2119 | return __mlx4_counter_alloc(dev, idx); | |
2120 | } | |
f2a3f6a3 OG |
2121 | EXPORT_SYMBOL_GPL(mlx4_counter_alloc); |
2122 | ||
ba062d52 | 2123 | void __mlx4_counter_free(struct mlx4_dev *dev, u32 idx) |
f2a3f6a3 | 2124 | { |
7c6d74d2 | 2125 | mlx4_bitmap_free(&mlx4_priv(dev)->counters_bitmap, idx, MLX4_USE_RR); |
f2a3f6a3 OG |
2126 | return; |
2127 | } | |
ba062d52 JM |
2128 | |
2129 | void mlx4_counter_free(struct mlx4_dev *dev, u32 idx) | |
2130 | { | |
e7dbeba8 | 2131 | u64 in_param = 0; |
ba062d52 JM |
2132 | |
2133 | if (mlx4_is_mfunc(dev)) { | |
2134 | set_param_l(&in_param, idx); | |
2135 | mlx4_cmd(dev, in_param, RES_COUNTER, RES_OP_RESERVE, | |
2136 | MLX4_CMD_FREE_RES, MLX4_CMD_TIME_CLASS_A, | |
2137 | MLX4_CMD_WRAPPED); | |
2138 | return; | |
2139 | } | |
2140 | __mlx4_counter_free(dev, idx); | |
2141 | } | |
f2a3f6a3 OG |
2142 | EXPORT_SYMBOL_GPL(mlx4_counter_free); |
2143 | ||
3d73c288 | 2144 | static int mlx4_setup_hca(struct mlx4_dev *dev) |
225c7b1f RD |
2145 | { |
2146 | struct mlx4_priv *priv = mlx4_priv(dev); | |
2147 | int err; | |
7ff93f8b | 2148 | int port; |
9a5aa622 | 2149 | __be32 ib_port_default_caps; |
225c7b1f | 2150 | |
225c7b1f RD |
2151 | err = mlx4_init_uar_table(dev); |
2152 | if (err) { | |
1a91de28 JP |
2153 | mlx4_err(dev, "Failed to initialize user access region table, aborting\n"); |
2154 | return err; | |
225c7b1f RD |
2155 | } |
2156 | ||
2157 | err = mlx4_uar_alloc(dev, &priv->driver_uar); | |
2158 | if (err) { | |
1a91de28 | 2159 | mlx4_err(dev, "Failed to allocate driver access region, aborting\n"); |
225c7b1f RD |
2160 | goto err_uar_table_free; |
2161 | } | |
2162 | ||
4979d18f | 2163 | priv->kar = ioremap((phys_addr_t) priv->driver_uar.pfn << PAGE_SHIFT, PAGE_SIZE); |
225c7b1f | 2164 | if (!priv->kar) { |
1a91de28 | 2165 | mlx4_err(dev, "Couldn't map kernel access region, aborting\n"); |
225c7b1f RD |
2166 | err = -ENOMEM; |
2167 | goto err_uar_free; | |
2168 | } | |
2169 | ||
2170 | err = mlx4_init_pd_table(dev); | |
2171 | if (err) { | |
1a91de28 | 2172 | mlx4_err(dev, "Failed to initialize protection domain table, aborting\n"); |
225c7b1f RD |
2173 | goto err_kar_unmap; |
2174 | } | |
2175 | ||
012a8ff5 SH |
2176 | err = mlx4_init_xrcd_table(dev); |
2177 | if (err) { | |
1a91de28 | 2178 | mlx4_err(dev, "Failed to initialize reliable connection domain table, aborting\n"); |
012a8ff5 SH |
2179 | goto err_pd_table_free; |
2180 | } | |
2181 | ||
225c7b1f RD |
2182 | err = mlx4_init_mr_table(dev); |
2183 | if (err) { | |
1a91de28 | 2184 | mlx4_err(dev, "Failed to initialize memory region table, aborting\n"); |
012a8ff5 | 2185 | goto err_xrcd_table_free; |
225c7b1f RD |
2186 | } |
2187 | ||
fe6f700d YP |
2188 | if (!mlx4_is_slave(dev)) { |
2189 | err = mlx4_init_mcg_table(dev); | |
2190 | if (err) { | |
1a91de28 | 2191 | mlx4_err(dev, "Failed to initialize multicast group table, aborting\n"); |
fe6f700d YP |
2192 | goto err_mr_table_free; |
2193 | } | |
114840c3 JM |
2194 | err = mlx4_config_mad_demux(dev); |
2195 | if (err) { | |
2196 | mlx4_err(dev, "Failed in config_mad_demux, aborting\n"); | |
2197 | goto err_mcg_table_free; | |
2198 | } | |
fe6f700d YP |
2199 | } |
2200 | ||
225c7b1f RD |
2201 | err = mlx4_init_eq_table(dev); |
2202 | if (err) { | |
1a91de28 | 2203 | mlx4_err(dev, "Failed to initialize event queue table, aborting\n"); |
fe6f700d | 2204 | goto err_mcg_table_free; |
225c7b1f RD |
2205 | } |
2206 | ||
2207 | err = mlx4_cmd_use_events(dev); | |
2208 | if (err) { | |
1a91de28 | 2209 | mlx4_err(dev, "Failed to switch to event-driven firmware commands, aborting\n"); |
225c7b1f RD |
2210 | goto err_eq_table_free; |
2211 | } | |
2212 | ||
2213 | err = mlx4_NOP(dev); | |
2214 | if (err) { | |
08fb1055 | 2215 | if (dev->flags & MLX4_FLAG_MSI_X) { |
1a91de28 | 2216 | mlx4_warn(dev, "NOP command failed to generate MSI-X interrupt IRQ %d)\n", |
b8dd786f | 2217 | priv->eq_table.eq[dev->caps.num_comp_vectors].irq); |
1a91de28 | 2218 | mlx4_warn(dev, "Trying again without MSI-X\n"); |
08fb1055 | 2219 | } else { |
1a91de28 | 2220 | mlx4_err(dev, "NOP command failed to generate interrupt (IRQ %d), aborting\n", |
b8dd786f | 2221 | priv->eq_table.eq[dev->caps.num_comp_vectors].irq); |
225c7b1f | 2222 | mlx4_err(dev, "BIOS or ACPI interrupt routing problem?\n"); |
08fb1055 | 2223 | } |
225c7b1f RD |
2224 | |
2225 | goto err_cmd_poll; | |
2226 | } | |
2227 | ||
2228 | mlx4_dbg(dev, "NOP command IRQ test passed\n"); | |
2229 | ||
2230 | err = mlx4_init_cq_table(dev); | |
2231 | if (err) { | |
1a91de28 | 2232 | mlx4_err(dev, "Failed to initialize completion queue table, aborting\n"); |
225c7b1f RD |
2233 | goto err_cmd_poll; |
2234 | } | |
2235 | ||
2236 | err = mlx4_init_srq_table(dev); | |
2237 | if (err) { | |
1a91de28 | 2238 | mlx4_err(dev, "Failed to initialize shared receive queue table, aborting\n"); |
225c7b1f RD |
2239 | goto err_cq_table_free; |
2240 | } | |
2241 | ||
2242 | err = mlx4_init_qp_table(dev); | |
2243 | if (err) { | |
1a91de28 | 2244 | mlx4_err(dev, "Failed to initialize queue pair table, aborting\n"); |
225c7b1f RD |
2245 | goto err_srq_table_free; |
2246 | } | |
2247 | ||
f2a3f6a3 OG |
2248 | err = mlx4_init_counters_table(dev); |
2249 | if (err && err != -ENOENT) { | |
1a91de28 | 2250 | mlx4_err(dev, "Failed to initialize counters table, aborting\n"); |
fe6f700d | 2251 | goto err_qp_table_free; |
f2a3f6a3 OG |
2252 | } |
2253 | ||
ab9c17a0 JM |
2254 | if (!mlx4_is_slave(dev)) { |
2255 | for (port = 1; port <= dev->caps.num_ports; port++) { | |
ab9c17a0 JM |
2256 | ib_port_default_caps = 0; |
2257 | err = mlx4_get_port_ib_caps(dev, port, | |
2258 | &ib_port_default_caps); | |
2259 | if (err) | |
1a91de28 JP |
2260 | mlx4_warn(dev, "failed to get port %d default ib capabilities (%d). Continuing with caps = 0\n", |
2261 | port, err); | |
ab9c17a0 JM |
2262 | dev->caps.ib_port_def_cap[port] = ib_port_default_caps; |
2263 | ||
2aca1172 JM |
2264 | /* initialize per-slave default ib port capabilities */ |
2265 | if (mlx4_is_master(dev)) { | |
2266 | int i; | |
2267 | for (i = 0; i < dev->num_slaves; i++) { | |
2268 | if (i == mlx4_master_func_num(dev)) | |
2269 | continue; | |
2270 | priv->mfunc.master.slave_state[i].ib_cap_mask[port] = | |
1a91de28 | 2271 | ib_port_default_caps; |
2aca1172 JM |
2272 | } |
2273 | } | |
2274 | ||
096335b3 OG |
2275 | if (mlx4_is_mfunc(dev)) |
2276 | dev->caps.port_ib_mtu[port] = IB_MTU_2048; | |
2277 | else | |
2278 | dev->caps.port_ib_mtu[port] = IB_MTU_4096; | |
97285b78 | 2279 | |
6634961c JM |
2280 | err = mlx4_SET_PORT(dev, port, mlx4_is_master(dev) ? |
2281 | dev->caps.pkey_table_len[port] : -1); | |
ab9c17a0 JM |
2282 | if (err) { |
2283 | mlx4_err(dev, "Failed to set port %d, aborting\n", | |
1a91de28 | 2284 | port); |
ab9c17a0 JM |
2285 | goto err_counters_table_free; |
2286 | } | |
7ff93f8b YP |
2287 | } |
2288 | } | |
2289 | ||
225c7b1f RD |
2290 | return 0; |
2291 | ||
f2a3f6a3 OG |
2292 | err_counters_table_free: |
2293 | mlx4_cleanup_counters_table(dev); | |
2294 | ||
225c7b1f RD |
2295 | err_qp_table_free: |
2296 | mlx4_cleanup_qp_table(dev); | |
2297 | ||
2298 | err_srq_table_free: | |
2299 | mlx4_cleanup_srq_table(dev); | |
2300 | ||
2301 | err_cq_table_free: | |
2302 | mlx4_cleanup_cq_table(dev); | |
2303 | ||
2304 | err_cmd_poll: | |
2305 | mlx4_cmd_use_polling(dev); | |
2306 | ||
2307 | err_eq_table_free: | |
2308 | mlx4_cleanup_eq_table(dev); | |
2309 | ||
fe6f700d YP |
2310 | err_mcg_table_free: |
2311 | if (!mlx4_is_slave(dev)) | |
2312 | mlx4_cleanup_mcg_table(dev); | |
2313 | ||
ee49bd93 | 2314 | err_mr_table_free: |
225c7b1f RD |
2315 | mlx4_cleanup_mr_table(dev); |
2316 | ||
012a8ff5 SH |
2317 | err_xrcd_table_free: |
2318 | mlx4_cleanup_xrcd_table(dev); | |
2319 | ||
225c7b1f RD |
2320 | err_pd_table_free: |
2321 | mlx4_cleanup_pd_table(dev); | |
2322 | ||
2323 | err_kar_unmap: | |
2324 | iounmap(priv->kar); | |
2325 | ||
2326 | err_uar_free: | |
2327 | mlx4_uar_free(dev, &priv->driver_uar); | |
2328 | ||
2329 | err_uar_table_free: | |
2330 | mlx4_cleanup_uar_table(dev); | |
2331 | return err; | |
2332 | } | |
2333 | ||
e8f9b2ed | 2334 | static void mlx4_enable_msi_x(struct mlx4_dev *dev) |
225c7b1f RD |
2335 | { |
2336 | struct mlx4_priv *priv = mlx4_priv(dev); | |
b8dd786f | 2337 | struct msix_entry *entries; |
225c7b1f RD |
2338 | int i; |
2339 | ||
2340 | if (msi_x) { | |
7ae0e400 MB |
2341 | int nreq = dev->caps.num_ports * num_online_cpus() + MSIX_LEGACY_SZ; |
2342 | ||
ca4c7b35 OG |
2343 | nreq = min_t(int, dev->caps.num_eqs - dev->caps.reserved_eqs, |
2344 | nreq); | |
ab9c17a0 | 2345 | |
b8dd786f YP |
2346 | entries = kcalloc(nreq, sizeof *entries, GFP_KERNEL); |
2347 | if (!entries) | |
2348 | goto no_msi; | |
2349 | ||
2350 | for (i = 0; i < nreq; ++i) | |
225c7b1f RD |
2351 | entries[i].entry = i; |
2352 | ||
872bf2fb YH |
2353 | nreq = pci_enable_msix_range(dev->persist->pdev, entries, 2, |
2354 | nreq); | |
66e2f9c1 AG |
2355 | |
2356 | if (nreq < 0) { | |
5bf0da7d | 2357 | kfree(entries); |
225c7b1f | 2358 | goto no_msi; |
66e2f9c1 | 2359 | } else if (nreq < MSIX_LEGACY_SZ + |
1a91de28 | 2360 | dev->caps.num_ports * MIN_MSIX_P_PORT) { |
0b7ca5a9 YP |
2361 | /*Working in legacy mode , all EQ's shared*/ |
2362 | dev->caps.comp_pool = 0; | |
2363 | dev->caps.num_comp_vectors = nreq - 1; | |
2364 | } else { | |
2365 | dev->caps.comp_pool = nreq - MSIX_LEGACY_SZ; | |
2366 | dev->caps.num_comp_vectors = MSIX_LEGACY_SZ - 1; | |
2367 | } | |
b8dd786f | 2368 | for (i = 0; i < nreq; ++i) |
225c7b1f RD |
2369 | priv->eq_table.eq[i].irq = entries[i].vector; |
2370 | ||
2371 | dev->flags |= MLX4_FLAG_MSI_X; | |
b8dd786f YP |
2372 | |
2373 | kfree(entries); | |
225c7b1f RD |
2374 | return; |
2375 | } | |
2376 | ||
2377 | no_msi: | |
b8dd786f | 2378 | dev->caps.num_comp_vectors = 1; |
0b7ca5a9 | 2379 | dev->caps.comp_pool = 0; |
b8dd786f YP |
2380 | |
2381 | for (i = 0; i < 2; ++i) | |
872bf2fb | 2382 | priv->eq_table.eq[i].irq = dev->persist->pdev->irq; |
225c7b1f RD |
2383 | } |
2384 | ||
7ff93f8b | 2385 | static int mlx4_init_port_info(struct mlx4_dev *dev, int port) |
2a2336f8 YP |
2386 | { |
2387 | struct mlx4_port_info *info = &mlx4_priv(dev)->port[port]; | |
7ff93f8b | 2388 | int err = 0; |
2a2336f8 YP |
2389 | |
2390 | info->dev = dev; | |
2391 | info->port = port; | |
ab9c17a0 | 2392 | if (!mlx4_is_slave(dev)) { |
ab9c17a0 JM |
2393 | mlx4_init_mac_table(dev, &info->mac_table); |
2394 | mlx4_init_vlan_table(dev, &info->vlan_table); | |
111c6094 | 2395 | mlx4_init_roce_gid_table(dev, &info->gid_table); |
16a10ffd | 2396 | info->base_qpn = mlx4_get_base_qpn(dev, port); |
ab9c17a0 | 2397 | } |
7ff93f8b YP |
2398 | |
2399 | sprintf(info->dev_name, "mlx4_port%d", port); | |
2400 | info->port_attr.attr.name = info->dev_name; | |
ab9c17a0 JM |
2401 | if (mlx4_is_mfunc(dev)) |
2402 | info->port_attr.attr.mode = S_IRUGO; | |
2403 | else { | |
2404 | info->port_attr.attr.mode = S_IRUGO | S_IWUSR; | |
2405 | info->port_attr.store = set_port_type; | |
2406 | } | |
7ff93f8b | 2407 | info->port_attr.show = show_port_type; |
3691c964 | 2408 | sysfs_attr_init(&info->port_attr.attr); |
7ff93f8b | 2409 | |
872bf2fb | 2410 | err = device_create_file(&dev->persist->pdev->dev, &info->port_attr); |
7ff93f8b YP |
2411 | if (err) { |
2412 | mlx4_err(dev, "Failed to create file for port %d\n", port); | |
2413 | info->port = -1; | |
2414 | } | |
2415 | ||
096335b3 OG |
2416 | sprintf(info->dev_mtu_name, "mlx4_port%d_mtu", port); |
2417 | info->port_mtu_attr.attr.name = info->dev_mtu_name; | |
2418 | if (mlx4_is_mfunc(dev)) | |
2419 | info->port_mtu_attr.attr.mode = S_IRUGO; | |
2420 | else { | |
2421 | info->port_mtu_attr.attr.mode = S_IRUGO | S_IWUSR; | |
2422 | info->port_mtu_attr.store = set_port_ib_mtu; | |
2423 | } | |
2424 | info->port_mtu_attr.show = show_port_ib_mtu; | |
2425 | sysfs_attr_init(&info->port_mtu_attr.attr); | |
2426 | ||
872bf2fb YH |
2427 | err = device_create_file(&dev->persist->pdev->dev, |
2428 | &info->port_mtu_attr); | |
096335b3 OG |
2429 | if (err) { |
2430 | mlx4_err(dev, "Failed to create mtu file for port %d\n", port); | |
872bf2fb YH |
2431 | device_remove_file(&info->dev->persist->pdev->dev, |
2432 | &info->port_attr); | |
096335b3 OG |
2433 | info->port = -1; |
2434 | } | |
2435 | ||
7ff93f8b YP |
2436 | return err; |
2437 | } | |
2438 | ||
2439 | static void mlx4_cleanup_port_info(struct mlx4_port_info *info) | |
2440 | { | |
2441 | if (info->port < 0) | |
2442 | return; | |
2443 | ||
872bf2fb YH |
2444 | device_remove_file(&info->dev->persist->pdev->dev, &info->port_attr); |
2445 | device_remove_file(&info->dev->persist->pdev->dev, | |
2446 | &info->port_mtu_attr); | |
2a2336f8 YP |
2447 | } |
2448 | ||
b12d93d6 YP |
2449 | static int mlx4_init_steering(struct mlx4_dev *dev) |
2450 | { | |
2451 | struct mlx4_priv *priv = mlx4_priv(dev); | |
2452 | int num_entries = dev->caps.num_ports; | |
2453 | int i, j; | |
2454 | ||
2455 | priv->steer = kzalloc(sizeof(struct mlx4_steer) * num_entries, GFP_KERNEL); | |
2456 | if (!priv->steer) | |
2457 | return -ENOMEM; | |
2458 | ||
45b51365 | 2459 | for (i = 0; i < num_entries; i++) |
b12d93d6 YP |
2460 | for (j = 0; j < MLX4_NUM_STEERS; j++) { |
2461 | INIT_LIST_HEAD(&priv->steer[i].promisc_qps[j]); | |
2462 | INIT_LIST_HEAD(&priv->steer[i].steer_entries[j]); | |
2463 | } | |
b12d93d6 YP |
2464 | return 0; |
2465 | } | |
2466 | ||
2467 | static void mlx4_clear_steering(struct mlx4_dev *dev) | |
2468 | { | |
2469 | struct mlx4_priv *priv = mlx4_priv(dev); | |
2470 | struct mlx4_steer_index *entry, *tmp_entry; | |
2471 | struct mlx4_promisc_qp *pqp, *tmp_pqp; | |
2472 | int num_entries = dev->caps.num_ports; | |
2473 | int i, j; | |
2474 | ||
2475 | for (i = 0; i < num_entries; i++) { | |
2476 | for (j = 0; j < MLX4_NUM_STEERS; j++) { | |
2477 | list_for_each_entry_safe(pqp, tmp_pqp, | |
2478 | &priv->steer[i].promisc_qps[j], | |
2479 | list) { | |
2480 | list_del(&pqp->list); | |
2481 | kfree(pqp); | |
2482 | } | |
2483 | list_for_each_entry_safe(entry, tmp_entry, | |
2484 | &priv->steer[i].steer_entries[j], | |
2485 | list) { | |
2486 | list_del(&entry->list); | |
2487 | list_for_each_entry_safe(pqp, tmp_pqp, | |
2488 | &entry->duplicates, | |
2489 | list) { | |
2490 | list_del(&pqp->list); | |
2491 | kfree(pqp); | |
2492 | } | |
2493 | kfree(entry); | |
2494 | } | |
2495 | } | |
2496 | } | |
2497 | kfree(priv->steer); | |
2498 | } | |
2499 | ||
ab9c17a0 JM |
2500 | static int extended_func_num(struct pci_dev *pdev) |
2501 | { | |
2502 | return PCI_SLOT(pdev->devfn) * 8 + PCI_FUNC(pdev->devfn); | |
2503 | } | |
2504 | ||
2505 | #define MLX4_OWNER_BASE 0x8069c | |
2506 | #define MLX4_OWNER_SIZE 4 | |
2507 | ||
2508 | static int mlx4_get_ownership(struct mlx4_dev *dev) | |
2509 | { | |
2510 | void __iomem *owner; | |
2511 | u32 ret; | |
2512 | ||
872bf2fb | 2513 | if (pci_channel_offline(dev->persist->pdev)) |
57dbf29a KSS |
2514 | return -EIO; |
2515 | ||
872bf2fb YH |
2516 | owner = ioremap(pci_resource_start(dev->persist->pdev, 0) + |
2517 | MLX4_OWNER_BASE, | |
ab9c17a0 JM |
2518 | MLX4_OWNER_SIZE); |
2519 | if (!owner) { | |
2520 | mlx4_err(dev, "Failed to obtain ownership bit\n"); | |
2521 | return -ENOMEM; | |
2522 | } | |
2523 | ||
2524 | ret = readl(owner); | |
2525 | iounmap(owner); | |
2526 | return (int) !!ret; | |
2527 | } | |
2528 | ||
2529 | static void mlx4_free_ownership(struct mlx4_dev *dev) | |
2530 | { | |
2531 | void __iomem *owner; | |
2532 | ||
872bf2fb | 2533 | if (pci_channel_offline(dev->persist->pdev)) |
57dbf29a KSS |
2534 | return; |
2535 | ||
872bf2fb YH |
2536 | owner = ioremap(pci_resource_start(dev->persist->pdev, 0) + |
2537 | MLX4_OWNER_BASE, | |
ab9c17a0 JM |
2538 | MLX4_OWNER_SIZE); |
2539 | if (!owner) { | |
2540 | mlx4_err(dev, "Failed to obtain ownership bit\n"); | |
2541 | return; | |
2542 | } | |
2543 | writel(0, owner); | |
2544 | msleep(1000); | |
2545 | iounmap(owner); | |
2546 | } | |
2547 | ||
a0eacca9 MB |
2548 | #define SRIOV_VALID_STATE(flags) (!!((flags) & MLX4_FLAG_SRIOV) ==\ |
2549 | !!((flags) & MLX4_FLAG_MASTER)) | |
2550 | ||
2551 | static u64 mlx4_enable_sriov(struct mlx4_dev *dev, struct pci_dev *pdev, | |
55ad3592 | 2552 | u8 total_vfs, int existing_vfs, int reset_flow) |
a0eacca9 MB |
2553 | { |
2554 | u64 dev_flags = dev->flags; | |
da315679 | 2555 | int err = 0; |
a0eacca9 | 2556 | |
55ad3592 YH |
2557 | if (reset_flow) { |
2558 | dev->dev_vfs = kcalloc(total_vfs, sizeof(*dev->dev_vfs), | |
2559 | GFP_KERNEL); | |
2560 | if (!dev->dev_vfs) | |
2561 | goto free_mem; | |
2562 | return dev_flags; | |
2563 | } | |
2564 | ||
da315679 MB |
2565 | atomic_inc(&pf_loading); |
2566 | if (dev->flags & MLX4_FLAG_SRIOV) { | |
2567 | if (existing_vfs != total_vfs) { | |
2568 | mlx4_err(dev, "SR-IOV was already enabled, but with num_vfs (%d) different than requested (%d)\n", | |
2569 | existing_vfs, total_vfs); | |
2570 | total_vfs = existing_vfs; | |
2571 | } | |
2572 | } | |
2573 | ||
2574 | dev->dev_vfs = kzalloc(total_vfs * sizeof(*dev->dev_vfs), GFP_KERNEL); | |
a0eacca9 MB |
2575 | if (NULL == dev->dev_vfs) { |
2576 | mlx4_err(dev, "Failed to allocate memory for VFs\n"); | |
2577 | goto disable_sriov; | |
da315679 MB |
2578 | } |
2579 | ||
2580 | if (!(dev->flags & MLX4_FLAG_SRIOV)) { | |
2581 | mlx4_warn(dev, "Enabling SR-IOV with %d VFs\n", total_vfs); | |
2582 | err = pci_enable_sriov(pdev, total_vfs); | |
2583 | } | |
2584 | if (err) { | |
2585 | mlx4_err(dev, "Failed to enable SR-IOV, continuing without SR-IOV (err = %d)\n", | |
2586 | err); | |
2587 | goto disable_sriov; | |
2588 | } else { | |
2589 | mlx4_warn(dev, "Running in master mode\n"); | |
2590 | dev_flags |= MLX4_FLAG_SRIOV | | |
2591 | MLX4_FLAG_MASTER; | |
2592 | dev_flags &= ~MLX4_FLAG_SLAVE; | |
872bf2fb | 2593 | dev->persist->num_vfs = total_vfs; |
a0eacca9 MB |
2594 | } |
2595 | return dev_flags; | |
2596 | ||
2597 | disable_sriov: | |
da315679 | 2598 | atomic_dec(&pf_loading); |
55ad3592 | 2599 | free_mem: |
872bf2fb | 2600 | dev->persist->num_vfs = 0; |
a0eacca9 MB |
2601 | kfree(dev->dev_vfs); |
2602 | return dev_flags & ~MLX4_FLAG_MASTER; | |
2603 | } | |
2604 | ||
de966c59 MB |
2605 | enum { |
2606 | MLX4_DEV_CAP_CHECK_NUM_VFS_ABOVE_64 = -1, | |
2607 | }; | |
2608 | ||
2609 | static int mlx4_check_dev_cap(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap, | |
2610 | int *nvfs) | |
2611 | { | |
2612 | int requested_vfs = nvfs[0] + nvfs[1] + nvfs[2]; | |
2613 | /* Checking for 64 VFs as a limitation of CX2 */ | |
2614 | if (!(dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_80_VFS) && | |
2615 | requested_vfs >= 64) { | |
2616 | mlx4_err(dev, "Requested %d VFs, but FW does not support more than 64\n", | |
2617 | requested_vfs); | |
2618 | return MLX4_DEV_CAP_CHECK_NUM_VFS_ABOVE_64; | |
2619 | } | |
2620 | return 0; | |
2621 | } | |
2622 | ||
e1c00e10 | 2623 | static int mlx4_load_one(struct pci_dev *pdev, int pci_dev_data, |
55ad3592 YH |
2624 | int total_vfs, int *nvfs, struct mlx4_priv *priv, |
2625 | int reset_flow) | |
225c7b1f | 2626 | { |
225c7b1f | 2627 | struct mlx4_dev *dev; |
e1c00e10 | 2628 | unsigned sum = 0; |
225c7b1f | 2629 | int err; |
2a2336f8 | 2630 | int port; |
e1c00e10 | 2631 | int i; |
7ae0e400 | 2632 | struct mlx4_dev_cap *dev_cap = NULL; |
bbb07af4 | 2633 | int existing_vfs = 0; |
225c7b1f | 2634 | |
e1c00e10 | 2635 | dev = &priv->dev; |
225c7b1f | 2636 | |
b581401e RD |
2637 | INIT_LIST_HEAD(&priv->ctx_list); |
2638 | spin_lock_init(&priv->ctx_lock); | |
225c7b1f | 2639 | |
7ff93f8b YP |
2640 | mutex_init(&priv->port_mutex); |
2641 | ||
6296883c YP |
2642 | INIT_LIST_HEAD(&priv->pgdir_list); |
2643 | mutex_init(&priv->pgdir_mutex); | |
2644 | ||
c1b43dca EC |
2645 | INIT_LIST_HEAD(&priv->bf_list); |
2646 | mutex_init(&priv->bf_mutex); | |
2647 | ||
aca7a3ac | 2648 | dev->rev_id = pdev->revision; |
6e7136ed | 2649 | dev->numa_node = dev_to_node(&pdev->dev); |
e1c00e10 | 2650 | |
ab9c17a0 | 2651 | /* Detect if this device is a virtual function */ |
839f1243 | 2652 | if (pci_dev_data & MLX4_PCI_DEV_IS_VF) { |
ab9c17a0 JM |
2653 | mlx4_warn(dev, "Detected virtual function - running in slave mode\n"); |
2654 | dev->flags |= MLX4_FLAG_SLAVE; | |
2655 | } else { | |
2656 | /* We reset the device and enable SRIOV only for physical | |
2657 | * devices. Try to claim ownership on the device; | |
2658 | * if already taken, skip -- do not allow multiple PFs */ | |
2659 | err = mlx4_get_ownership(dev); | |
2660 | if (err) { | |
2661 | if (err < 0) | |
e1c00e10 | 2662 | return err; |
ab9c17a0 | 2663 | else { |
1a91de28 | 2664 | mlx4_warn(dev, "Multiple PFs not yet supported - Skipping PF\n"); |
e1c00e10 | 2665 | return -EINVAL; |
ab9c17a0 JM |
2666 | } |
2667 | } | |
aca7a3ac | 2668 | |
fe6f700d YP |
2669 | atomic_set(&priv->opreq_count, 0); |
2670 | INIT_WORK(&priv->opreq_task, mlx4_opreq_action); | |
2671 | ||
ab9c17a0 JM |
2672 | /* |
2673 | * Now reset the HCA before we touch the PCI capabilities or | |
2674 | * attempt a firmware command, since a boot ROM may have left | |
2675 | * the HCA in an undefined state. | |
2676 | */ | |
2677 | err = mlx4_reset(dev); | |
2678 | if (err) { | |
1a91de28 | 2679 | mlx4_err(dev, "Failed to reset HCA, aborting\n"); |
e1c00e10 | 2680 | goto err_sriov; |
ab9c17a0 | 2681 | } |
7ae0e400 MB |
2682 | |
2683 | if (total_vfs) { | |
7ae0e400 | 2684 | dev->flags = MLX4_FLAG_MASTER; |
da315679 MB |
2685 | existing_vfs = pci_num_vf(pdev); |
2686 | if (existing_vfs) | |
2687 | dev->flags |= MLX4_FLAG_SRIOV; | |
872bf2fb | 2688 | dev->persist->num_vfs = total_vfs; |
7ae0e400 | 2689 | } |
225c7b1f RD |
2690 | } |
2691 | ||
f6bc11e4 YH |
2692 | /* on load remove any previous indication of internal error, |
2693 | * device is up. | |
2694 | */ | |
2695 | dev->persist->state = MLX4_DEVICE_STATE_UP; | |
2696 | ||
ab9c17a0 | 2697 | slave_start: |
521130d1 EE |
2698 | err = mlx4_cmd_init(dev); |
2699 | if (err) { | |
1a91de28 | 2700 | mlx4_err(dev, "Failed to init command interface, aborting\n"); |
ab9c17a0 JM |
2701 | goto err_sriov; |
2702 | } | |
2703 | ||
2704 | /* In slave functions, the communication channel must be initialized | |
2705 | * before posting commands. Also, init num_slaves before calling | |
2706 | * mlx4_init_hca */ | |
2707 | if (mlx4_is_mfunc(dev)) { | |
7ae0e400 | 2708 | if (mlx4_is_master(dev)) { |
ab9c17a0 | 2709 | dev->num_slaves = MLX4_MAX_NUM_SLAVES; |
7ae0e400 MB |
2710 | |
2711 | } else { | |
ab9c17a0 | 2712 | dev->num_slaves = 0; |
f356fcbe JM |
2713 | err = mlx4_multi_func_init(dev); |
2714 | if (err) { | |
1a91de28 | 2715 | mlx4_err(dev, "Failed to init slave mfunc interface, aborting\n"); |
ab9c17a0 JM |
2716 | goto err_cmd; |
2717 | } | |
2718 | } | |
225c7b1f RD |
2719 | } |
2720 | ||
a0eacca9 MB |
2721 | err = mlx4_init_fw(dev); |
2722 | if (err) { | |
2723 | mlx4_err(dev, "Failed to init fw, aborting.\n"); | |
2724 | goto err_mfunc; | |
2725 | } | |
2726 | ||
7ae0e400 | 2727 | if (mlx4_is_master(dev)) { |
da315679 | 2728 | /* when we hit the goto slave_start below, dev_cap already initialized */ |
7ae0e400 MB |
2729 | if (!dev_cap) { |
2730 | dev_cap = kzalloc(sizeof(*dev_cap), GFP_KERNEL); | |
2731 | ||
2732 | if (!dev_cap) { | |
2733 | err = -ENOMEM; | |
2734 | goto err_fw; | |
2735 | } | |
2736 | ||
2737 | err = mlx4_QUERY_DEV_CAP(dev, dev_cap); | |
2738 | if (err) { | |
2739 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n"); | |
2740 | goto err_fw; | |
2741 | } | |
2742 | ||
de966c59 MB |
2743 | if (mlx4_check_dev_cap(dev, dev_cap, nvfs)) |
2744 | goto err_fw; | |
2745 | ||
7ae0e400 | 2746 | if (!(dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_SYS_EQS)) { |
55ad3592 YH |
2747 | u64 dev_flags = mlx4_enable_sriov(dev, pdev, |
2748 | total_vfs, | |
2749 | existing_vfs, | |
2750 | reset_flow); | |
7ae0e400 MB |
2751 | |
2752 | mlx4_cmd_cleanup(dev, MLX4_CMD_CLEANUP_ALL); | |
2753 | dev->flags = dev_flags; | |
2754 | if (!SRIOV_VALID_STATE(dev->flags)) { | |
2755 | mlx4_err(dev, "Invalid SRIOV state\n"); | |
2756 | goto err_sriov; | |
2757 | } | |
2758 | err = mlx4_reset(dev); | |
2759 | if (err) { | |
2760 | mlx4_err(dev, "Failed to reset HCA, aborting.\n"); | |
2761 | goto err_sriov; | |
2762 | } | |
2763 | goto slave_start; | |
2764 | } | |
2765 | } else { | |
2766 | /* Legacy mode FW requires SRIOV to be enabled before | |
2767 | * doing QUERY_DEV_CAP, since max_eq's value is different if | |
2768 | * SRIOV is enabled. | |
2769 | */ | |
2770 | memset(dev_cap, 0, sizeof(*dev_cap)); | |
2771 | err = mlx4_QUERY_DEV_CAP(dev, dev_cap); | |
2772 | if (err) { | |
2773 | mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n"); | |
2774 | goto err_fw; | |
2775 | } | |
de966c59 MB |
2776 | |
2777 | if (mlx4_check_dev_cap(dev, dev_cap, nvfs)) | |
2778 | goto err_fw; | |
7ae0e400 MB |
2779 | } |
2780 | } | |
2781 | ||
225c7b1f | 2782 | err = mlx4_init_hca(dev); |
ab9c17a0 JM |
2783 | if (err) { |
2784 | if (err == -EACCES) { | |
2785 | /* Not primary Physical function | |
2786 | * Running in slave mode */ | |
ffc39f6d | 2787 | mlx4_cmd_cleanup(dev, MLX4_CMD_CLEANUP_ALL); |
a0eacca9 MB |
2788 | /* We're not a PF */ |
2789 | if (dev->flags & MLX4_FLAG_SRIOV) { | |
2790 | if (!existing_vfs) | |
2791 | pci_disable_sriov(pdev); | |
55ad3592 | 2792 | if (mlx4_is_master(dev) && !reset_flow) |
a0eacca9 MB |
2793 | atomic_dec(&pf_loading); |
2794 | dev->flags &= ~MLX4_FLAG_SRIOV; | |
2795 | } | |
2796 | if (!mlx4_is_slave(dev)) | |
2797 | mlx4_free_ownership(dev); | |
ab9c17a0 JM |
2798 | dev->flags |= MLX4_FLAG_SLAVE; |
2799 | dev->flags &= ~MLX4_FLAG_MASTER; | |
2800 | goto slave_start; | |
2801 | } else | |
a0eacca9 | 2802 | goto err_fw; |
ab9c17a0 JM |
2803 | } |
2804 | ||
7ae0e400 | 2805 | if (mlx4_is_master(dev) && (dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_SYS_EQS)) { |
55ad3592 YH |
2806 | u64 dev_flags = mlx4_enable_sriov(dev, pdev, total_vfs, |
2807 | existing_vfs, reset_flow); | |
7ae0e400 MB |
2808 | |
2809 | if ((dev->flags ^ dev_flags) & (MLX4_FLAG_MASTER | MLX4_FLAG_SLAVE)) { | |
2810 | mlx4_cmd_cleanup(dev, MLX4_CMD_CLEANUP_VHCR); | |
2811 | dev->flags = dev_flags; | |
2812 | err = mlx4_cmd_init(dev); | |
2813 | if (err) { | |
2814 | /* Only VHCR is cleaned up, so could still | |
2815 | * send FW commands | |
2816 | */ | |
2817 | mlx4_err(dev, "Failed to init VHCR command interface, aborting\n"); | |
2818 | goto err_close; | |
2819 | } | |
2820 | } else { | |
2821 | dev->flags = dev_flags; | |
2822 | } | |
2823 | ||
2824 | if (!SRIOV_VALID_STATE(dev->flags)) { | |
2825 | mlx4_err(dev, "Invalid SRIOV state\n"); | |
2826 | goto err_close; | |
2827 | } | |
2828 | } | |
2829 | ||
b912b2f8 EP |
2830 | /* check if the device is functioning at its maximum possible speed. |
2831 | * No return code for this call, just warn the user in case of PCI | |
2832 | * express device capabilities are under-satisfied by the bus. | |
2833 | */ | |
83d3459a EP |
2834 | if (!mlx4_is_slave(dev)) |
2835 | mlx4_check_pcie_caps(dev); | |
b912b2f8 | 2836 | |
ab9c17a0 JM |
2837 | /* In master functions, the communication channel must be initialized |
2838 | * after obtaining its address from fw */ | |
2839 | if (mlx4_is_master(dev)) { | |
e1c00e10 MD |
2840 | int ib_ports = 0; |
2841 | ||
2842 | mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_IB) | |
2843 | ib_ports++; | |
2844 | ||
2845 | if (ib_ports && | |
2846 | (num_vfs_argc > 1 || probe_vfs_argc > 1)) { | |
2847 | mlx4_err(dev, | |
2848 | "Invalid syntax of num_vfs/probe_vfs with IB port - single port VFs syntax is only supported when all ports are configured as ethernet\n"); | |
2849 | err = -EINVAL; | |
2850 | goto err_close; | |
2851 | } | |
2852 | if (dev->caps.num_ports < 2 && | |
2853 | num_vfs_argc > 1) { | |
2854 | err = -EINVAL; | |
2855 | mlx4_err(dev, | |
2856 | "Error: Trying to configure VFs on port 2, but HCA has only %d physical ports\n", | |
2857 | dev->caps.num_ports); | |
ab9c17a0 JM |
2858 | goto err_close; |
2859 | } | |
872bf2fb | 2860 | memcpy(dev->persist->nvfs, nvfs, sizeof(dev->persist->nvfs)); |
dd41cc3b | 2861 | |
872bf2fb YH |
2862 | for (i = 0; |
2863 | i < sizeof(dev->persist->nvfs)/ | |
2864 | sizeof(dev->persist->nvfs[0]); i++) { | |
e1c00e10 MD |
2865 | unsigned j; |
2866 | ||
872bf2fb | 2867 | for (j = 0; j < dev->persist->nvfs[i]; ++sum, ++j) { |
e1c00e10 MD |
2868 | dev->dev_vfs[sum].min_port = i < 2 ? i + 1 : 1; |
2869 | dev->dev_vfs[sum].n_ports = i < 2 ? 1 : | |
2870 | dev->caps.num_ports; | |
1ab95d37 MB |
2871 | } |
2872 | } | |
e1c00e10 MD |
2873 | |
2874 | /* In master functions, the communication channel | |
2875 | * must be initialized after obtaining its address from fw | |
2876 | */ | |
2877 | err = mlx4_multi_func_init(dev); | |
2878 | if (err) { | |
2879 | mlx4_err(dev, "Failed to init master mfunc interface, aborting.\n"); | |
2880 | goto err_close; | |
2881 | } | |
ab9c17a0 | 2882 | } |
225c7b1f | 2883 | |
b8dd786f YP |
2884 | err = mlx4_alloc_eq_table(dev); |
2885 | if (err) | |
ab9c17a0 | 2886 | goto err_master_mfunc; |
b8dd786f | 2887 | |
0b7ca5a9 | 2888 | priv->msix_ctl.pool_bm = 0; |
730c41d5 | 2889 | mutex_init(&priv->msix_ctl.pool_lock); |
0b7ca5a9 | 2890 | |
08fb1055 | 2891 | mlx4_enable_msi_x(dev); |
ab9c17a0 JM |
2892 | if ((mlx4_is_mfunc(dev)) && |
2893 | !(dev->flags & MLX4_FLAG_MSI_X)) { | |
f356fcbe | 2894 | err = -ENOSYS; |
1a91de28 | 2895 | mlx4_err(dev, "INTx is not supported in multi-function mode, aborting\n"); |
b12d93d6 | 2896 | goto err_free_eq; |
ab9c17a0 JM |
2897 | } |
2898 | ||
2899 | if (!mlx4_is_slave(dev)) { | |
2900 | err = mlx4_init_steering(dev); | |
2901 | if (err) | |
e1c00e10 | 2902 | goto err_disable_msix; |
ab9c17a0 | 2903 | } |
b12d93d6 | 2904 | |
225c7b1f | 2905 | err = mlx4_setup_hca(dev); |
ab9c17a0 JM |
2906 | if (err == -EBUSY && (dev->flags & MLX4_FLAG_MSI_X) && |
2907 | !mlx4_is_mfunc(dev)) { | |
08fb1055 | 2908 | dev->flags &= ~MLX4_FLAG_MSI_X; |
9858d2d1 YP |
2909 | dev->caps.num_comp_vectors = 1; |
2910 | dev->caps.comp_pool = 0; | |
08fb1055 MT |
2911 | pci_disable_msix(pdev); |
2912 | err = mlx4_setup_hca(dev); | |
2913 | } | |
2914 | ||
225c7b1f | 2915 | if (err) |
b12d93d6 | 2916 | goto err_steer; |
225c7b1f | 2917 | |
5a0d0a61 | 2918 | mlx4_init_quotas(dev); |
55ad3592 YH |
2919 | /* When PF resources are ready arm its comm channel to enable |
2920 | * getting commands | |
2921 | */ | |
2922 | if (mlx4_is_master(dev)) { | |
2923 | err = mlx4_ARM_COMM_CHANNEL(dev); | |
2924 | if (err) { | |
2925 | mlx4_err(dev, " Failed to arm comm channel eq: %x\n", | |
2926 | err); | |
2927 | goto err_steer; | |
2928 | } | |
2929 | } | |
5a0d0a61 | 2930 | |
7ff93f8b YP |
2931 | for (port = 1; port <= dev->caps.num_ports; port++) { |
2932 | err = mlx4_init_port_info(dev, port); | |
2933 | if (err) | |
2934 | goto err_port; | |
2935 | } | |
2a2336f8 | 2936 | |
225c7b1f RD |
2937 | err = mlx4_register_device(dev); |
2938 | if (err) | |
7ff93f8b | 2939 | goto err_port; |
225c7b1f | 2940 | |
b046ffe5 EP |
2941 | mlx4_request_modules(dev); |
2942 | ||
27bf91d6 YP |
2943 | mlx4_sense_init(dev); |
2944 | mlx4_start_sense(dev); | |
2945 | ||
befdf897 | 2946 | priv->removed = 0; |
225c7b1f | 2947 | |
55ad3592 | 2948 | if (mlx4_is_master(dev) && dev->persist->num_vfs && !reset_flow) |
e1a5ddc5 AV |
2949 | atomic_dec(&pf_loading); |
2950 | ||
da315679 | 2951 | kfree(dev_cap); |
225c7b1f RD |
2952 | return 0; |
2953 | ||
7ff93f8b | 2954 | err_port: |
b4f77264 | 2955 | for (--port; port >= 1; --port) |
7ff93f8b YP |
2956 | mlx4_cleanup_port_info(&priv->port[port]); |
2957 | ||
f2a3f6a3 | 2958 | mlx4_cleanup_counters_table(dev); |
225c7b1f RD |
2959 | mlx4_cleanup_qp_table(dev); |
2960 | mlx4_cleanup_srq_table(dev); | |
2961 | mlx4_cleanup_cq_table(dev); | |
2962 | mlx4_cmd_use_polling(dev); | |
2963 | mlx4_cleanup_eq_table(dev); | |
fe6f700d | 2964 | mlx4_cleanup_mcg_table(dev); |
225c7b1f | 2965 | mlx4_cleanup_mr_table(dev); |
012a8ff5 | 2966 | mlx4_cleanup_xrcd_table(dev); |
225c7b1f RD |
2967 | mlx4_cleanup_pd_table(dev); |
2968 | mlx4_cleanup_uar_table(dev); | |
2969 | ||
b12d93d6 | 2970 | err_steer: |
ab9c17a0 JM |
2971 | if (!mlx4_is_slave(dev)) |
2972 | mlx4_clear_steering(dev); | |
b12d93d6 | 2973 | |
e1c00e10 MD |
2974 | err_disable_msix: |
2975 | if (dev->flags & MLX4_FLAG_MSI_X) | |
2976 | pci_disable_msix(pdev); | |
2977 | ||
b8dd786f YP |
2978 | err_free_eq: |
2979 | mlx4_free_eq_table(dev); | |
2980 | ||
ab9c17a0 JM |
2981 | err_master_mfunc: |
2982 | if (mlx4_is_master(dev)) | |
2983 | mlx4_multi_func_cleanup(dev); | |
2984 | ||
b38f2879 | 2985 | if (mlx4_is_slave(dev)) { |
99ec41d0 | 2986 | kfree(dev->caps.qp0_qkey); |
b38f2879 DB |
2987 | kfree(dev->caps.qp0_tunnel); |
2988 | kfree(dev->caps.qp0_proxy); | |
2989 | kfree(dev->caps.qp1_tunnel); | |
2990 | kfree(dev->caps.qp1_proxy); | |
2991 | } | |
2992 | ||
225c7b1f RD |
2993 | err_close: |
2994 | mlx4_close_hca(dev); | |
2995 | ||
a0eacca9 MB |
2996 | err_fw: |
2997 | mlx4_close_fw(dev); | |
2998 | ||
ab9c17a0 JM |
2999 | err_mfunc: |
3000 | if (mlx4_is_slave(dev)) | |
3001 | mlx4_multi_func_cleanup(dev); | |
3002 | ||
225c7b1f | 3003 | err_cmd: |
ffc39f6d | 3004 | mlx4_cmd_cleanup(dev, MLX4_CMD_CLEANUP_ALL); |
225c7b1f | 3005 | |
ab9c17a0 | 3006 | err_sriov: |
55ad3592 | 3007 | if (dev->flags & MLX4_FLAG_SRIOV && !existing_vfs) { |
ab9c17a0 | 3008 | pci_disable_sriov(pdev); |
55ad3592 YH |
3009 | dev->flags &= ~MLX4_FLAG_SRIOV; |
3010 | } | |
ab9c17a0 | 3011 | |
55ad3592 | 3012 | if (mlx4_is_master(dev) && dev->persist->num_vfs && !reset_flow) |
e1a5ddc5 AV |
3013 | atomic_dec(&pf_loading); |
3014 | ||
1ab95d37 MB |
3015 | kfree(priv->dev.dev_vfs); |
3016 | ||
e1c00e10 MD |
3017 | if (!mlx4_is_slave(dev)) |
3018 | mlx4_free_ownership(dev); | |
3019 | ||
7ae0e400 | 3020 | kfree(dev_cap); |
e1c00e10 MD |
3021 | return err; |
3022 | } | |
3023 | ||
3024 | static int __mlx4_init_one(struct pci_dev *pdev, int pci_dev_data, | |
3025 | struct mlx4_priv *priv) | |
3026 | { | |
3027 | int err; | |
3028 | int nvfs[MLX4_MAX_PORTS + 1] = {0, 0, 0}; | |
3029 | int prb_vf[MLX4_MAX_PORTS + 1] = {0, 0, 0}; | |
3030 | const int param_map[MLX4_MAX_PORTS + 1][MLX4_MAX_PORTS + 1] = { | |
3031 | {2, 0, 0}, {0, 1, 2}, {0, 1, 2} }; | |
3032 | unsigned total_vfs = 0; | |
3033 | unsigned int i; | |
3034 | ||
3035 | pr_info(DRV_NAME ": Initializing %s\n", pci_name(pdev)); | |
3036 | ||
3037 | err = pci_enable_device(pdev); | |
3038 | if (err) { | |
3039 | dev_err(&pdev->dev, "Cannot enable PCI device, aborting\n"); | |
3040 | return err; | |
3041 | } | |
3042 | ||
3043 | /* Due to requirement that all VFs and the PF are *guaranteed* 2 MACS | |
3044 | * per port, we must limit the number of VFs to 63 (since their are | |
3045 | * 128 MACs) | |
3046 | */ | |
3047 | for (i = 0; i < sizeof(nvfs)/sizeof(nvfs[0]) && i < num_vfs_argc; | |
3048 | total_vfs += nvfs[param_map[num_vfs_argc - 1][i]], i++) { | |
3049 | nvfs[param_map[num_vfs_argc - 1][i]] = num_vfs[i]; | |
3050 | if (nvfs[i] < 0) { | |
3051 | dev_err(&pdev->dev, "num_vfs module parameter cannot be negative\n"); | |
3052 | err = -EINVAL; | |
3053 | goto err_disable_pdev; | |
3054 | } | |
3055 | } | |
3056 | for (i = 0; i < sizeof(prb_vf)/sizeof(prb_vf[0]) && i < probe_vfs_argc; | |
3057 | i++) { | |
3058 | prb_vf[param_map[probe_vfs_argc - 1][i]] = probe_vf[i]; | |
3059 | if (prb_vf[i] < 0 || prb_vf[i] > nvfs[i]) { | |
3060 | dev_err(&pdev->dev, "probe_vf module parameter cannot be negative or greater than num_vfs\n"); | |
3061 | err = -EINVAL; | |
3062 | goto err_disable_pdev; | |
3063 | } | |
3064 | } | |
3065 | if (total_vfs >= MLX4_MAX_NUM_VF) { | |
3066 | dev_err(&pdev->dev, | |
3067 | "Requested more VF's (%d) than allowed (%d)\n", | |
3068 | total_vfs, MLX4_MAX_NUM_VF - 1); | |
3069 | err = -EINVAL; | |
3070 | goto err_disable_pdev; | |
3071 | } | |
3072 | ||
3073 | for (i = 0; i < MLX4_MAX_PORTS; i++) { | |
3074 | if (nvfs[i] + nvfs[2] >= MLX4_MAX_NUM_VF_P_PORT) { | |
3075 | dev_err(&pdev->dev, | |
3076 | "Requested more VF's (%d) for port (%d) than allowed (%d)\n", | |
3077 | nvfs[i] + nvfs[2], i + 1, | |
3078 | MLX4_MAX_NUM_VF_P_PORT - 1); | |
3079 | err = -EINVAL; | |
3080 | goto err_disable_pdev; | |
3081 | } | |
3082 | } | |
3083 | ||
3084 | /* Check for BARs. */ | |
3085 | if (!(pci_dev_data & MLX4_PCI_DEV_IS_VF) && | |
3086 | !(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) { | |
3087 | dev_err(&pdev->dev, "Missing DCS, aborting (driver_data: 0x%x, pci_resource_flags(pdev, 0):0x%lx)\n", | |
3088 | pci_dev_data, pci_resource_flags(pdev, 0)); | |
3089 | err = -ENODEV; | |
3090 | goto err_disable_pdev; | |
3091 | } | |
3092 | if (!(pci_resource_flags(pdev, 2) & IORESOURCE_MEM)) { | |
3093 | dev_err(&pdev->dev, "Missing UAR, aborting\n"); | |
3094 | err = -ENODEV; | |
3095 | goto err_disable_pdev; | |
3096 | } | |
3097 | ||
3098 | err = pci_request_regions(pdev, DRV_NAME); | |
3099 | if (err) { | |
3100 | dev_err(&pdev->dev, "Couldn't get PCI resources, aborting\n"); | |
3101 | goto err_disable_pdev; | |
3102 | } | |
3103 | ||
3104 | pci_set_master(pdev); | |
3105 | ||
3106 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)); | |
3107 | if (err) { | |
3108 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask\n"); | |
3109 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); | |
3110 | if (err) { | |
3111 | dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting\n"); | |
3112 | goto err_release_regions; | |
3113 | } | |
3114 | } | |
3115 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)); | |
3116 | if (err) { | |
3117 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit consistent PCI DMA mask\n"); | |
3118 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); | |
3119 | if (err) { | |
3120 | dev_err(&pdev->dev, "Can't set consistent PCI DMA mask, aborting\n"); | |
3121 | goto err_release_regions; | |
3122 | } | |
3123 | } | |
3124 | ||
3125 | /* Allow large DMA segments, up to the firmware limit of 1 GB */ | |
3126 | dma_set_max_seg_size(&pdev->dev, 1024 * 1024 * 1024); | |
3127 | /* Detect if this device is a virtual function */ | |
3128 | if (pci_dev_data & MLX4_PCI_DEV_IS_VF) { | |
3129 | /* When acting as pf, we normally skip vfs unless explicitly | |
3130 | * requested to probe them. | |
3131 | */ | |
3132 | if (total_vfs) { | |
3133 | unsigned vfs_offset = 0; | |
3134 | ||
3135 | for (i = 0; i < sizeof(nvfs)/sizeof(nvfs[0]) && | |
3136 | vfs_offset + nvfs[i] < extended_func_num(pdev); | |
3137 | vfs_offset += nvfs[i], i++) | |
3138 | ; | |
3139 | if (i == sizeof(nvfs)/sizeof(nvfs[0])) { | |
3140 | err = -ENODEV; | |
3141 | goto err_release_regions; | |
3142 | } | |
3143 | if ((extended_func_num(pdev) - vfs_offset) | |
3144 | > prb_vf[i]) { | |
3145 | dev_warn(&pdev->dev, "Skipping virtual function:%d\n", | |
3146 | extended_func_num(pdev)); | |
3147 | err = -ENODEV; | |
3148 | goto err_release_regions; | |
3149 | } | |
3150 | } | |
3151 | } | |
3152 | ||
ad9a0bf0 | 3153 | err = mlx4_catas_init(&priv->dev); |
e1c00e10 MD |
3154 | if (err) |
3155 | goto err_release_regions; | |
ad9a0bf0 | 3156 | |
55ad3592 | 3157 | err = mlx4_load_one(pdev, pci_dev_data, total_vfs, nvfs, priv, 0); |
ad9a0bf0 YH |
3158 | if (err) |
3159 | goto err_catas; | |
3160 | ||
e1c00e10 | 3161 | return 0; |
225c7b1f | 3162 | |
ad9a0bf0 YH |
3163 | err_catas: |
3164 | mlx4_catas_end(&priv->dev); | |
3165 | ||
a01df0fe RD |
3166 | err_release_regions: |
3167 | pci_release_regions(pdev); | |
225c7b1f RD |
3168 | |
3169 | err_disable_pdev: | |
3170 | pci_disable_device(pdev); | |
3171 | pci_set_drvdata(pdev, NULL); | |
3172 | return err; | |
3173 | } | |
3174 | ||
1dd06ae8 | 3175 | static int mlx4_init_one(struct pci_dev *pdev, const struct pci_device_id *id) |
3d73c288 | 3176 | { |
befdf897 WY |
3177 | struct mlx4_priv *priv; |
3178 | struct mlx4_dev *dev; | |
e1c00e10 | 3179 | int ret; |
befdf897 | 3180 | |
0a645e80 | 3181 | printk_once(KERN_INFO "%s", mlx4_version); |
3d73c288 | 3182 | |
befdf897 WY |
3183 | priv = kzalloc(sizeof(*priv), GFP_KERNEL); |
3184 | if (!priv) | |
3185 | return -ENOMEM; | |
3186 | ||
3187 | dev = &priv->dev; | |
872bf2fb YH |
3188 | dev->persist = kzalloc(sizeof(*dev->persist), GFP_KERNEL); |
3189 | if (!dev->persist) { | |
3190 | kfree(priv); | |
3191 | return -ENOMEM; | |
3192 | } | |
3193 | dev->persist->pdev = pdev; | |
3194 | dev->persist->dev = dev; | |
3195 | pci_set_drvdata(pdev, dev->persist); | |
befdf897 | 3196 | priv->pci_dev_data = id->driver_data; |
f6bc11e4 | 3197 | mutex_init(&dev->persist->device_state_mutex); |
c69453e2 | 3198 | mutex_init(&dev->persist->interface_state_mutex); |
befdf897 | 3199 | |
e1c00e10 | 3200 | ret = __mlx4_init_one(pdev, id->driver_data, priv); |
872bf2fb YH |
3201 | if (ret) { |
3202 | kfree(dev->persist); | |
e1c00e10 | 3203 | kfree(priv); |
2ba5fbd6 YH |
3204 | } else { |
3205 | pci_save_state(pdev); | |
872bf2fb | 3206 | } |
2ba5fbd6 | 3207 | |
e1c00e10 | 3208 | return ret; |
3d73c288 RD |
3209 | } |
3210 | ||
dd0eefe3 YH |
3211 | static void mlx4_clean_dev(struct mlx4_dev *dev) |
3212 | { | |
3213 | struct mlx4_dev_persistent *persist = dev->persist; | |
3214 | struct mlx4_priv *priv = mlx4_priv(dev); | |
55ad3592 | 3215 | unsigned long flags = (dev->flags & RESET_PERSIST_MASK_FLAGS); |
dd0eefe3 YH |
3216 | |
3217 | memset(priv, 0, sizeof(*priv)); | |
3218 | priv->dev.persist = persist; | |
55ad3592 | 3219 | priv->dev.flags = flags; |
dd0eefe3 YH |
3220 | } |
3221 | ||
e1c00e10 | 3222 | static void mlx4_unload_one(struct pci_dev *pdev) |
225c7b1f | 3223 | { |
872bf2fb YH |
3224 | struct mlx4_dev_persistent *persist = pci_get_drvdata(pdev); |
3225 | struct mlx4_dev *dev = persist->dev; | |
225c7b1f | 3226 | struct mlx4_priv *priv = mlx4_priv(dev); |
befdf897 | 3227 | int pci_dev_data; |
dd0eefe3 | 3228 | int p, i; |
225c7b1f | 3229 | |
befdf897 WY |
3230 | if (priv->removed) |
3231 | return; | |
225c7b1f | 3232 | |
dd0eefe3 YH |
3233 | /* saving current ports type for further use */ |
3234 | for (i = 0; i < dev->caps.num_ports; i++) { | |
3235 | dev->persist->curr_port_type[i] = dev->caps.port_type[i + 1]; | |
3236 | dev->persist->curr_port_poss_type[i] = dev->caps. | |
3237 | possible_type[i + 1]; | |
3238 | } | |
3239 | ||
befdf897 | 3240 | pci_dev_data = priv->pci_dev_data; |
225c7b1f | 3241 | |
befdf897 WY |
3242 | mlx4_stop_sense(dev); |
3243 | mlx4_unregister_device(dev); | |
225c7b1f | 3244 | |
befdf897 WY |
3245 | for (p = 1; p <= dev->caps.num_ports; p++) { |
3246 | mlx4_cleanup_port_info(&priv->port[p]); | |
3247 | mlx4_CLOSE_PORT(dev, p); | |
3248 | } | |
3249 | ||
3250 | if (mlx4_is_master(dev)) | |
3251 | mlx4_free_resource_tracker(dev, | |
3252 | RES_TR_FREE_SLAVES_ONLY); | |
3253 | ||
3254 | mlx4_cleanup_counters_table(dev); | |
3255 | mlx4_cleanup_qp_table(dev); | |
3256 | mlx4_cleanup_srq_table(dev); | |
3257 | mlx4_cleanup_cq_table(dev); | |
3258 | mlx4_cmd_use_polling(dev); | |
3259 | mlx4_cleanup_eq_table(dev); | |
3260 | mlx4_cleanup_mcg_table(dev); | |
3261 | mlx4_cleanup_mr_table(dev); | |
3262 | mlx4_cleanup_xrcd_table(dev); | |
3263 | mlx4_cleanup_pd_table(dev); | |
225c7b1f | 3264 | |
befdf897 WY |
3265 | if (mlx4_is_master(dev)) |
3266 | mlx4_free_resource_tracker(dev, | |
3267 | RES_TR_FREE_STRUCTS_ONLY); | |
47605df9 | 3268 | |
befdf897 WY |
3269 | iounmap(priv->kar); |
3270 | mlx4_uar_free(dev, &priv->driver_uar); | |
3271 | mlx4_cleanup_uar_table(dev); | |
3272 | if (!mlx4_is_slave(dev)) | |
3273 | mlx4_clear_steering(dev); | |
3274 | mlx4_free_eq_table(dev); | |
3275 | if (mlx4_is_master(dev)) | |
3276 | mlx4_multi_func_cleanup(dev); | |
3277 | mlx4_close_hca(dev); | |
a0eacca9 | 3278 | mlx4_close_fw(dev); |
befdf897 WY |
3279 | if (mlx4_is_slave(dev)) |
3280 | mlx4_multi_func_cleanup(dev); | |
ffc39f6d | 3281 | mlx4_cmd_cleanup(dev, MLX4_CMD_CLEANUP_ALL); |
47605df9 | 3282 | |
befdf897 WY |
3283 | if (dev->flags & MLX4_FLAG_MSI_X) |
3284 | pci_disable_msix(pdev); | |
befdf897 WY |
3285 | |
3286 | if (!mlx4_is_slave(dev)) | |
3287 | mlx4_free_ownership(dev); | |
3288 | ||
99ec41d0 | 3289 | kfree(dev->caps.qp0_qkey); |
befdf897 WY |
3290 | kfree(dev->caps.qp0_tunnel); |
3291 | kfree(dev->caps.qp0_proxy); | |
3292 | kfree(dev->caps.qp1_tunnel); | |
3293 | kfree(dev->caps.qp1_proxy); | |
3294 | kfree(dev->dev_vfs); | |
3295 | ||
dd0eefe3 | 3296 | mlx4_clean_dev(dev); |
befdf897 WY |
3297 | priv->pci_dev_data = pci_dev_data; |
3298 | priv->removed = 1; | |
3299 | } | |
3300 | ||
3301 | static void mlx4_remove_one(struct pci_dev *pdev) | |
3302 | { | |
872bf2fb YH |
3303 | struct mlx4_dev_persistent *persist = pci_get_drvdata(pdev); |
3304 | struct mlx4_dev *dev = persist->dev; | |
befdf897 | 3305 | struct mlx4_priv *priv = mlx4_priv(dev); |
55ad3592 | 3306 | int active_vfs = 0; |
befdf897 | 3307 | |
c69453e2 YH |
3308 | mutex_lock(&persist->interface_state_mutex); |
3309 | persist->interface_state |= MLX4_INTERFACE_STATE_DELETION; | |
3310 | mutex_unlock(&persist->interface_state_mutex); | |
3311 | ||
55ad3592 YH |
3312 | /* Disabling SR-IOV is not allowed while there are active vf's */ |
3313 | if (mlx4_is_master(dev) && dev->flags & MLX4_FLAG_SRIOV) { | |
3314 | active_vfs = mlx4_how_many_lives_vf(dev); | |
3315 | if (active_vfs) { | |
3316 | pr_warn("Removing PF when there are active VF's !!\n"); | |
3317 | pr_warn("Will not disable SR-IOV.\n"); | |
3318 | } | |
3319 | } | |
3320 | ||
c69453e2 YH |
3321 | /* device marked to be under deletion running now without the lock |
3322 | * letting other tasks to be terminated | |
3323 | */ | |
3324 | if (persist->interface_state & MLX4_INTERFACE_STATE_UP) | |
3325 | mlx4_unload_one(pdev); | |
3326 | else | |
3327 | mlx4_info(dev, "%s: interface is down\n", __func__); | |
ad9a0bf0 | 3328 | mlx4_catas_end(dev); |
55ad3592 YH |
3329 | if (dev->flags & MLX4_FLAG_SRIOV && !active_vfs) { |
3330 | mlx4_warn(dev, "Disabling SR-IOV\n"); | |
3331 | pci_disable_sriov(pdev); | |
3332 | } | |
3333 | ||
e1c00e10 MD |
3334 | pci_release_regions(pdev); |
3335 | pci_disable_device(pdev); | |
872bf2fb | 3336 | kfree(dev->persist); |
befdf897 WY |
3337 | kfree(priv); |
3338 | pci_set_drvdata(pdev, NULL); | |
225c7b1f RD |
3339 | } |
3340 | ||
dd0eefe3 YH |
3341 | static int restore_current_port_types(struct mlx4_dev *dev, |
3342 | enum mlx4_port_type *types, | |
3343 | enum mlx4_port_type *poss_types) | |
3344 | { | |
3345 | struct mlx4_priv *priv = mlx4_priv(dev); | |
3346 | int err, i; | |
3347 | ||
3348 | mlx4_stop_sense(dev); | |
3349 | ||
3350 | mutex_lock(&priv->port_mutex); | |
3351 | for (i = 0; i < dev->caps.num_ports; i++) | |
3352 | dev->caps.possible_type[i + 1] = poss_types[i]; | |
3353 | err = mlx4_change_port_types(dev, types); | |
3354 | mlx4_start_sense(dev); | |
3355 | mutex_unlock(&priv->port_mutex); | |
3356 | ||
3357 | return err; | |
3358 | } | |
3359 | ||
ee49bd93 JM |
3360 | int mlx4_restart_one(struct pci_dev *pdev) |
3361 | { | |
872bf2fb YH |
3362 | struct mlx4_dev_persistent *persist = pci_get_drvdata(pdev); |
3363 | struct mlx4_dev *dev = persist->dev; | |
839f1243 | 3364 | struct mlx4_priv *priv = mlx4_priv(dev); |
e1c00e10 MD |
3365 | int nvfs[MLX4_MAX_PORTS + 1] = {0, 0, 0}; |
3366 | int pci_dev_data, err, total_vfs; | |
839f1243 RD |
3367 | |
3368 | pci_dev_data = priv->pci_dev_data; | |
872bf2fb YH |
3369 | total_vfs = dev->persist->num_vfs; |
3370 | memcpy(nvfs, dev->persist->nvfs, sizeof(dev->persist->nvfs)); | |
e1c00e10 MD |
3371 | |
3372 | mlx4_unload_one(pdev); | |
55ad3592 | 3373 | err = mlx4_load_one(pdev, pci_dev_data, total_vfs, nvfs, priv, 1); |
e1c00e10 MD |
3374 | if (err) { |
3375 | mlx4_err(dev, "%s: ERROR: mlx4_load_one failed, pci_name=%s, err=%d\n", | |
3376 | __func__, pci_name(pdev), err); | |
3377 | return err; | |
3378 | } | |
3379 | ||
dd0eefe3 YH |
3380 | err = restore_current_port_types(dev, dev->persist->curr_port_type, |
3381 | dev->persist->curr_port_poss_type); | |
3382 | if (err) | |
3383 | mlx4_err(dev, "could not restore original port types (%d)\n", | |
3384 | err); | |
3385 | ||
e1c00e10 | 3386 | return err; |
ee49bd93 JM |
3387 | } |
3388 | ||
9baa3c34 | 3389 | static const struct pci_device_id mlx4_pci_table[] = { |
ab9c17a0 | 3390 | /* MT25408 "Hermon" SDR */ |
ca3e57a5 | 3391 | { PCI_VDEVICE(MELLANOX, 0x6340), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3392 | /* MT25408 "Hermon" DDR */ |
ca3e57a5 | 3393 | { PCI_VDEVICE(MELLANOX, 0x634a), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3394 | /* MT25408 "Hermon" QDR */ |
ca3e57a5 | 3395 | { PCI_VDEVICE(MELLANOX, 0x6354), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3396 | /* MT25408 "Hermon" DDR PCIe gen2 */ |
ca3e57a5 | 3397 | { PCI_VDEVICE(MELLANOX, 0x6732), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3398 | /* MT25408 "Hermon" QDR PCIe gen2 */ |
ca3e57a5 | 3399 | { PCI_VDEVICE(MELLANOX, 0x673c), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3400 | /* MT25408 "Hermon" EN 10GigE */ |
ca3e57a5 | 3401 | { PCI_VDEVICE(MELLANOX, 0x6368), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3402 | /* MT25408 "Hermon" EN 10GigE PCIe gen2 */ |
ca3e57a5 | 3403 | { PCI_VDEVICE(MELLANOX, 0x6750), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3404 | /* MT25458 ConnectX EN 10GBASE-T 10GigE */ |
ca3e57a5 | 3405 | { PCI_VDEVICE(MELLANOX, 0x6372), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3406 | /* MT25458 ConnectX EN 10GBASE-T+Gen2 10GigE */ |
ca3e57a5 | 3407 | { PCI_VDEVICE(MELLANOX, 0x675a), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3408 | /* MT26468 ConnectX EN 10GigE PCIe gen2*/ |
ca3e57a5 | 3409 | { PCI_VDEVICE(MELLANOX, 0x6764), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3410 | /* MT26438 ConnectX EN 40GigE PCIe gen2 5GT/s */ |
ca3e57a5 | 3411 | { PCI_VDEVICE(MELLANOX, 0x6746), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3412 | /* MT26478 ConnectX2 40GigE PCIe gen2 */ |
ca3e57a5 | 3413 | { PCI_VDEVICE(MELLANOX, 0x676e), MLX4_PCI_DEV_FORCE_SENSE_PORT }, |
ab9c17a0 | 3414 | /* MT25400 Family [ConnectX-2 Virtual Function] */ |
839f1243 | 3415 | { PCI_VDEVICE(MELLANOX, 0x1002), MLX4_PCI_DEV_IS_VF }, |
ab9c17a0 JM |
3416 | /* MT27500 Family [ConnectX-3] */ |
3417 | { PCI_VDEVICE(MELLANOX, 0x1003), 0 }, | |
3418 | /* MT27500 Family [ConnectX-3 Virtual Function] */ | |
839f1243 | 3419 | { PCI_VDEVICE(MELLANOX, 0x1004), MLX4_PCI_DEV_IS_VF }, |
ab9c17a0 JM |
3420 | { PCI_VDEVICE(MELLANOX, 0x1005), 0 }, /* MT27510 Family */ |
3421 | { PCI_VDEVICE(MELLANOX, 0x1006), 0 }, /* MT27511 Family */ | |
3422 | { PCI_VDEVICE(MELLANOX, 0x1007), 0 }, /* MT27520 Family */ | |
3423 | { PCI_VDEVICE(MELLANOX, 0x1008), 0 }, /* MT27521 Family */ | |
3424 | { PCI_VDEVICE(MELLANOX, 0x1009), 0 }, /* MT27530 Family */ | |
3425 | { PCI_VDEVICE(MELLANOX, 0x100a), 0 }, /* MT27531 Family */ | |
3426 | { PCI_VDEVICE(MELLANOX, 0x100b), 0 }, /* MT27540 Family */ | |
3427 | { PCI_VDEVICE(MELLANOX, 0x100c), 0 }, /* MT27541 Family */ | |
3428 | { PCI_VDEVICE(MELLANOX, 0x100d), 0 }, /* MT27550 Family */ | |
3429 | { PCI_VDEVICE(MELLANOX, 0x100e), 0 }, /* MT27551 Family */ | |
3430 | { PCI_VDEVICE(MELLANOX, 0x100f), 0 }, /* MT27560 Family */ | |
3431 | { PCI_VDEVICE(MELLANOX, 0x1010), 0 }, /* MT27561 Family */ | |
225c7b1f RD |
3432 | { 0, } |
3433 | }; | |
3434 | ||
3435 | MODULE_DEVICE_TABLE(pci, mlx4_pci_table); | |
3436 | ||
57dbf29a KSS |
3437 | static pci_ers_result_t mlx4_pci_err_detected(struct pci_dev *pdev, |
3438 | pci_channel_state_t state) | |
3439 | { | |
2ba5fbd6 YH |
3440 | struct mlx4_dev_persistent *persist = pci_get_drvdata(pdev); |
3441 | ||
3442 | mlx4_err(persist->dev, "mlx4_pci_err_detected was called\n"); | |
3443 | mlx4_enter_error_state(persist); | |
57dbf29a | 3444 | |
2ba5fbd6 YH |
3445 | mutex_lock(&persist->interface_state_mutex); |
3446 | if (persist->interface_state & MLX4_INTERFACE_STATE_UP) | |
3447 | mlx4_unload_one(pdev); | |
3448 | ||
3449 | mutex_unlock(&persist->interface_state_mutex); | |
3450 | if (state == pci_channel_io_perm_failure) | |
3451 | return PCI_ERS_RESULT_DISCONNECT; | |
3452 | ||
3453 | pci_disable_device(pdev); | |
3454 | return PCI_ERS_RESULT_NEED_RESET; | |
57dbf29a KSS |
3455 | } |
3456 | ||
3457 | static pci_ers_result_t mlx4_pci_slot_reset(struct pci_dev *pdev) | |
3458 | { | |
2ba5fbd6 YH |
3459 | struct mlx4_dev_persistent *persist = pci_get_drvdata(pdev); |
3460 | struct mlx4_dev *dev = persist->dev; | |
befdf897 WY |
3461 | struct mlx4_priv *priv = mlx4_priv(dev); |
3462 | int ret; | |
2ba5fbd6 YH |
3463 | int nvfs[MLX4_MAX_PORTS + 1] = {0, 0, 0}; |
3464 | int total_vfs; | |
97a5221f | 3465 | |
2ba5fbd6 YH |
3466 | mlx4_err(dev, "mlx4_pci_slot_reset was called\n"); |
3467 | ret = pci_enable_device(pdev); | |
3468 | if (ret) { | |
3469 | mlx4_err(dev, "Can not re-enable device, ret=%d\n", ret); | |
3470 | return PCI_ERS_RESULT_DISCONNECT; | |
3471 | } | |
3472 | ||
3473 | pci_set_master(pdev); | |
3474 | pci_restore_state(pdev); | |
3475 | pci_save_state(pdev); | |
3476 | ||
3477 | total_vfs = dev->persist->num_vfs; | |
3478 | memcpy(nvfs, dev->persist->nvfs, sizeof(dev->persist->nvfs)); | |
3479 | ||
3480 | mutex_lock(&persist->interface_state_mutex); | |
3481 | if (!(persist->interface_state & MLX4_INTERFACE_STATE_UP)) { | |
3482 | ret = mlx4_load_one(pdev, priv->pci_dev_data, total_vfs, nvfs, | |
55ad3592 | 3483 | priv, 1); |
2ba5fbd6 YH |
3484 | if (ret) { |
3485 | mlx4_err(dev, "%s: mlx4_load_one failed, ret=%d\n", | |
3486 | __func__, ret); | |
3487 | goto end; | |
3488 | } | |
3489 | ||
3490 | ret = restore_current_port_types(dev, dev->persist-> | |
3491 | curr_port_type, dev->persist-> | |
3492 | curr_port_poss_type); | |
3493 | if (ret) | |
3494 | mlx4_err(dev, "could not restore original port types (%d)\n", ret); | |
3495 | } | |
3496 | end: | |
3497 | mutex_unlock(&persist->interface_state_mutex); | |
57dbf29a KSS |
3498 | |
3499 | return ret ? PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_RECOVERED; | |
3500 | } | |
3501 | ||
2ba5fbd6 YH |
3502 | static void mlx4_shutdown(struct pci_dev *pdev) |
3503 | { | |
3504 | struct mlx4_dev_persistent *persist = pci_get_drvdata(pdev); | |
3505 | ||
3506 | mlx4_info(persist->dev, "mlx4_shutdown was called\n"); | |
3507 | mutex_lock(&persist->interface_state_mutex); | |
3508 | if (persist->interface_state & MLX4_INTERFACE_STATE_UP) | |
3509 | mlx4_unload_one(pdev); | |
3510 | mutex_unlock(&persist->interface_state_mutex); | |
3511 | } | |
3512 | ||
3646f0e5 | 3513 | static const struct pci_error_handlers mlx4_err_handler = { |
57dbf29a KSS |
3514 | .error_detected = mlx4_pci_err_detected, |
3515 | .slot_reset = mlx4_pci_slot_reset, | |
3516 | }; | |
3517 | ||
225c7b1f RD |
3518 | static struct pci_driver mlx4_driver = { |
3519 | .name = DRV_NAME, | |
3520 | .id_table = mlx4_pci_table, | |
3521 | .probe = mlx4_init_one, | |
2ba5fbd6 | 3522 | .shutdown = mlx4_shutdown, |
f57e6848 | 3523 | .remove = mlx4_remove_one, |
57dbf29a | 3524 | .err_handler = &mlx4_err_handler, |
225c7b1f RD |
3525 | }; |
3526 | ||
7ff93f8b YP |
3527 | static int __init mlx4_verify_params(void) |
3528 | { | |
3529 | if ((log_num_mac < 0) || (log_num_mac > 7)) { | |
c20862c8 | 3530 | pr_warn("mlx4_core: bad num_mac: %d\n", log_num_mac); |
7ff93f8b YP |
3531 | return -1; |
3532 | } | |
3533 | ||
cb29688a | 3534 | if (log_num_vlan != 0) |
c20862c8 AV |
3535 | pr_warn("mlx4_core: log_num_vlan - obsolete module param, using %d\n", |
3536 | MLX4_LOG_NUM_VLANS); | |
7ff93f8b | 3537 | |
ecc8fb11 AV |
3538 | if (use_prio != 0) |
3539 | pr_warn("mlx4_core: use_prio - obsolete module param, ignored\n"); | |
7ff93f8b | 3540 | |
0498628f | 3541 | if ((log_mtts_per_seg < 1) || (log_mtts_per_seg > 7)) { |
c20862c8 AV |
3542 | pr_warn("mlx4_core: bad log_mtts_per_seg: %d\n", |
3543 | log_mtts_per_seg); | |
ab6bf42e EC |
3544 | return -1; |
3545 | } | |
3546 | ||
ab9c17a0 JM |
3547 | /* Check if module param for ports type has legal combination */ |
3548 | if (port_type_array[0] == false && port_type_array[1] == true) { | |
c20862c8 | 3549 | pr_warn("Module parameter configuration ETH/IB is not supported. Switching to default configuration IB/IB\n"); |
ab9c17a0 JM |
3550 | port_type_array[0] = true; |
3551 | } | |
3552 | ||
7d077cd3 MB |
3553 | if (mlx4_log_num_mgm_entry_size < -7 || |
3554 | (mlx4_log_num_mgm_entry_size > 0 && | |
3555 | (mlx4_log_num_mgm_entry_size < MLX4_MIN_MGM_LOG_ENTRY_SIZE || | |
3556 | mlx4_log_num_mgm_entry_size > MLX4_MAX_MGM_LOG_ENTRY_SIZE))) { | |
3557 | pr_warn("mlx4_core: mlx4_log_num_mgm_entry_size (%d) not in legal range (-7..0 or %d..%d)\n", | |
1a91de28 JP |
3558 | mlx4_log_num_mgm_entry_size, |
3559 | MLX4_MIN_MGM_LOG_ENTRY_SIZE, | |
3560 | MLX4_MAX_MGM_LOG_ENTRY_SIZE); | |
3c439b55 JM |
3561 | return -1; |
3562 | } | |
3563 | ||
7ff93f8b YP |
3564 | return 0; |
3565 | } | |
3566 | ||
225c7b1f RD |
3567 | static int __init mlx4_init(void) |
3568 | { | |
3569 | int ret; | |
3570 | ||
7ff93f8b YP |
3571 | if (mlx4_verify_params()) |
3572 | return -EINVAL; | |
3573 | ||
27bf91d6 YP |
3574 | |
3575 | mlx4_wq = create_singlethread_workqueue("mlx4"); | |
3576 | if (!mlx4_wq) | |
3577 | return -ENOMEM; | |
ee49bd93 | 3578 | |
225c7b1f | 3579 | ret = pci_register_driver(&mlx4_driver); |
1b85ee09 WY |
3580 | if (ret < 0) |
3581 | destroy_workqueue(mlx4_wq); | |
225c7b1f RD |
3582 | return ret < 0 ? ret : 0; |
3583 | } | |
3584 | ||
3585 | static void __exit mlx4_cleanup(void) | |
3586 | { | |
3587 | pci_unregister_driver(&mlx4_driver); | |
27bf91d6 | 3588 | destroy_workqueue(mlx4_wq); |
225c7b1f RD |
3589 | } |
3590 | ||
3591 | module_init(mlx4_init); | |
3592 | module_exit(mlx4_cleanup); |