Commit | Line | Data |
---|---|---|
c27a02cd YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | * | |
32 | */ | |
33 | ||
34 | #ifndef _MLX4_EN_H_ | |
35 | #define _MLX4_EN_H_ | |
36 | ||
f1b553fb | 37 | #include <linux/bitops.h> |
c27a02cd YP |
38 | #include <linux/compiler.h> |
39 | #include <linux/list.h> | |
40 | #include <linux/mutex.h> | |
41 | #include <linux/netdevice.h> | |
f1b553fb | 42 | #include <linux/if_vlan.h> |
ec693d47 | 43 | #include <linux/net_tstamp.h> |
564c274c AV |
44 | #ifdef CONFIG_MLX4_EN_DCB |
45 | #include <linux/dcbnl.h> | |
46 | #endif | |
1eb8c695 | 47 | #include <linux/cpu_rmap.h> |
c27a02cd YP |
48 | |
49 | #include <linux/mlx4/device.h> | |
50 | #include <linux/mlx4/qp.h> | |
51 | #include <linux/mlx4/cq.h> | |
52 | #include <linux/mlx4/srq.h> | |
53 | #include <linux/mlx4/doorbell.h> | |
e7c1c2c4 | 54 | #include <linux/mlx4/cmd.h> |
c27a02cd YP |
55 | |
56 | #include "en_port.h" | |
57 | ||
58 | #define DRV_NAME "mlx4_en" | |
6edf91da YP |
59 | #define DRV_VERSION "2.0" |
60 | #define DRV_RELDATE "Dec 2011" | |
c27a02cd | 61 | |
c27a02cd YP |
62 | #define MLX4_EN_MSG_LEVEL (NETIF_MSG_LINK | NETIF_MSG_IFDOWN) |
63 | ||
c27a02cd YP |
64 | /* |
65 | * Device constants | |
66 | */ | |
67 | ||
68 | ||
69 | #define MLX4_EN_PAGE_SHIFT 12 | |
70 | #define MLX4_EN_PAGE_SIZE (1 << MLX4_EN_PAGE_SHIFT) | |
d317966b AV |
71 | #define DEF_RX_RINGS 16 |
72 | #define MAX_RX_RINGS 128 | |
1fb9876e | 73 | #define MIN_RX_RINGS 4 |
c27a02cd YP |
74 | #define TXBB_SIZE 64 |
75 | #define HEADROOM (2048 / TXBB_SIZE + 1) | |
c27a02cd YP |
76 | #define STAMP_STRIDE 64 |
77 | #define STAMP_DWORDS (STAMP_STRIDE / 4) | |
78 | #define STAMP_SHIFT 31 | |
79 | #define STAMP_VAL 0x7fffffff | |
80 | #define STATS_DELAY (HZ / 4) | |
b6c39bfc | 81 | #define SERVICE_TASK_DELAY (HZ / 4) |
82067281 | 82 | #define MAX_NUM_OF_FS_RULES 256 |
c27a02cd | 83 | |
1eb8c695 AV |
84 | #define MLX4_EN_FILTER_HASH_SHIFT 4 |
85 | #define MLX4_EN_FILTER_EXPIRY_QUOTA 60 | |
86 | ||
c27a02cd YP |
87 | /* Typical TSO descriptor with 16 gather entries is 352 bytes... */ |
88 | #define MAX_DESC_SIZE 512 | |
89 | #define MAX_DESC_TXBBS (MAX_DESC_SIZE / TXBB_SIZE) | |
90 | ||
91 | /* | |
92 | * OS related constants and tunables | |
93 | */ | |
94 | ||
95 | #define MLX4_EN_WATCHDOG_TIMEOUT (15 * HZ) | |
96 | ||
117980c4 TLSC |
97 | /* Use the maximum between 16384 and a single page */ |
98 | #define MLX4_EN_ALLOC_SIZE PAGE_ALIGN(16384) | |
99 | #define MLX4_EN_ALLOC_ORDER get_order(MLX4_EN_ALLOC_SIZE) | |
c27a02cd | 100 | |
e6309cff | 101 | /* Receive fragment sizes; we use at most 3 fragments (for 9600 byte MTU |
c27a02cd YP |
102 | * and 4K allocations) */ |
103 | enum { | |
e6309cff ED |
104 | FRAG_SZ0 = 1536 - NET_IP_ALIGN, |
105 | FRAG_SZ1 = 4096, | |
c27a02cd YP |
106 | FRAG_SZ2 = 4096, |
107 | FRAG_SZ3 = MLX4_EN_ALLOC_SIZE | |
108 | }; | |
109 | #define MLX4_EN_MAX_RX_FRAGS 4 | |
110 | ||
bd531e36 YP |
111 | /* Maximum ring sizes */ |
112 | #define MLX4_EN_MAX_TX_SIZE 8192 | |
113 | #define MLX4_EN_MAX_RX_SIZE 8192 | |
114 | ||
4cce66cd | 115 | /* Minimum ring size for our page-allocation scheme to work */ |
c27a02cd YP |
116 | #define MLX4_EN_MIN_RX_SIZE (MLX4_EN_ALLOC_SIZE / SMP_CACHE_BYTES) |
117 | #define MLX4_EN_MIN_TX_SIZE (4096 / TXBB_SIZE) | |
118 | ||
f813cad8 | 119 | #define MLX4_EN_SMALL_PKT_SIZE 64 |
bc6a4744 | 120 | #define MLX4_EN_MAX_TX_RING_P_UP 32 |
564c274c | 121 | #define MLX4_EN_NUM_UP 8 |
f813cad8 | 122 | #define MLX4_EN_DEF_TX_RING_SIZE 512 |
c27a02cd | 123 | #define MLX4_EN_DEF_RX_RING_SIZE 1024 |
d317966b AV |
124 | #define MAX_TX_RINGS (MLX4_EN_MAX_TX_RING_P_UP * \ |
125 | MLX4_EN_NUM_UP) | |
c27a02cd | 126 | |
3db36fb2 YP |
127 | /* Target number of packets to coalesce with interrupt moderation */ |
128 | #define MLX4_EN_RX_COAL_TARGET 44 | |
c27a02cd YP |
129 | #define MLX4_EN_RX_COAL_TIME 0x10 |
130 | ||
e22979d9 | 131 | #define MLX4_EN_TX_COAL_PKTS 16 |
ecfd2ce1 | 132 | #define MLX4_EN_TX_COAL_TIME 0x10 |
c27a02cd YP |
133 | |
134 | #define MLX4_EN_RX_RATE_LOW 400000 | |
135 | #define MLX4_EN_RX_COAL_TIME_LOW 0 | |
136 | #define MLX4_EN_RX_RATE_HIGH 450000 | |
137 | #define MLX4_EN_RX_COAL_TIME_HIGH 128 | |
138 | #define MLX4_EN_RX_SIZE_THRESH 1024 | |
139 | #define MLX4_EN_RX_RATE_THRESH (1000000 / MLX4_EN_RX_COAL_TIME_HIGH) | |
140 | #define MLX4_EN_SAMPLE_INTERVAL 0 | |
46afd0fb | 141 | #define MLX4_EN_AVG_PKT_SMALL 256 |
c27a02cd YP |
142 | |
143 | #define MLX4_EN_AUTO_CONF 0xffff | |
144 | ||
145 | #define MLX4_EN_DEF_RX_PAUSE 1 | |
146 | #define MLX4_EN_DEF_TX_PAUSE 1 | |
147 | ||
af901ca1 | 148 | /* Interval between successive polls in the Tx routine when polling is used |
c27a02cd YP |
149 | instead of interrupts (in per-core Tx rings) - should be power of 2 */ |
150 | #define MLX4_EN_TX_POLL_MODER 16 | |
151 | #define MLX4_EN_TX_POLL_TIMEOUT (HZ / 4) | |
152 | ||
153 | #define ETH_LLC_SNAP_SIZE 8 | |
154 | ||
155 | #define SMALL_PACKET_SIZE (256 - NET_IP_ALIGN) | |
156 | #define HEADER_COPY_SIZE (128 - NET_IP_ALIGN) | |
e7c1c2c4 | 157 | #define MLX4_LOOPBACK_TEST_PAYLOAD (HEADER_COPY_SIZE - ETH_HLEN) |
c27a02cd YP |
158 | |
159 | #define MLX4_EN_MIN_MTU 46 | |
160 | #define ETH_BCAST 0xffffffffffffULL | |
161 | ||
e7c1c2c4 YP |
162 | #define MLX4_EN_LOOPBACK_RETRIES 5 |
163 | #define MLX4_EN_LOOPBACK_TIMEOUT 100 | |
164 | ||
c27a02cd YP |
165 | #ifdef MLX4_EN_PERF_STAT |
166 | /* Number of samples to 'average' */ | |
167 | #define AVG_SIZE 128 | |
168 | #define AVG_FACTOR 1024 | |
169 | #define NUM_PERF_STATS NUM_PERF_COUNTERS | |
170 | ||
171 | #define INC_PERF_COUNTER(cnt) (++(cnt)) | |
172 | #define ADD_PERF_COUNTER(cnt, add) ((cnt) += (add)) | |
173 | #define AVG_PERF_COUNTER(cnt, sample) \ | |
174 | ((cnt) = ((cnt) * (AVG_SIZE - 1) + (sample) * AVG_FACTOR) / AVG_SIZE) | |
175 | #define GET_PERF_COUNTER(cnt) (cnt) | |
176 | #define GET_AVG_PERF_COUNTER(cnt) ((cnt) / AVG_FACTOR) | |
177 | ||
178 | #else | |
179 | ||
180 | #define NUM_PERF_STATS 0 | |
181 | #define INC_PERF_COUNTER(cnt) do {} while (0) | |
182 | #define ADD_PERF_COUNTER(cnt, add) do {} while (0) | |
183 | #define AVG_PERF_COUNTER(cnt, sample) do {} while (0) | |
184 | #define GET_PERF_COUNTER(cnt) (0) | |
185 | #define GET_AVG_PERF_COUNTER(cnt) (0) | |
186 | #endif /* MLX4_EN_PERF_STAT */ | |
187 | ||
188 | /* | |
189 | * Configurables | |
190 | */ | |
191 | ||
192 | enum cq_type { | |
193 | RX = 0, | |
194 | TX = 1, | |
195 | }; | |
196 | ||
197 | ||
198 | /* | |
199 | * Useful macros | |
200 | */ | |
201 | #define ROUNDUP_LOG2(x) ilog2(roundup_pow_of_two(x)) | |
202 | #define XNOR(x, y) (!(x) == !(y)) | |
c27a02cd YP |
203 | |
204 | ||
205 | struct mlx4_en_tx_info { | |
206 | struct sk_buff *skb; | |
207 | u32 nr_txbb; | |
5b263f53 | 208 | u32 nr_bytes; |
c27a02cd YP |
209 | u8 linear; |
210 | u8 data_offset; | |
41efea5a | 211 | u8 inl; |
ec693d47 | 212 | u8 ts_requested; |
c27a02cd YP |
213 | }; |
214 | ||
215 | ||
216 | #define MLX4_EN_BIT_DESC_OWN 0x80000000 | |
217 | #define CTRL_SIZE sizeof(struct mlx4_wqe_ctrl_seg) | |
218 | #define MLX4_EN_MEMTYPE_PAD 0x100 | |
219 | #define DS_SIZE sizeof(struct mlx4_wqe_data_seg) | |
220 | ||
221 | ||
222 | struct mlx4_en_tx_desc { | |
223 | struct mlx4_wqe_ctrl_seg ctrl; | |
224 | union { | |
225 | struct mlx4_wqe_data_seg data; /* at least one data segment */ | |
226 | struct mlx4_wqe_lso_seg lso; | |
227 | struct mlx4_wqe_inline_seg inl; | |
228 | }; | |
229 | }; | |
230 | ||
231 | #define MLX4_EN_USE_SRQ 0x01000000 | |
232 | ||
725c8999 YP |
233 | #define MLX4_EN_CX3_LOW_ID 0x1000 |
234 | #define MLX4_EN_CX3_HIGH_ID 0x1005 | |
235 | ||
c27a02cd YP |
236 | struct mlx4_en_rx_alloc { |
237 | struct page *page; | |
4cce66cd | 238 | dma_addr_t dma; |
c27a02cd YP |
239 | u16 offset; |
240 | }; | |
241 | ||
242 | struct mlx4_en_tx_ring { | |
243 | struct mlx4_hwq_resources wqres; | |
244 | u32 size ; /* number of TXBBs */ | |
245 | u32 size_mask; | |
246 | u16 stride; | |
247 | u16 cqn; /* index of port CQ associated with this ring */ | |
248 | u32 prod; | |
249 | u32 cons; | |
250 | u32 buf_size; | |
251 | u32 doorbell_qpn; | |
252 | void *buf; | |
253 | u16 poll_cnt; | |
c27a02cd YP |
254 | struct mlx4_en_tx_info *tx_info; |
255 | u8 *bounce_buf; | |
256 | u32 last_nr_txbb; | |
257 | struct mlx4_qp qp; | |
258 | struct mlx4_qp_context context; | |
259 | int qpn; | |
260 | enum mlx4_qp_state qp_state; | |
261 | struct mlx4_srq dummy; | |
262 | unsigned long bytes; | |
263 | unsigned long packets; | |
ad04378c | 264 | unsigned long tx_csum; |
87a5c389 YP |
265 | struct mlx4_bf bf; |
266 | bool bf_enabled; | |
5b263f53 | 267 | struct netdev_queue *tx_queue; |
ec693d47 | 268 | int hwtstamp_tx_type; |
c27a02cd YP |
269 | }; |
270 | ||
271 | struct mlx4_en_rx_desc { | |
c27a02cd YP |
272 | /* actual number of entries depends on rx ring stride */ |
273 | struct mlx4_wqe_data_seg data[0]; | |
274 | }; | |
275 | ||
276 | struct mlx4_en_rx_ring { | |
c27a02cd YP |
277 | struct mlx4_hwq_resources wqres; |
278 | struct mlx4_en_rx_alloc page_alloc[MLX4_EN_MAX_RX_FRAGS]; | |
c27a02cd YP |
279 | u32 size ; /* number of Rx descs*/ |
280 | u32 actual_size; | |
281 | u32 size_mask; | |
282 | u16 stride; | |
283 | u16 log_stride; | |
284 | u16 cqn; /* index of port CQ associated with this ring */ | |
285 | u32 prod; | |
286 | u32 cons; | |
287 | u32 buf_size; | |
4a5f4dd8 | 288 | u8 fcs_del; |
c27a02cd YP |
289 | void *buf; |
290 | void *rx_info; | |
291 | unsigned long bytes; | |
292 | unsigned long packets; | |
8501841a AV |
293 | #ifdef CONFIG_NET_LL_RX_POLL |
294 | unsigned long yields; | |
295 | unsigned long misses; | |
296 | unsigned long cleaned; | |
297 | #endif | |
ad04378c YP |
298 | unsigned long csum_ok; |
299 | unsigned long csum_none; | |
ec693d47 | 300 | int hwtstamp_rx_filter; |
c27a02cd YP |
301 | }; |
302 | ||
c27a02cd YP |
303 | struct mlx4_en_cq { |
304 | struct mlx4_cq mcq; | |
305 | struct mlx4_hwq_resources wqres; | |
306 | int ring; | |
307 | spinlock_t lock; | |
308 | struct net_device *dev; | |
309 | struct napi_struct napi; | |
c27a02cd YP |
310 | int size; |
311 | int buf_size; | |
312 | unsigned vector; | |
313 | enum cq_type is_tx; | |
314 | u16 moder_time; | |
315 | u16 moder_cnt; | |
c27a02cd YP |
316 | struct mlx4_cqe *buf; |
317 | #define MLX4_EN_OPCODE_ERROR 0x1e | |
9e77a2b8 AV |
318 | |
319 | #ifdef CONFIG_NET_LL_RX_POLL | |
320 | unsigned int state; | |
321 | #define MLX4_EN_CQ_STATE_IDLE 0 | |
322 | #define MLX4_EN_CQ_STATE_NAPI 1 /* NAPI owns this CQ */ | |
323 | #define MLX4_EN_CQ_STATE_POLL 2 /* poll owns this CQ */ | |
324 | #define MLX4_CQ_LOCKED (MLX4_EN_CQ_STATE_NAPI | MLX4_EN_CQ_STATE_POLL) | |
325 | #define MLX4_EN_CQ_STATE_NAPI_YIELD 4 /* NAPI yielded this CQ */ | |
326 | #define MLX4_EN_CQ_STATE_POLL_YIELD 8 /* poll yielded this CQ */ | |
327 | #define CQ_YIELD (MLX4_EN_CQ_STATE_NAPI_YIELD | MLX4_EN_CQ_STATE_POLL_YIELD) | |
328 | #define CQ_USER_PEND (MLX4_EN_CQ_STATE_POLL | MLX4_EN_CQ_STATE_POLL_YIELD) | |
329 | spinlock_t poll_lock; /* protects from LLS/napi conflicts */ | |
330 | #endif /* CONFIG_NET_LL_RX_POLL */ | |
c27a02cd YP |
331 | }; |
332 | ||
333 | struct mlx4_en_port_profile { | |
334 | u32 flags; | |
335 | u32 tx_ring_num; | |
336 | u32 rx_ring_num; | |
337 | u32 tx_ring_size; | |
338 | u32 rx_ring_size; | |
d53b93f2 YP |
339 | u8 rx_pause; |
340 | u8 rx_ppp; | |
341 | u8 tx_pause; | |
342 | u8 tx_ppp; | |
93d3e367 | 343 | int rss_rings; |
c27a02cd YP |
344 | }; |
345 | ||
346 | struct mlx4_en_profile { | |
347 | int rss_xor; | |
0533943c | 348 | int udp_rss; |
c27a02cd YP |
349 | u8 rss_mask; |
350 | u32 active_ports; | |
351 | u32 small_pkt_int; | |
c27a02cd | 352 | u8 no_reset; |
bc6a4744 | 353 | u8 num_tx_rings_p_up; |
c27a02cd YP |
354 | struct mlx4_en_port_profile prof[MLX4_MAX_PORTS + 1]; |
355 | }; | |
356 | ||
357 | struct mlx4_en_dev { | |
358 | struct mlx4_dev *dev; | |
359 | struct pci_dev *pdev; | |
360 | struct mutex state_lock; | |
361 | struct net_device *pndev[MLX4_MAX_PORTS + 1]; | |
362 | u32 port_cnt; | |
363 | bool device_up; | |
364 | struct mlx4_en_profile profile; | |
365 | u32 LSO_support; | |
366 | struct workqueue_struct *workqueue; | |
367 | struct device *dma_device; | |
368 | void __iomem *uar_map; | |
369 | struct mlx4_uar priv_uar; | |
370 | struct mlx4_mr mr; | |
371 | u32 priv_pdn; | |
372 | spinlock_t uar_lock; | |
d7e1a487 | 373 | u8 mac_removed[MLX4_MAX_PORTS + 1]; |
ec693d47 AV |
374 | struct cyclecounter cycles; |
375 | struct timecounter clock; | |
376 | unsigned long last_overflow_check; | |
b6c39bfc | 377 | unsigned long overflow_period; |
c27a02cd YP |
378 | }; |
379 | ||
380 | ||
381 | struct mlx4_en_rss_map { | |
c27a02cd | 382 | int base_qpn; |
b6b912e0 YP |
383 | struct mlx4_qp qps[MAX_RX_RINGS]; |
384 | enum mlx4_qp_state state[MAX_RX_RINGS]; | |
c27a02cd YP |
385 | struct mlx4_qp indir_qp; |
386 | enum mlx4_qp_state indir_state; | |
387 | }; | |
388 | ||
e7c1c2c4 YP |
389 | struct mlx4_en_port_state { |
390 | int link_state; | |
391 | int link_speed; | |
392 | int transciver; | |
393 | }; | |
394 | ||
c27a02cd YP |
395 | struct mlx4_en_pkt_stats { |
396 | unsigned long broadcast; | |
397 | unsigned long rx_prio[8]; | |
398 | unsigned long tx_prio[8]; | |
399 | #define NUM_PKT_STATS 17 | |
400 | }; | |
401 | ||
402 | struct mlx4_en_port_stats { | |
c27a02cd YP |
403 | unsigned long tso_packets; |
404 | unsigned long queue_stopped; | |
405 | unsigned long wake_queue; | |
406 | unsigned long tx_timeout; | |
407 | unsigned long rx_alloc_failed; | |
408 | unsigned long rx_chksum_good; | |
409 | unsigned long rx_chksum_none; | |
410 | unsigned long tx_chksum_offload; | |
d61702f1 | 411 | #define NUM_PORT_STATS 8 |
c27a02cd YP |
412 | }; |
413 | ||
414 | struct mlx4_en_perf_stats { | |
415 | u32 tx_poll; | |
416 | u64 tx_pktsz_avg; | |
417 | u32 inflight_avg; | |
418 | u16 tx_coal_avg; | |
419 | u16 rx_coal_avg; | |
420 | u32 napi_quota; | |
421 | #define NUM_PERF_COUNTERS 6 | |
422 | }; | |
423 | ||
6d199937 YP |
424 | enum mlx4_en_mclist_act { |
425 | MCLIST_NONE, | |
426 | MCLIST_REM, | |
427 | MCLIST_ADD, | |
428 | }; | |
429 | ||
430 | struct mlx4_en_mc_list { | |
431 | struct list_head list; | |
432 | enum mlx4_en_mclist_act action; | |
433 | u8 addr[ETH_ALEN]; | |
0ff1fb65 | 434 | u64 reg_id; |
6d199937 YP |
435 | }; |
436 | ||
c27a02cd YP |
437 | struct mlx4_en_frag_info { |
438 | u16 frag_size; | |
439 | u16 frag_prefix_size; | |
440 | u16 frag_stride; | |
441 | u16 frag_align; | |
442 | u16 last_offset; | |
443 | ||
444 | }; | |
445 | ||
564c274c AV |
446 | #ifdef CONFIG_MLX4_EN_DCB |
447 | /* Minimal TC BW - setting to 0 will block traffic */ | |
448 | #define MLX4_EN_BW_MIN 1 | |
449 | #define MLX4_EN_BW_MAX 100 /* Utilize 100% of the line */ | |
450 | ||
451 | #define MLX4_EN_TC_ETS 7 | |
452 | ||
453 | #endif | |
454 | ||
82067281 | 455 | struct ethtool_flow_id { |
0d256c0e | 456 | struct list_head list; |
82067281 HHZ |
457 | struct ethtool_rx_flow_spec flow_spec; |
458 | u64 id; | |
459 | }; | |
460 | ||
79aeaccd YB |
461 | enum { |
462 | MLX4_EN_FLAG_PROMISC = (1 << 0), | |
463 | MLX4_EN_FLAG_MC_PROMISC = (1 << 1), | |
464 | /* whether we need to enable hardware loopback by putting dmac | |
465 | * in Tx WQE | |
466 | */ | |
467 | MLX4_EN_FLAG_ENABLE_HW_LOOPBACK = (1 << 2), | |
468 | /* whether we need to drop packets that hardware loopback-ed */ | |
cc5387f7 YB |
469 | MLX4_EN_FLAG_RX_FILTER_NEEDED = (1 << 3), |
470 | MLX4_EN_FLAG_FORCE_PROMISC = (1 << 4) | |
79aeaccd YB |
471 | }; |
472 | ||
c07cb4b0 YB |
473 | #define MLX4_EN_MAC_HASH_SIZE (1 << BITS_PER_BYTE) |
474 | #define MLX4_EN_MAC_HASH_IDX 5 | |
475 | ||
c27a02cd YP |
476 | struct mlx4_en_priv { |
477 | struct mlx4_en_dev *mdev; | |
478 | struct mlx4_en_port_profile *prof; | |
479 | struct net_device *dev; | |
f1b553fb | 480 | unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)]; |
c27a02cd YP |
481 | struct net_device_stats stats; |
482 | struct net_device_stats ret_stats; | |
e7c1c2c4 | 483 | struct mlx4_en_port_state port_state; |
c27a02cd | 484 | spinlock_t stats_lock; |
82067281 | 485 | struct ethtool_flow_id ethtool_rules[MAX_NUM_OF_FS_RULES]; |
0d256c0e HHZ |
486 | /* To allow rules removal while port is going down */ |
487 | struct list_head ethtool_list; | |
c27a02cd | 488 | |
6b4d8d9f | 489 | unsigned long last_moder_packets[MAX_RX_RINGS]; |
c27a02cd | 490 | unsigned long last_moder_tx_packets; |
6b4d8d9f | 491 | unsigned long last_moder_bytes[MAX_RX_RINGS]; |
c27a02cd | 492 | unsigned long last_moder_jiffies; |
6b4d8d9f | 493 | int last_moder_time[MAX_RX_RINGS]; |
c27a02cd YP |
494 | u16 rx_usecs; |
495 | u16 rx_frames; | |
496 | u16 tx_usecs; | |
497 | u16 tx_frames; | |
498 | u32 pkt_rate_low; | |
499 | u16 rx_usecs_low; | |
500 | u32 pkt_rate_high; | |
501 | u16 rx_usecs_high; | |
502 | u16 sample_interval; | |
503 | u16 adaptive_rx_coal; | |
504 | u32 msg_enable; | |
e7c1c2c4 YP |
505 | u32 loopback_ok; |
506 | u32 validate_loopback; | |
c27a02cd YP |
507 | |
508 | struct mlx4_hwq_resources res; | |
509 | int link_state; | |
510 | int last_link_state; | |
511 | bool port_up; | |
512 | int port; | |
513 | int registered; | |
514 | int allocated; | |
515 | int stride; | |
6bbb6d99 | 516 | unsigned char prev_mac[ETH_ALEN + 2]; |
c27a02cd YP |
517 | int mac_index; |
518 | unsigned max_mtu; | |
519 | int base_qpn; | |
08ff3235 | 520 | int cqe_factor; |
c27a02cd YP |
521 | |
522 | struct mlx4_en_rss_map rss_map; | |
4ef2a435 | 523 | __be32 ctrl_flags; |
c27a02cd | 524 | u32 flags; |
d317966b | 525 | u8 num_tx_rings_p_up; |
c27a02cd YP |
526 | u32 tx_ring_num; |
527 | u32 rx_ring_num; | |
528 | u32 rx_skb_size; | |
529 | struct mlx4_en_frag_info frag_info[MLX4_EN_MAX_RX_FRAGS]; | |
530 | u16 num_frags; | |
531 | u16 log_rx_info; | |
532 | ||
bc6a4744 | 533 | struct mlx4_en_tx_ring *tx_ring; |
c27a02cd | 534 | struct mlx4_en_rx_ring rx_ring[MAX_RX_RINGS]; |
bc6a4744 | 535 | struct mlx4_en_cq *tx_cq; |
c27a02cd | 536 | struct mlx4_en_cq rx_cq[MAX_RX_RINGS]; |
cabdc8ee | 537 | struct mlx4_qp drop_qp; |
0eb74fdd | 538 | struct work_struct rx_mode_task; |
c27a02cd YP |
539 | struct work_struct watchdog_task; |
540 | struct work_struct linkstate_task; | |
541 | struct delayed_work stats_task; | |
b6c39bfc | 542 | struct delayed_work service_task; |
c27a02cd YP |
543 | struct mlx4_en_perf_stats pstats; |
544 | struct mlx4_en_pkt_stats pkstats; | |
545 | struct mlx4_en_port_stats port_stats; | |
93ece0c1 | 546 | u64 stats_bitmap; |
6d199937 YP |
547 | struct list_head mc_list; |
548 | struct list_head curr_list; | |
0ff1fb65 | 549 | u64 broadcast_id; |
c27a02cd | 550 | struct mlx4_en_stat_out_mbox hw_stats; |
4c3eb3ca | 551 | int vids[128]; |
14c07b13 | 552 | bool wol; |
ebf8c9aa | 553 | struct device *ddev; |
044ca2a5 | 554 | int base_tx_qpn; |
c07cb4b0 | 555 | struct hlist_head mac_hash[MLX4_EN_MAC_HASH_SIZE]; |
ec693d47 | 556 | struct hwtstamp_config hwtstamp_config; |
564c274c AV |
557 | |
558 | #ifdef CONFIG_MLX4_EN_DCB | |
559 | struct ieee_ets ets; | |
109d2446 | 560 | u16 maxrate[IEEE_8021QAZ_MAX_TCS]; |
564c274c | 561 | #endif |
1eb8c695 AV |
562 | #ifdef CONFIG_RFS_ACCEL |
563 | spinlock_t filters_lock; | |
564 | int last_filter_id; | |
565 | struct list_head filters; | |
566 | struct hlist_head filter_hash[1 << MLX4_EN_FILTER_HASH_SHIFT]; | |
567 | #endif | |
568 | ||
14c07b13 YP |
569 | }; |
570 | ||
571 | enum mlx4_en_wol { | |
572 | MLX4_EN_WOL_MAGIC = (1ULL << 61), | |
573 | MLX4_EN_WOL_ENABLED = (1ULL << 62), | |
c27a02cd YP |
574 | }; |
575 | ||
16a10ffd | 576 | struct mlx4_mac_entry { |
c07cb4b0 | 577 | struct hlist_node hlist; |
16a10ffd YB |
578 | unsigned char mac[ETH_ALEN + 2]; |
579 | u64 reg_id; | |
c07cb4b0 | 580 | struct rcu_head rcu; |
16a10ffd YB |
581 | }; |
582 | ||
9e77a2b8 AV |
583 | #ifdef CONFIG_NET_LL_RX_POLL |
584 | static inline void mlx4_en_cq_init_lock(struct mlx4_en_cq *cq) | |
585 | { | |
586 | spin_lock_init(&cq->poll_lock); | |
587 | cq->state = MLX4_EN_CQ_STATE_IDLE; | |
588 | } | |
589 | ||
590 | /* called from the device poll rutine to get ownership of a cq */ | |
591 | static inline bool mlx4_en_cq_lock_napi(struct mlx4_en_cq *cq) | |
592 | { | |
593 | int rc = true; | |
594 | spin_lock(&cq->poll_lock); | |
595 | if (cq->state & MLX4_CQ_LOCKED) { | |
596 | WARN_ON(cq->state & MLX4_EN_CQ_STATE_NAPI); | |
597 | cq->state |= MLX4_EN_CQ_STATE_NAPI_YIELD; | |
598 | rc = false; | |
599 | } else | |
600 | /* we don't care if someone yielded */ | |
601 | cq->state = MLX4_EN_CQ_STATE_NAPI; | |
602 | spin_unlock(&cq->poll_lock); | |
603 | return rc; | |
604 | } | |
605 | ||
606 | /* returns true is someone tried to get the cq while napi had it */ | |
607 | static inline bool mlx4_en_cq_unlock_napi(struct mlx4_en_cq *cq) | |
608 | { | |
609 | int rc = false; | |
610 | spin_lock(&cq->poll_lock); | |
611 | WARN_ON(cq->state & (MLX4_EN_CQ_STATE_POLL | | |
612 | MLX4_EN_CQ_STATE_NAPI_YIELD)); | |
613 | ||
614 | if (cq->state & MLX4_EN_CQ_STATE_POLL_YIELD) | |
615 | rc = true; | |
616 | cq->state = MLX4_EN_CQ_STATE_IDLE; | |
617 | spin_unlock(&cq->poll_lock); | |
618 | return rc; | |
619 | } | |
620 | ||
621 | /* called from mlx4_en_low_latency_poll() */ | |
622 | static inline bool mlx4_en_cq_lock_poll(struct mlx4_en_cq *cq) | |
623 | { | |
624 | int rc = true; | |
625 | spin_lock_bh(&cq->poll_lock); | |
626 | if ((cq->state & MLX4_CQ_LOCKED)) { | |
627 | struct net_device *dev = cq->dev; | |
628 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
629 | struct mlx4_en_rx_ring *rx_ring = &priv->rx_ring[cq->ring]; | |
630 | ||
631 | cq->state |= MLX4_EN_CQ_STATE_POLL_YIELD; | |
632 | rc = false; | |
8501841a | 633 | rx_ring->yields++; |
9e77a2b8 AV |
634 | } else |
635 | /* preserve yield marks */ | |
636 | cq->state |= MLX4_EN_CQ_STATE_POLL; | |
637 | spin_unlock_bh(&cq->poll_lock); | |
638 | return rc; | |
639 | } | |
640 | ||
641 | /* returns true if someone tried to get the cq while it was locked */ | |
642 | static inline bool mlx4_en_cq_unlock_poll(struct mlx4_en_cq *cq) | |
643 | { | |
644 | int rc = false; | |
645 | spin_lock_bh(&cq->poll_lock); | |
646 | WARN_ON(cq->state & (MLX4_EN_CQ_STATE_NAPI)); | |
647 | ||
648 | if (cq->state & MLX4_EN_CQ_STATE_POLL_YIELD) | |
649 | rc = true; | |
650 | cq->state = MLX4_EN_CQ_STATE_IDLE; | |
651 | spin_unlock_bh(&cq->poll_lock); | |
652 | return rc; | |
653 | } | |
654 | ||
655 | /* true if a socket is polling, even if it did not get the lock */ | |
656 | static inline bool mlx4_en_cq_ll_polling(struct mlx4_en_cq *cq) | |
657 | { | |
658 | WARN_ON(!(cq->state & MLX4_CQ_LOCKED)); | |
659 | return cq->state & CQ_USER_PEND; | |
660 | } | |
661 | #else | |
662 | static inline void mlx4_en_cq_init_lock(struct mlx4_en_cq *cq) | |
663 | { | |
664 | } | |
665 | ||
666 | static inline bool mlx4_en_cq_lock_napi(struct mlx4_en_cq *cq) | |
667 | { | |
668 | return true; | |
669 | } | |
670 | ||
671 | static inline bool mlx4_en_cq_unlock_napi(struct mlx4_en_cq *cq) | |
672 | { | |
673 | return false; | |
674 | } | |
675 | ||
676 | static inline bool mlx4_en_cq_lock_poll(struct mlx4_en_cq *cq) | |
677 | { | |
678 | return false; | |
679 | } | |
680 | ||
681 | static inline bool mlx4_en_cq_unlock_poll(struct mlx4_en_cq *cq) | |
682 | { | |
683 | return false; | |
684 | } | |
685 | ||
686 | static inline bool mlx4_en_cq_ll_polling(struct mlx4_en_cq *cq) | |
687 | { | |
688 | return false; | |
689 | } | |
690 | #endif /* CONFIG_NET_LL_RX_POLL */ | |
691 | ||
0d9fdaa9 | 692 | #define MLX4_EN_WOL_DO_MODIFY (1ULL << 63) |
c27a02cd | 693 | |
79aeaccd YB |
694 | void mlx4_en_update_loopback_state(struct net_device *dev, |
695 | netdev_features_t features); | |
696 | ||
c27a02cd YP |
697 | void mlx4_en_destroy_netdev(struct net_device *dev); |
698 | int mlx4_en_init_netdev(struct mlx4_en_dev *mdev, int port, | |
699 | struct mlx4_en_port_profile *prof); | |
700 | ||
18cc42a3 | 701 | int mlx4_en_start_port(struct net_device *dev); |
3484aac1 | 702 | void mlx4_en_stop_port(struct net_device *dev, int detach); |
18cc42a3 | 703 | |
fe0af03c | 704 | void mlx4_en_free_resources(struct mlx4_en_priv *priv); |
18cc42a3 YP |
705 | int mlx4_en_alloc_resources(struct mlx4_en_priv *priv); |
706 | ||
c27a02cd YP |
707 | int mlx4_en_create_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq, |
708 | int entries, int ring, enum cq_type mode); | |
fe0af03c | 709 | void mlx4_en_destroy_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); |
76532d0c AG |
710 | int mlx4_en_activate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq, |
711 | int cq_idx); | |
c27a02cd YP |
712 | void mlx4_en_deactivate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); |
713 | int mlx4_en_set_cq_moder(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
714 | int mlx4_en_arm_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
715 | ||
c27a02cd | 716 | void mlx4_en_tx_irq(struct mlx4_cq *mcq); |
f813cad8 | 717 | u16 mlx4_en_select_queue(struct net_device *dev, struct sk_buff *skb); |
61357325 | 718 | netdev_tx_t mlx4_en_xmit(struct sk_buff *skb, struct net_device *dev); |
c27a02cd YP |
719 | |
720 | int mlx4_en_create_tx_ring(struct mlx4_en_priv *priv, struct mlx4_en_tx_ring *ring, | |
87a5c389 | 721 | int qpn, u32 size, u16 stride); |
c27a02cd YP |
722 | void mlx4_en_destroy_tx_ring(struct mlx4_en_priv *priv, struct mlx4_en_tx_ring *ring); |
723 | int mlx4_en_activate_tx_ring(struct mlx4_en_priv *priv, | |
724 | struct mlx4_en_tx_ring *ring, | |
0e98b523 | 725 | int cq, int user_prio); |
c27a02cd YP |
726 | void mlx4_en_deactivate_tx_ring(struct mlx4_en_priv *priv, |
727 | struct mlx4_en_tx_ring *ring); | |
728 | ||
729 | int mlx4_en_create_rx_ring(struct mlx4_en_priv *priv, | |
730 | struct mlx4_en_rx_ring *ring, | |
731 | u32 size, u16 stride); | |
732 | void mlx4_en_destroy_rx_ring(struct mlx4_en_priv *priv, | |
68355f71 TLSC |
733 | struct mlx4_en_rx_ring *ring, |
734 | u32 size, u16 stride); | |
c27a02cd YP |
735 | int mlx4_en_activate_rx_rings(struct mlx4_en_priv *priv); |
736 | void mlx4_en_deactivate_rx_ring(struct mlx4_en_priv *priv, | |
737 | struct mlx4_en_rx_ring *ring); | |
738 | int mlx4_en_process_rx_cq(struct net_device *dev, | |
739 | struct mlx4_en_cq *cq, | |
740 | int budget); | |
741 | int mlx4_en_poll_rx_cq(struct napi_struct *napi, int budget); | |
742 | void mlx4_en_fill_qp_context(struct mlx4_en_priv *priv, int size, int stride, | |
0e98b523 AV |
743 | int is_tx, int rss, int qpn, int cqn, int user_prio, |
744 | struct mlx4_qp_context *context); | |
966508f7 | 745 | void mlx4_en_sqp_event(struct mlx4_qp *qp, enum mlx4_event event); |
c27a02cd YP |
746 | int mlx4_en_map_buffer(struct mlx4_buf *buf); |
747 | void mlx4_en_unmap_buffer(struct mlx4_buf *buf); | |
748 | ||
749 | void mlx4_en_calc_rx_buf(struct net_device *dev); | |
c27a02cd YP |
750 | int mlx4_en_config_rss_steer(struct mlx4_en_priv *priv); |
751 | void mlx4_en_release_rss_steer(struct mlx4_en_priv *priv); | |
cabdc8ee HHZ |
752 | int mlx4_en_create_drop_qp(struct mlx4_en_priv *priv); |
753 | void mlx4_en_destroy_drop_qp(struct mlx4_en_priv *priv); | |
c27a02cd | 754 | int mlx4_en_free_tx_buf(struct net_device *dev, struct mlx4_en_tx_ring *ring); |
c27a02cd YP |
755 | void mlx4_en_rx_irq(struct mlx4_cq *mcq); |
756 | ||
757 | int mlx4_SET_MCAST_FLTR(struct mlx4_dev *dev, u8 port, u64 mac, u64 clear, u8 mode); | |
f1b553fb | 758 | int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, struct mlx4_en_priv *priv); |
c27a02cd YP |
759 | |
760 | int mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset); | |
e7c1c2c4 YP |
761 | int mlx4_en_QUERY_PORT(struct mlx4_en_dev *mdev, u8 port); |
762 | ||
564c274c AV |
763 | #ifdef CONFIG_MLX4_EN_DCB |
764 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_ops; | |
540b3a39 | 765 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_pfc_ops; |
564c274c AV |
766 | #endif |
767 | ||
d317966b AV |
768 | int mlx4_en_setup_tc(struct net_device *dev, u8 up); |
769 | ||
1eb8c695 AV |
770 | #ifdef CONFIG_RFS_ACCEL |
771 | void mlx4_en_cleanup_filters(struct mlx4_en_priv *priv, | |
772 | struct mlx4_en_rx_ring *rx_ring); | |
773 | #endif | |
774 | ||
e7c1c2c4 YP |
775 | #define MLX4_EN_NUM_SELF_TEST 5 |
776 | void mlx4_en_ex_selftest(struct net_device *dev, u32 *flags, u64 *buf); | |
777 | u64 mlx4_en_mac_to_u64(u8 *addr); | |
b6c39bfc | 778 | void mlx4_en_ptp_overflow_check(struct mlx4_en_dev *mdev); |
c27a02cd YP |
779 | |
780 | /* | |
ec693d47 AV |
781 | * Functions for time stamping |
782 | */ | |
783 | u64 mlx4_en_get_cqe_ts(struct mlx4_cqe *cqe); | |
784 | void mlx4_en_fill_hwtstamps(struct mlx4_en_dev *mdev, | |
785 | struct skb_shared_hwtstamps *hwts, | |
786 | u64 timestamp); | |
787 | void mlx4_en_init_timestamp(struct mlx4_en_dev *mdev); | |
788 | int mlx4_en_timestamp_config(struct net_device *dev, | |
789 | int tx_type, | |
790 | int rx_filter); | |
791 | ||
792 | /* Globals | |
c27a02cd YP |
793 | */ |
794 | extern const struct ethtool_ops mlx4_en_ethtool_ops; | |
0a645e80 JP |
795 | |
796 | ||
797 | ||
798 | /* | |
799 | * printk / logging functions | |
800 | */ | |
801 | ||
b9075fa9 | 802 | __printf(3, 4) |
0a645e80 | 803 | int en_print(const char *level, const struct mlx4_en_priv *priv, |
b9075fa9 | 804 | const char *format, ...); |
0a645e80 JP |
805 | |
806 | #define en_dbg(mlevel, priv, format, arg...) \ | |
807 | do { \ | |
808 | if (NETIF_MSG_##mlevel & priv->msg_enable) \ | |
809 | en_print(KERN_DEBUG, priv, format, ##arg); \ | |
810 | } while (0) | |
811 | #define en_warn(priv, format, arg...) \ | |
812 | en_print(KERN_WARNING, priv, format, ##arg) | |
813 | #define en_err(priv, format, arg...) \ | |
814 | en_print(KERN_ERR, priv, format, ##arg) | |
e5cc44b2 YP |
815 | #define en_info(priv, format, arg...) \ |
816 | en_print(KERN_INFO, priv, format, ## arg) | |
0a645e80 JP |
817 | |
818 | #define mlx4_err(mdev, format, arg...) \ | |
819 | pr_err("%s %s: " format, DRV_NAME, \ | |
820 | dev_name(&mdev->pdev->dev), ##arg) | |
821 | #define mlx4_info(mdev, format, arg...) \ | |
822 | pr_info("%s %s: " format, DRV_NAME, \ | |
823 | dev_name(&mdev->pdev->dev), ##arg) | |
824 | #define mlx4_warn(mdev, format, arg...) \ | |
825 | pr_warning("%s %s: " format, DRV_NAME, \ | |
826 | dev_name(&mdev->pdev->dev), ##arg) | |
827 | ||
c27a02cd | 828 | #endif |