Commit | Line | Data |
---|---|---|
c27a02cd YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | * | |
32 | */ | |
33 | ||
34 | #ifndef _MLX4_EN_H_ | |
35 | #define _MLX4_EN_H_ | |
36 | ||
f1b553fb | 37 | #include <linux/bitops.h> |
c27a02cd YP |
38 | #include <linux/compiler.h> |
39 | #include <linux/list.h> | |
40 | #include <linux/mutex.h> | |
41 | #include <linux/netdevice.h> | |
f1b553fb | 42 | #include <linux/if_vlan.h> |
ec693d47 | 43 | #include <linux/net_tstamp.h> |
564c274c AV |
44 | #ifdef CONFIG_MLX4_EN_DCB |
45 | #include <linux/dcbnl.h> | |
46 | #endif | |
1eb8c695 | 47 | #include <linux/cpu_rmap.h> |
ad7d4eae | 48 | #include <linux/ptp_clock_kernel.h> |
c27a02cd YP |
49 | |
50 | #include <linux/mlx4/device.h> | |
51 | #include <linux/mlx4/qp.h> | |
52 | #include <linux/mlx4/cq.h> | |
53 | #include <linux/mlx4/srq.h> | |
54 | #include <linux/mlx4/doorbell.h> | |
e7c1c2c4 | 55 | #include <linux/mlx4/cmd.h> |
c27a02cd YP |
56 | |
57 | #include "en_port.h" | |
58 | ||
59 | #define DRV_NAME "mlx4_en" | |
169a1d85 AV |
60 | #define DRV_VERSION "2.2-1" |
61 | #define DRV_RELDATE "Feb 2014" | |
c27a02cd | 62 | |
c27a02cd YP |
63 | #define MLX4_EN_MSG_LEVEL (NETIF_MSG_LINK | NETIF_MSG_IFDOWN) |
64 | ||
c27a02cd YP |
65 | /* |
66 | * Device constants | |
67 | */ | |
68 | ||
69 | ||
70 | #define MLX4_EN_PAGE_SHIFT 12 | |
71 | #define MLX4_EN_PAGE_SIZE (1 << MLX4_EN_PAGE_SHIFT) | |
d317966b AV |
72 | #define DEF_RX_RINGS 16 |
73 | #define MAX_RX_RINGS 128 | |
1fb9876e | 74 | #define MIN_RX_RINGS 4 |
c27a02cd YP |
75 | #define TXBB_SIZE 64 |
76 | #define HEADROOM (2048 / TXBB_SIZE + 1) | |
c27a02cd YP |
77 | #define STAMP_STRIDE 64 |
78 | #define STAMP_DWORDS (STAMP_STRIDE / 4) | |
79 | #define STAMP_SHIFT 31 | |
80 | #define STAMP_VAL 0x7fffffff | |
81 | #define STATS_DELAY (HZ / 4) | |
b6c39bfc | 82 | #define SERVICE_TASK_DELAY (HZ / 4) |
82067281 | 83 | #define MAX_NUM_OF_FS_RULES 256 |
c27a02cd | 84 | |
1eb8c695 AV |
85 | #define MLX4_EN_FILTER_HASH_SHIFT 4 |
86 | #define MLX4_EN_FILTER_EXPIRY_QUOTA 60 | |
87 | ||
c27a02cd YP |
88 | /* Typical TSO descriptor with 16 gather entries is 352 bytes... */ |
89 | #define MAX_DESC_SIZE 512 | |
90 | #define MAX_DESC_TXBBS (MAX_DESC_SIZE / TXBB_SIZE) | |
91 | ||
92 | /* | |
93 | * OS related constants and tunables | |
94 | */ | |
95 | ||
0fef9d03 AV |
96 | #define MLX4_EN_PRIV_FLAGS_BLUEFLAME 1 |
97 | ||
c27a02cd YP |
98 | #define MLX4_EN_WATCHDOG_TIMEOUT (15 * HZ) |
99 | ||
117980c4 TLSC |
100 | /* Use the maximum between 16384 and a single page */ |
101 | #define MLX4_EN_ALLOC_SIZE PAGE_ALIGN(16384) | |
51151a16 ED |
102 | |
103 | #define MLX4_EN_ALLOC_PREFER_ORDER PAGE_ALLOC_COSTLY_ORDER | |
c27a02cd | 104 | |
e6309cff | 105 | /* Receive fragment sizes; we use at most 3 fragments (for 9600 byte MTU |
c27a02cd YP |
106 | * and 4K allocations) */ |
107 | enum { | |
e6309cff ED |
108 | FRAG_SZ0 = 1536 - NET_IP_ALIGN, |
109 | FRAG_SZ1 = 4096, | |
c27a02cd YP |
110 | FRAG_SZ2 = 4096, |
111 | FRAG_SZ3 = MLX4_EN_ALLOC_SIZE | |
112 | }; | |
113 | #define MLX4_EN_MAX_RX_FRAGS 4 | |
114 | ||
bd531e36 YP |
115 | /* Maximum ring sizes */ |
116 | #define MLX4_EN_MAX_TX_SIZE 8192 | |
117 | #define MLX4_EN_MAX_RX_SIZE 8192 | |
118 | ||
4cce66cd | 119 | /* Minimum ring size for our page-allocation scheme to work */ |
c27a02cd YP |
120 | #define MLX4_EN_MIN_RX_SIZE (MLX4_EN_ALLOC_SIZE / SMP_CACHE_BYTES) |
121 | #define MLX4_EN_MIN_TX_SIZE (4096 / TXBB_SIZE) | |
122 | ||
f813cad8 | 123 | #define MLX4_EN_SMALL_PKT_SIZE 64 |
ea1c1af1 | 124 | #define MLX4_EN_MIN_TX_RING_P_UP 1 |
bc6a4744 | 125 | #define MLX4_EN_MAX_TX_RING_P_UP 32 |
564c274c | 126 | #define MLX4_EN_NUM_UP 8 |
f813cad8 | 127 | #define MLX4_EN_DEF_TX_RING_SIZE 512 |
c27a02cd | 128 | #define MLX4_EN_DEF_RX_RING_SIZE 1024 |
d317966b AV |
129 | #define MAX_TX_RINGS (MLX4_EN_MAX_TX_RING_P_UP * \ |
130 | MLX4_EN_NUM_UP) | |
c27a02cd | 131 | |
fbc6daf1 AV |
132 | #define MLX4_EN_DEFAULT_TX_WORK 256 |
133 | ||
3db36fb2 YP |
134 | /* Target number of packets to coalesce with interrupt moderation */ |
135 | #define MLX4_EN_RX_COAL_TARGET 44 | |
c27a02cd YP |
136 | #define MLX4_EN_RX_COAL_TIME 0x10 |
137 | ||
e22979d9 | 138 | #define MLX4_EN_TX_COAL_PKTS 16 |
ecfd2ce1 | 139 | #define MLX4_EN_TX_COAL_TIME 0x10 |
c27a02cd YP |
140 | |
141 | #define MLX4_EN_RX_RATE_LOW 400000 | |
142 | #define MLX4_EN_RX_COAL_TIME_LOW 0 | |
143 | #define MLX4_EN_RX_RATE_HIGH 450000 | |
144 | #define MLX4_EN_RX_COAL_TIME_HIGH 128 | |
145 | #define MLX4_EN_RX_SIZE_THRESH 1024 | |
146 | #define MLX4_EN_RX_RATE_THRESH (1000000 / MLX4_EN_RX_COAL_TIME_HIGH) | |
147 | #define MLX4_EN_SAMPLE_INTERVAL 0 | |
46afd0fb | 148 | #define MLX4_EN_AVG_PKT_SMALL 256 |
c27a02cd YP |
149 | |
150 | #define MLX4_EN_AUTO_CONF 0xffff | |
151 | ||
152 | #define MLX4_EN_DEF_RX_PAUSE 1 | |
153 | #define MLX4_EN_DEF_TX_PAUSE 1 | |
154 | ||
af901ca1 | 155 | /* Interval between successive polls in the Tx routine when polling is used |
c27a02cd YP |
156 | instead of interrupts (in per-core Tx rings) - should be power of 2 */ |
157 | #define MLX4_EN_TX_POLL_MODER 16 | |
158 | #define MLX4_EN_TX_POLL_TIMEOUT (HZ / 4) | |
159 | ||
c27a02cd YP |
160 | #define SMALL_PACKET_SIZE (256 - NET_IP_ALIGN) |
161 | #define HEADER_COPY_SIZE (128 - NET_IP_ALIGN) | |
e7c1c2c4 | 162 | #define MLX4_LOOPBACK_TEST_PAYLOAD (HEADER_COPY_SIZE - ETH_HLEN) |
c27a02cd YP |
163 | |
164 | #define MLX4_EN_MIN_MTU 46 | |
165 | #define ETH_BCAST 0xffffffffffffULL | |
166 | ||
e7c1c2c4 YP |
167 | #define MLX4_EN_LOOPBACK_RETRIES 5 |
168 | #define MLX4_EN_LOOPBACK_TIMEOUT 100 | |
169 | ||
c27a02cd YP |
170 | #ifdef MLX4_EN_PERF_STAT |
171 | /* Number of samples to 'average' */ | |
172 | #define AVG_SIZE 128 | |
173 | #define AVG_FACTOR 1024 | |
174 | #define NUM_PERF_STATS NUM_PERF_COUNTERS | |
175 | ||
176 | #define INC_PERF_COUNTER(cnt) (++(cnt)) | |
177 | #define ADD_PERF_COUNTER(cnt, add) ((cnt) += (add)) | |
178 | #define AVG_PERF_COUNTER(cnt, sample) \ | |
179 | ((cnt) = ((cnt) * (AVG_SIZE - 1) + (sample) * AVG_FACTOR) / AVG_SIZE) | |
180 | #define GET_PERF_COUNTER(cnt) (cnt) | |
181 | #define GET_AVG_PERF_COUNTER(cnt) ((cnt) / AVG_FACTOR) | |
182 | ||
183 | #else | |
184 | ||
185 | #define NUM_PERF_STATS 0 | |
186 | #define INC_PERF_COUNTER(cnt) do {} while (0) | |
187 | #define ADD_PERF_COUNTER(cnt, add) do {} while (0) | |
188 | #define AVG_PERF_COUNTER(cnt, sample) do {} while (0) | |
189 | #define GET_PERF_COUNTER(cnt) (0) | |
190 | #define GET_AVG_PERF_COUNTER(cnt) (0) | |
191 | #endif /* MLX4_EN_PERF_STAT */ | |
192 | ||
b97b33a3 EE |
193 | /* Constants for TX flow */ |
194 | enum { | |
195 | MAX_INLINE = 104, /* 128 - 16 - 4 - 4 */ | |
196 | MAX_BF = 256, | |
197 | MIN_PKT_LEN = 17, | |
198 | }; | |
199 | ||
c27a02cd YP |
200 | /* |
201 | * Configurables | |
202 | */ | |
203 | ||
204 | enum cq_type { | |
205 | RX = 0, | |
206 | TX = 1, | |
207 | }; | |
208 | ||
209 | ||
210 | /* | |
211 | * Useful macros | |
212 | */ | |
213 | #define ROUNDUP_LOG2(x) ilog2(roundup_pow_of_two(x)) | |
214 | #define XNOR(x, y) (!(x) == !(y)) | |
c27a02cd YP |
215 | |
216 | ||
217 | struct mlx4_en_tx_info { | |
218 | struct sk_buff *skb; | |
3d03641c ED |
219 | dma_addr_t map0_dma; |
220 | u32 map0_byte_count; | |
98b16349 ED |
221 | u32 nr_txbb; |
222 | u32 nr_bytes; | |
223 | u8 linear; | |
224 | u8 data_offset; | |
225 | u8 inl; | |
226 | u8 ts_requested; | |
3d03641c | 227 | u8 nr_maps; |
98b16349 | 228 | } ____cacheline_aligned_in_smp; |
c27a02cd YP |
229 | |
230 | ||
231 | #define MLX4_EN_BIT_DESC_OWN 0x80000000 | |
232 | #define CTRL_SIZE sizeof(struct mlx4_wqe_ctrl_seg) | |
233 | #define MLX4_EN_MEMTYPE_PAD 0x100 | |
234 | #define DS_SIZE sizeof(struct mlx4_wqe_data_seg) | |
235 | ||
236 | ||
237 | struct mlx4_en_tx_desc { | |
238 | struct mlx4_wqe_ctrl_seg ctrl; | |
239 | union { | |
240 | struct mlx4_wqe_data_seg data; /* at least one data segment */ | |
241 | struct mlx4_wqe_lso_seg lso; | |
242 | struct mlx4_wqe_inline_seg inl; | |
243 | }; | |
244 | }; | |
245 | ||
246 | #define MLX4_EN_USE_SRQ 0x01000000 | |
247 | ||
725c8999 YP |
248 | #define MLX4_EN_CX3_LOW_ID 0x1000 |
249 | #define MLX4_EN_CX3_HIGH_ID 0x1005 | |
250 | ||
c27a02cd | 251 | struct mlx4_en_rx_alloc { |
51151a16 ED |
252 | struct page *page; |
253 | dma_addr_t dma; | |
70fbe079 AV |
254 | u32 page_offset; |
255 | u32 page_size; | |
c27a02cd YP |
256 | }; |
257 | ||
258 | struct mlx4_en_tx_ring { | |
98b16349 ED |
259 | /* cache line used and dirtied in tx completion |
260 | * (mlx4_en_free_tx_buf()) | |
261 | */ | |
262 | u32 last_nr_txbb; | |
263 | u32 cons; | |
264 | unsigned long wake_queue; | |
265 | ||
266 | /* cache line used and dirtied in mlx4_en_xmit() */ | |
267 | u32 prod ____cacheline_aligned_in_smp; | |
268 | unsigned long bytes; | |
269 | unsigned long packets; | |
270 | unsigned long tx_csum; | |
271 | unsigned long tso_packets; | |
272 | unsigned long xmit_more; | |
273 | struct mlx4_bf bf; | |
274 | unsigned long queue_stopped; | |
275 | ||
276 | /* Following part should be mostly read */ | |
277 | cpumask_t affinity_mask; | |
278 | struct mlx4_qp qp; | |
c27a02cd | 279 | struct mlx4_hwq_resources wqres; |
98b16349 ED |
280 | u32 size; /* number of TXBBs */ |
281 | u32 size_mask; | |
282 | u16 stride; | |
283 | u16 cqn; /* index of port CQ associated with this ring */ | |
284 | u32 buf_size; | |
6a4e8121 ED |
285 | __be32 doorbell_qpn; |
286 | __be32 mr_key; | |
98b16349 ED |
287 | void *buf; |
288 | struct mlx4_en_tx_info *tx_info; | |
289 | u8 *bounce_buf; | |
290 | struct mlx4_qp_context context; | |
291 | int qpn; | |
292 | enum mlx4_qp_state qp_state; | |
293 | u8 queue_index; | |
294 | bool bf_enabled; | |
295 | bool bf_alloced; | |
296 | struct netdev_queue *tx_queue; | |
297 | int hwtstamp_tx_type; | |
98b16349 | 298 | } ____cacheline_aligned_in_smp; |
c27a02cd YP |
299 | |
300 | struct mlx4_en_rx_desc { | |
c27a02cd YP |
301 | /* actual number of entries depends on rx ring stride */ |
302 | struct mlx4_wqe_data_seg data[0]; | |
303 | }; | |
304 | ||
305 | struct mlx4_en_rx_ring { | |
c27a02cd YP |
306 | struct mlx4_hwq_resources wqres; |
307 | struct mlx4_en_rx_alloc page_alloc[MLX4_EN_MAX_RX_FRAGS]; | |
c27a02cd YP |
308 | u32 size ; /* number of Rx descs*/ |
309 | u32 actual_size; | |
310 | u32 size_mask; | |
311 | u16 stride; | |
312 | u16 log_stride; | |
313 | u16 cqn; /* index of port CQ associated with this ring */ | |
314 | u32 prod; | |
315 | u32 cons; | |
316 | u32 buf_size; | |
4a5f4dd8 | 317 | u8 fcs_del; |
c27a02cd YP |
318 | void *buf; |
319 | void *rx_info; | |
320 | unsigned long bytes; | |
321 | unsigned long packets; | |
e0d1095a | 322 | #ifdef CONFIG_NET_RX_BUSY_POLL |
8501841a AV |
323 | unsigned long yields; |
324 | unsigned long misses; | |
325 | unsigned long cleaned; | |
326 | #endif | |
ad04378c YP |
327 | unsigned long csum_ok; |
328 | unsigned long csum_none; | |
ec693d47 | 329 | int hwtstamp_rx_filter; |
9e311e77 | 330 | cpumask_var_t affinity_mask; |
c27a02cd YP |
331 | }; |
332 | ||
c27a02cd YP |
333 | struct mlx4_en_cq { |
334 | struct mlx4_cq mcq; | |
335 | struct mlx4_hwq_resources wqres; | |
336 | int ring; | |
c27a02cd YP |
337 | struct net_device *dev; |
338 | struct napi_struct napi; | |
c27a02cd YP |
339 | int size; |
340 | int buf_size; | |
341 | unsigned vector; | |
342 | enum cq_type is_tx; | |
343 | u16 moder_time; | |
344 | u16 moder_cnt; | |
c27a02cd YP |
345 | struct mlx4_cqe *buf; |
346 | #define MLX4_EN_OPCODE_ERROR 0x1e | |
9e77a2b8 | 347 | |
e0d1095a | 348 | #ifdef CONFIG_NET_RX_BUSY_POLL |
9e77a2b8 AV |
349 | unsigned int state; |
350 | #define MLX4_EN_CQ_STATE_IDLE 0 | |
351 | #define MLX4_EN_CQ_STATE_NAPI 1 /* NAPI owns this CQ */ | |
352 | #define MLX4_EN_CQ_STATE_POLL 2 /* poll owns this CQ */ | |
353 | #define MLX4_CQ_LOCKED (MLX4_EN_CQ_STATE_NAPI | MLX4_EN_CQ_STATE_POLL) | |
354 | #define MLX4_EN_CQ_STATE_NAPI_YIELD 4 /* NAPI yielded this CQ */ | |
355 | #define MLX4_EN_CQ_STATE_POLL_YIELD 8 /* poll yielded this CQ */ | |
356 | #define CQ_YIELD (MLX4_EN_CQ_STATE_NAPI_YIELD | MLX4_EN_CQ_STATE_POLL_YIELD) | |
357 | #define CQ_USER_PEND (MLX4_EN_CQ_STATE_POLL | MLX4_EN_CQ_STATE_POLL_YIELD) | |
358 | spinlock_t poll_lock; /* protects from LLS/napi conflicts */ | |
e0d1095a | 359 | #endif /* CONFIG_NET_RX_BUSY_POLL */ |
35f6f453 | 360 | struct irq_desc *irq_desc; |
c27a02cd YP |
361 | }; |
362 | ||
363 | struct mlx4_en_port_profile { | |
364 | u32 flags; | |
365 | u32 tx_ring_num; | |
366 | u32 rx_ring_num; | |
367 | u32 tx_ring_size; | |
368 | u32 rx_ring_size; | |
d53b93f2 YP |
369 | u8 rx_pause; |
370 | u8 rx_ppp; | |
371 | u8 tx_pause; | |
372 | u8 tx_ppp; | |
93d3e367 | 373 | int rss_rings; |
b97b33a3 | 374 | int inline_thold; |
c27a02cd YP |
375 | }; |
376 | ||
377 | struct mlx4_en_profile { | |
378 | int rss_xor; | |
0533943c | 379 | int udp_rss; |
c27a02cd YP |
380 | u8 rss_mask; |
381 | u32 active_ports; | |
382 | u32 small_pkt_int; | |
c27a02cd | 383 | u8 no_reset; |
bc6a4744 | 384 | u8 num_tx_rings_p_up; |
c27a02cd YP |
385 | struct mlx4_en_port_profile prof[MLX4_MAX_PORTS + 1]; |
386 | }; | |
387 | ||
388 | struct mlx4_en_dev { | |
389 | struct mlx4_dev *dev; | |
390 | struct pci_dev *pdev; | |
391 | struct mutex state_lock; | |
392 | struct net_device *pndev[MLX4_MAX_PORTS + 1]; | |
393 | u32 port_cnt; | |
394 | bool device_up; | |
395 | struct mlx4_en_profile profile; | |
396 | u32 LSO_support; | |
397 | struct workqueue_struct *workqueue; | |
398 | struct device *dma_device; | |
399 | void __iomem *uar_map; | |
400 | struct mlx4_uar priv_uar; | |
401 | struct mlx4_mr mr; | |
402 | u32 priv_pdn; | |
403 | spinlock_t uar_lock; | |
d7e1a487 | 404 | u8 mac_removed[MLX4_MAX_PORTS + 1]; |
ad7d4eae SB |
405 | rwlock_t clock_lock; |
406 | u32 nominal_c_mult; | |
ec693d47 AV |
407 | struct cyclecounter cycles; |
408 | struct timecounter clock; | |
409 | unsigned long last_overflow_check; | |
b6c39bfc | 410 | unsigned long overflow_period; |
ad7d4eae SB |
411 | struct ptp_clock *ptp_clock; |
412 | struct ptp_clock_info ptp_clock_info; | |
c27a02cd YP |
413 | }; |
414 | ||
415 | ||
416 | struct mlx4_en_rss_map { | |
c27a02cd | 417 | int base_qpn; |
b6b912e0 YP |
418 | struct mlx4_qp qps[MAX_RX_RINGS]; |
419 | enum mlx4_qp_state state[MAX_RX_RINGS]; | |
c27a02cd YP |
420 | struct mlx4_qp indir_qp; |
421 | enum mlx4_qp_state indir_state; | |
422 | }; | |
423 | ||
2c762679 SM |
424 | enum mlx4_en_port_flag { |
425 | MLX4_EN_PORT_ANC = 1<<0, /* Auto-negotiation complete */ | |
426 | MLX4_EN_PORT_ANE = 1<<1, /* Auto-negotiation enabled */ | |
427 | }; | |
428 | ||
e7c1c2c4 YP |
429 | struct mlx4_en_port_state { |
430 | int link_state; | |
431 | int link_speed; | |
2c762679 SM |
432 | int transceiver; |
433 | u32 flags; | |
e7c1c2c4 YP |
434 | }; |
435 | ||
c27a02cd YP |
436 | struct mlx4_en_pkt_stats { |
437 | unsigned long broadcast; | |
438 | unsigned long rx_prio[8]; | |
439 | unsigned long tx_prio[8]; | |
440 | #define NUM_PKT_STATS 17 | |
441 | }; | |
442 | ||
443 | struct mlx4_en_port_stats { | |
c27a02cd | 444 | unsigned long tso_packets; |
9fab426d | 445 | unsigned long xmit_more; |
c27a02cd YP |
446 | unsigned long queue_stopped; |
447 | unsigned long wake_queue; | |
448 | unsigned long tx_timeout; | |
449 | unsigned long rx_alloc_failed; | |
450 | unsigned long rx_chksum_good; | |
451 | unsigned long rx_chksum_none; | |
452 | unsigned long tx_chksum_offload; | |
9fab426d | 453 | #define NUM_PORT_STATS 9 |
c27a02cd YP |
454 | }; |
455 | ||
456 | struct mlx4_en_perf_stats { | |
457 | u32 tx_poll; | |
458 | u64 tx_pktsz_avg; | |
459 | u32 inflight_avg; | |
460 | u16 tx_coal_avg; | |
461 | u16 rx_coal_avg; | |
462 | u32 napi_quota; | |
463 | #define NUM_PERF_COUNTERS 6 | |
464 | }; | |
465 | ||
6d199937 YP |
466 | enum mlx4_en_mclist_act { |
467 | MCLIST_NONE, | |
468 | MCLIST_REM, | |
469 | MCLIST_ADD, | |
470 | }; | |
471 | ||
472 | struct mlx4_en_mc_list { | |
473 | struct list_head list; | |
474 | enum mlx4_en_mclist_act action; | |
475 | u8 addr[ETH_ALEN]; | |
0ff1fb65 | 476 | u64 reg_id; |
837052d0 | 477 | u64 tunnel_reg_id; |
6d199937 YP |
478 | }; |
479 | ||
c27a02cd YP |
480 | struct mlx4_en_frag_info { |
481 | u16 frag_size; | |
482 | u16 frag_prefix_size; | |
483 | u16 frag_stride; | |
484 | u16 frag_align; | |
c27a02cd YP |
485 | }; |
486 | ||
564c274c AV |
487 | #ifdef CONFIG_MLX4_EN_DCB |
488 | /* Minimal TC BW - setting to 0 will block traffic */ | |
489 | #define MLX4_EN_BW_MIN 1 | |
490 | #define MLX4_EN_BW_MAX 100 /* Utilize 100% of the line */ | |
491 | ||
492 | #define MLX4_EN_TC_ETS 7 | |
493 | ||
494 | #endif | |
495 | ||
82067281 | 496 | struct ethtool_flow_id { |
0d256c0e | 497 | struct list_head list; |
82067281 HHZ |
498 | struct ethtool_rx_flow_spec flow_spec; |
499 | u64 id; | |
500 | }; | |
501 | ||
79aeaccd YB |
502 | enum { |
503 | MLX4_EN_FLAG_PROMISC = (1 << 0), | |
504 | MLX4_EN_FLAG_MC_PROMISC = (1 << 1), | |
505 | /* whether we need to enable hardware loopback by putting dmac | |
506 | * in Tx WQE | |
507 | */ | |
508 | MLX4_EN_FLAG_ENABLE_HW_LOOPBACK = (1 << 2), | |
509 | /* whether we need to drop packets that hardware loopback-ed */ | |
cc5387f7 YB |
510 | MLX4_EN_FLAG_RX_FILTER_NEEDED = (1 << 3), |
511 | MLX4_EN_FLAG_FORCE_PROMISC = (1 << 4) | |
79aeaccd YB |
512 | }; |
513 | ||
c07cb4b0 YB |
514 | #define MLX4_EN_MAC_HASH_SIZE (1 << BITS_PER_BYTE) |
515 | #define MLX4_EN_MAC_HASH_IDX 5 | |
516 | ||
c27a02cd YP |
517 | struct mlx4_en_priv { |
518 | struct mlx4_en_dev *mdev; | |
519 | struct mlx4_en_port_profile *prof; | |
520 | struct net_device *dev; | |
f1b553fb | 521 | unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)]; |
c27a02cd YP |
522 | struct net_device_stats stats; |
523 | struct net_device_stats ret_stats; | |
e7c1c2c4 | 524 | struct mlx4_en_port_state port_state; |
c27a02cd | 525 | spinlock_t stats_lock; |
82067281 | 526 | struct ethtool_flow_id ethtool_rules[MAX_NUM_OF_FS_RULES]; |
0d256c0e HHZ |
527 | /* To allow rules removal while port is going down */ |
528 | struct list_head ethtool_list; | |
c27a02cd | 529 | |
6b4d8d9f | 530 | unsigned long last_moder_packets[MAX_RX_RINGS]; |
c27a02cd | 531 | unsigned long last_moder_tx_packets; |
6b4d8d9f | 532 | unsigned long last_moder_bytes[MAX_RX_RINGS]; |
c27a02cd | 533 | unsigned long last_moder_jiffies; |
6b4d8d9f | 534 | int last_moder_time[MAX_RX_RINGS]; |
c27a02cd YP |
535 | u16 rx_usecs; |
536 | u16 rx_frames; | |
537 | u16 tx_usecs; | |
538 | u16 tx_frames; | |
539 | u32 pkt_rate_low; | |
540 | u16 rx_usecs_low; | |
541 | u32 pkt_rate_high; | |
542 | u16 rx_usecs_high; | |
543 | u16 sample_interval; | |
544 | u16 adaptive_rx_coal; | |
545 | u32 msg_enable; | |
e7c1c2c4 YP |
546 | u32 loopback_ok; |
547 | u32 validate_loopback; | |
c27a02cd YP |
548 | |
549 | struct mlx4_hwq_resources res; | |
550 | int link_state; | |
551 | int last_link_state; | |
552 | bool port_up; | |
553 | int port; | |
554 | int registered; | |
555 | int allocated; | |
556 | int stride; | |
2695bab2 | 557 | unsigned char current_mac[ETH_ALEN + 2]; |
c27a02cd YP |
558 | int mac_index; |
559 | unsigned max_mtu; | |
560 | int base_qpn; | |
08ff3235 | 561 | int cqe_factor; |
b1b6b4da | 562 | int cqe_size; |
c27a02cd YP |
563 | |
564 | struct mlx4_en_rss_map rss_map; | |
4ef2a435 | 565 | __be32 ctrl_flags; |
c27a02cd | 566 | u32 flags; |
d317966b | 567 | u8 num_tx_rings_p_up; |
fbc6daf1 | 568 | u32 tx_work_limit; |
c27a02cd YP |
569 | u32 tx_ring_num; |
570 | u32 rx_ring_num; | |
571 | u32 rx_skb_size; | |
572 | struct mlx4_en_frag_info frag_info[MLX4_EN_MAX_RX_FRAGS]; | |
573 | u16 num_frags; | |
574 | u16 log_rx_info; | |
575 | ||
41d942d5 EE |
576 | struct mlx4_en_tx_ring **tx_ring; |
577 | struct mlx4_en_rx_ring *rx_ring[MAX_RX_RINGS]; | |
578 | struct mlx4_en_cq **tx_cq; | |
579 | struct mlx4_en_cq *rx_cq[MAX_RX_RINGS]; | |
cabdc8ee | 580 | struct mlx4_qp drop_qp; |
0eb74fdd | 581 | struct work_struct rx_mode_task; |
c27a02cd YP |
582 | struct work_struct watchdog_task; |
583 | struct work_struct linkstate_task; | |
584 | struct delayed_work stats_task; | |
b6c39bfc | 585 | struct delayed_work service_task; |
a66132f3 | 586 | #ifdef CONFIG_MLX4_EN_VXLAN |
1b136de1 OG |
587 | struct work_struct vxlan_add_task; |
588 | struct work_struct vxlan_del_task; | |
a66132f3 | 589 | #endif |
c27a02cd YP |
590 | struct mlx4_en_perf_stats pstats; |
591 | struct mlx4_en_pkt_stats pkstats; | |
592 | struct mlx4_en_port_stats port_stats; | |
93ece0c1 | 593 | u64 stats_bitmap; |
6d199937 YP |
594 | struct list_head mc_list; |
595 | struct list_head curr_list; | |
0ff1fb65 | 596 | u64 broadcast_id; |
c27a02cd | 597 | struct mlx4_en_stat_out_mbox hw_stats; |
4c3eb3ca | 598 | int vids[128]; |
14c07b13 | 599 | bool wol; |
ebf8c9aa | 600 | struct device *ddev; |
044ca2a5 | 601 | int base_tx_qpn; |
c07cb4b0 | 602 | struct hlist_head mac_hash[MLX4_EN_MAC_HASH_SIZE]; |
ec693d47 | 603 | struct hwtstamp_config hwtstamp_config; |
564c274c AV |
604 | |
605 | #ifdef CONFIG_MLX4_EN_DCB | |
606 | struct ieee_ets ets; | |
109d2446 | 607 | u16 maxrate[IEEE_8021QAZ_MAX_TCS]; |
564c274c | 608 | #endif |
1eb8c695 AV |
609 | #ifdef CONFIG_RFS_ACCEL |
610 | spinlock_t filters_lock; | |
611 | int last_filter_id; | |
612 | struct list_head filters; | |
613 | struct hlist_head filter_hash[1 << MLX4_EN_FILTER_HASH_SHIFT]; | |
614 | #endif | |
837052d0 | 615 | u64 tunnel_reg_id; |
1b136de1 | 616 | __be16 vxlan_port; |
0fef9d03 AV |
617 | |
618 | u32 pflags; | |
14c07b13 YP |
619 | }; |
620 | ||
621 | enum mlx4_en_wol { | |
622 | MLX4_EN_WOL_MAGIC = (1ULL << 61), | |
623 | MLX4_EN_WOL_ENABLED = (1ULL << 62), | |
c27a02cd YP |
624 | }; |
625 | ||
16a10ffd | 626 | struct mlx4_mac_entry { |
c07cb4b0 | 627 | struct hlist_node hlist; |
16a10ffd YB |
628 | unsigned char mac[ETH_ALEN + 2]; |
629 | u64 reg_id; | |
c07cb4b0 | 630 | struct rcu_head rcu; |
16a10ffd YB |
631 | }; |
632 | ||
b1b6b4da IS |
633 | static inline struct mlx4_cqe *mlx4_en_get_cqe(void *buf, int idx, int cqe_sz) |
634 | { | |
635 | return buf + idx * cqe_sz; | |
636 | } | |
637 | ||
e0d1095a | 638 | #ifdef CONFIG_NET_RX_BUSY_POLL |
9e77a2b8 AV |
639 | static inline void mlx4_en_cq_init_lock(struct mlx4_en_cq *cq) |
640 | { | |
641 | spin_lock_init(&cq->poll_lock); | |
642 | cq->state = MLX4_EN_CQ_STATE_IDLE; | |
643 | } | |
644 | ||
645 | /* called from the device poll rutine to get ownership of a cq */ | |
646 | static inline bool mlx4_en_cq_lock_napi(struct mlx4_en_cq *cq) | |
647 | { | |
648 | int rc = true; | |
649 | spin_lock(&cq->poll_lock); | |
650 | if (cq->state & MLX4_CQ_LOCKED) { | |
651 | WARN_ON(cq->state & MLX4_EN_CQ_STATE_NAPI); | |
652 | cq->state |= MLX4_EN_CQ_STATE_NAPI_YIELD; | |
653 | rc = false; | |
654 | } else | |
655 | /* we don't care if someone yielded */ | |
656 | cq->state = MLX4_EN_CQ_STATE_NAPI; | |
657 | spin_unlock(&cq->poll_lock); | |
658 | return rc; | |
659 | } | |
660 | ||
661 | /* returns true is someone tried to get the cq while napi had it */ | |
662 | static inline bool mlx4_en_cq_unlock_napi(struct mlx4_en_cq *cq) | |
663 | { | |
664 | int rc = false; | |
665 | spin_lock(&cq->poll_lock); | |
666 | WARN_ON(cq->state & (MLX4_EN_CQ_STATE_POLL | | |
667 | MLX4_EN_CQ_STATE_NAPI_YIELD)); | |
668 | ||
669 | if (cq->state & MLX4_EN_CQ_STATE_POLL_YIELD) | |
670 | rc = true; | |
671 | cq->state = MLX4_EN_CQ_STATE_IDLE; | |
672 | spin_unlock(&cq->poll_lock); | |
673 | return rc; | |
674 | } | |
675 | ||
676 | /* called from mlx4_en_low_latency_poll() */ | |
677 | static inline bool mlx4_en_cq_lock_poll(struct mlx4_en_cq *cq) | |
678 | { | |
679 | int rc = true; | |
680 | spin_lock_bh(&cq->poll_lock); | |
681 | if ((cq->state & MLX4_CQ_LOCKED)) { | |
682 | struct net_device *dev = cq->dev; | |
683 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
41d942d5 | 684 | struct mlx4_en_rx_ring *rx_ring = priv->rx_ring[cq->ring]; |
9e77a2b8 AV |
685 | |
686 | cq->state |= MLX4_EN_CQ_STATE_POLL_YIELD; | |
687 | rc = false; | |
8501841a | 688 | rx_ring->yields++; |
9e77a2b8 AV |
689 | } else |
690 | /* preserve yield marks */ | |
691 | cq->state |= MLX4_EN_CQ_STATE_POLL; | |
692 | spin_unlock_bh(&cq->poll_lock); | |
693 | return rc; | |
694 | } | |
695 | ||
696 | /* returns true if someone tried to get the cq while it was locked */ | |
697 | static inline bool mlx4_en_cq_unlock_poll(struct mlx4_en_cq *cq) | |
698 | { | |
699 | int rc = false; | |
700 | spin_lock_bh(&cq->poll_lock); | |
701 | WARN_ON(cq->state & (MLX4_EN_CQ_STATE_NAPI)); | |
702 | ||
703 | if (cq->state & MLX4_EN_CQ_STATE_POLL_YIELD) | |
704 | rc = true; | |
705 | cq->state = MLX4_EN_CQ_STATE_IDLE; | |
706 | spin_unlock_bh(&cq->poll_lock); | |
707 | return rc; | |
708 | } | |
709 | ||
710 | /* true if a socket is polling, even if it did not get the lock */ | |
e6a76758 | 711 | static inline bool mlx4_en_cq_busy_polling(struct mlx4_en_cq *cq) |
9e77a2b8 AV |
712 | { |
713 | WARN_ON(!(cq->state & MLX4_CQ_LOCKED)); | |
714 | return cq->state & CQ_USER_PEND; | |
715 | } | |
716 | #else | |
717 | static inline void mlx4_en_cq_init_lock(struct mlx4_en_cq *cq) | |
718 | { | |
719 | } | |
720 | ||
721 | static inline bool mlx4_en_cq_lock_napi(struct mlx4_en_cq *cq) | |
722 | { | |
723 | return true; | |
724 | } | |
725 | ||
726 | static inline bool mlx4_en_cq_unlock_napi(struct mlx4_en_cq *cq) | |
727 | { | |
728 | return false; | |
729 | } | |
730 | ||
731 | static inline bool mlx4_en_cq_lock_poll(struct mlx4_en_cq *cq) | |
732 | { | |
733 | return false; | |
734 | } | |
735 | ||
736 | static inline bool mlx4_en_cq_unlock_poll(struct mlx4_en_cq *cq) | |
737 | { | |
738 | return false; | |
739 | } | |
740 | ||
e6a76758 | 741 | static inline bool mlx4_en_cq_busy_polling(struct mlx4_en_cq *cq) |
9e77a2b8 AV |
742 | { |
743 | return false; | |
744 | } | |
e0d1095a | 745 | #endif /* CONFIG_NET_RX_BUSY_POLL */ |
9e77a2b8 | 746 | |
0d9fdaa9 | 747 | #define MLX4_EN_WOL_DO_MODIFY (1ULL << 63) |
c27a02cd | 748 | |
79aeaccd YB |
749 | void mlx4_en_update_loopback_state(struct net_device *dev, |
750 | netdev_features_t features); | |
751 | ||
c27a02cd YP |
752 | void mlx4_en_destroy_netdev(struct net_device *dev); |
753 | int mlx4_en_init_netdev(struct mlx4_en_dev *mdev, int port, | |
754 | struct mlx4_en_port_profile *prof); | |
755 | ||
18cc42a3 | 756 | int mlx4_en_start_port(struct net_device *dev); |
3484aac1 | 757 | void mlx4_en_stop_port(struct net_device *dev, int detach); |
18cc42a3 | 758 | |
fe0af03c | 759 | void mlx4_en_free_resources(struct mlx4_en_priv *priv); |
18cc42a3 YP |
760 | int mlx4_en_alloc_resources(struct mlx4_en_priv *priv); |
761 | ||
41d942d5 | 762 | int mlx4_en_create_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq **pcq, |
163561a4 | 763 | int entries, int ring, enum cq_type mode, int node); |
41d942d5 | 764 | void mlx4_en_destroy_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq **pcq); |
76532d0c AG |
765 | int mlx4_en_activate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq, |
766 | int cq_idx); | |
c27a02cd YP |
767 | void mlx4_en_deactivate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); |
768 | int mlx4_en_set_cq_moder(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
769 | int mlx4_en_arm_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
770 | ||
c27a02cd | 771 | void mlx4_en_tx_irq(struct mlx4_cq *mcq); |
f663dd9a | 772 | u16 mlx4_en_select_queue(struct net_device *dev, struct sk_buff *skb, |
99932d4f | 773 | void *accel_priv, select_queue_fallback_t fallback); |
61357325 | 774 | netdev_tx_t mlx4_en_xmit(struct sk_buff *skb, struct net_device *dev); |
c27a02cd | 775 | |
41d942d5 EE |
776 | int mlx4_en_create_tx_ring(struct mlx4_en_priv *priv, |
777 | struct mlx4_en_tx_ring **pring, | |
d03a68f8 IS |
778 | int qpn, u32 size, u16 stride, |
779 | int node, int queue_index); | |
41d942d5 EE |
780 | void mlx4_en_destroy_tx_ring(struct mlx4_en_priv *priv, |
781 | struct mlx4_en_tx_ring **pring); | |
c27a02cd YP |
782 | int mlx4_en_activate_tx_ring(struct mlx4_en_priv *priv, |
783 | struct mlx4_en_tx_ring *ring, | |
0e98b523 | 784 | int cq, int user_prio); |
c27a02cd YP |
785 | void mlx4_en_deactivate_tx_ring(struct mlx4_en_priv *priv, |
786 | struct mlx4_en_tx_ring *ring); | |
02512482 | 787 | void mlx4_en_set_num_rx_rings(struct mlx4_en_dev *mdev); |
c27a02cd | 788 | int mlx4_en_create_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 789 | struct mlx4_en_rx_ring **pring, |
163561a4 | 790 | u32 size, u16 stride, int node); |
c27a02cd | 791 | void mlx4_en_destroy_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 792 | struct mlx4_en_rx_ring **pring, |
68355f71 | 793 | u32 size, u16 stride); |
c27a02cd YP |
794 | int mlx4_en_activate_rx_rings(struct mlx4_en_priv *priv); |
795 | void mlx4_en_deactivate_rx_ring(struct mlx4_en_priv *priv, | |
796 | struct mlx4_en_rx_ring *ring); | |
797 | int mlx4_en_process_rx_cq(struct net_device *dev, | |
798 | struct mlx4_en_cq *cq, | |
799 | int budget); | |
800 | int mlx4_en_poll_rx_cq(struct napi_struct *napi, int budget); | |
0276a330 | 801 | int mlx4_en_poll_tx_cq(struct napi_struct *napi, int budget); |
c27a02cd | 802 | void mlx4_en_fill_qp_context(struct mlx4_en_priv *priv, int size, int stride, |
0e98b523 AV |
803 | int is_tx, int rss, int qpn, int cqn, int user_prio, |
804 | struct mlx4_qp_context *context); | |
966508f7 | 805 | void mlx4_en_sqp_event(struct mlx4_qp *qp, enum mlx4_event event); |
c27a02cd YP |
806 | int mlx4_en_map_buffer(struct mlx4_buf *buf); |
807 | void mlx4_en_unmap_buffer(struct mlx4_buf *buf); | |
808 | ||
809 | void mlx4_en_calc_rx_buf(struct net_device *dev); | |
c27a02cd YP |
810 | int mlx4_en_config_rss_steer(struct mlx4_en_priv *priv); |
811 | void mlx4_en_release_rss_steer(struct mlx4_en_priv *priv); | |
cabdc8ee HHZ |
812 | int mlx4_en_create_drop_qp(struct mlx4_en_priv *priv); |
813 | void mlx4_en_destroy_drop_qp(struct mlx4_en_priv *priv); | |
c27a02cd | 814 | int mlx4_en_free_tx_buf(struct net_device *dev, struct mlx4_en_tx_ring *ring); |
c27a02cd YP |
815 | void mlx4_en_rx_irq(struct mlx4_cq *mcq); |
816 | ||
817 | int mlx4_SET_MCAST_FLTR(struct mlx4_dev *dev, u8 port, u64 mac, u64 clear, u8 mode); | |
f1b553fb | 818 | int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, struct mlx4_en_priv *priv); |
c27a02cd YP |
819 | |
820 | int mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset); | |
e7c1c2c4 YP |
821 | int mlx4_en_QUERY_PORT(struct mlx4_en_dev *mdev, u8 port); |
822 | ||
564c274c AV |
823 | #ifdef CONFIG_MLX4_EN_DCB |
824 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_ops; | |
540b3a39 | 825 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_pfc_ops; |
564c274c AV |
826 | #endif |
827 | ||
d317966b AV |
828 | int mlx4_en_setup_tc(struct net_device *dev, u8 up); |
829 | ||
1eb8c695 | 830 | #ifdef CONFIG_RFS_ACCEL |
41d942d5 | 831 | void mlx4_en_cleanup_filters(struct mlx4_en_priv *priv); |
1eb8c695 AV |
832 | #endif |
833 | ||
e7c1c2c4 YP |
834 | #define MLX4_EN_NUM_SELF_TEST 5 |
835 | void mlx4_en_ex_selftest(struct net_device *dev, u32 *flags, u64 *buf); | |
b6c39bfc | 836 | void mlx4_en_ptp_overflow_check(struct mlx4_en_dev *mdev); |
c27a02cd YP |
837 | |
838 | /* | |
ec693d47 AV |
839 | * Functions for time stamping |
840 | */ | |
841 | u64 mlx4_en_get_cqe_ts(struct mlx4_cqe *cqe); | |
842 | void mlx4_en_fill_hwtstamps(struct mlx4_en_dev *mdev, | |
843 | struct skb_shared_hwtstamps *hwts, | |
844 | u64 timestamp); | |
845 | void mlx4_en_init_timestamp(struct mlx4_en_dev *mdev); | |
ad7d4eae | 846 | void mlx4_en_remove_timestamp(struct mlx4_en_dev *mdev); |
ec693d47 AV |
847 | int mlx4_en_timestamp_config(struct net_device *dev, |
848 | int tx_type, | |
849 | int rx_filter); | |
850 | ||
851 | /* Globals | |
c27a02cd YP |
852 | */ |
853 | extern const struct ethtool_ops mlx4_en_ethtool_ops; | |
0a645e80 JP |
854 | |
855 | ||
856 | ||
857 | /* | |
858 | * printk / logging functions | |
859 | */ | |
860 | ||
b9075fa9 | 861 | __printf(3, 4) |
0c87b29c JP |
862 | void en_print(const char *level, const struct mlx4_en_priv *priv, |
863 | const char *format, ...); | |
0a645e80 | 864 | |
1a91de28 JP |
865 | #define en_dbg(mlevel, priv, format, ...) \ |
866 | do { \ | |
867 | if (NETIF_MSG_##mlevel & (priv)->msg_enable) \ | |
868 | en_print(KERN_DEBUG, priv, format, ##__VA_ARGS__); \ | |
0a645e80 | 869 | } while (0) |
1a91de28 JP |
870 | #define en_warn(priv, format, ...) \ |
871 | en_print(KERN_WARNING, priv, format, ##__VA_ARGS__) | |
872 | #define en_err(priv, format, ...) \ | |
873 | en_print(KERN_ERR, priv, format, ##__VA_ARGS__) | |
874 | #define en_info(priv, format, ...) \ | |
875 | en_print(KERN_INFO, priv, format, ##__VA_ARGS__) | |
876 | ||
877 | #define mlx4_err(mdev, format, ...) \ | |
878 | pr_err(DRV_NAME " %s: " format, \ | |
879 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
880 | #define mlx4_info(mdev, format, ...) \ | |
881 | pr_info(DRV_NAME " %s: " format, \ | |
882 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
883 | #define mlx4_warn(mdev, format, ...) \ | |
884 | pr_warn(DRV_NAME " %s: " format, \ | |
885 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
0a645e80 | 886 | |
c27a02cd | 887 | #endif |