Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * forcedeth: Ethernet driver for NVIDIA nForce media access controllers. | |
3 | * | |
4 | * Note: This driver is a cleanroom reimplementation based on reverse | |
5 | * engineered documentation written by Carl-Daniel Hailfinger | |
87046e50 | 6 | * and Andrew de Quincey. |
1da177e4 LT |
7 | * |
8 | * NVIDIA, nForce and other NVIDIA marks are trademarks or registered | |
9 | * trademarks of NVIDIA Corporation in the United States and other | |
10 | * countries. | |
11 | * | |
1836098f | 12 | * Copyright (C) 2003,4,5 Manfred Spraul |
1da177e4 LT |
13 | * Copyright (C) 2004 Andrew de Quincey (wol support) |
14 | * Copyright (C) 2004 Carl-Daniel Hailfinger (invalid MAC handling, insane | |
15 | * IRQ rate fixes, bigendian fixes, cleanups, verification) | |
f1405d32 | 16 | * Copyright (c) 2004,2005,2006,2007,2008,2009 NVIDIA Corporation |
1da177e4 LT |
17 | * |
18 | * This program is free software; you can redistribute it and/or modify | |
19 | * it under the terms of the GNU General Public License as published by | |
20 | * the Free Software Foundation; either version 2 of the License, or | |
21 | * (at your option) any later version. | |
22 | * | |
23 | * This program is distributed in the hope that it will be useful, | |
24 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
25 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
26 | * GNU General Public License for more details. | |
27 | * | |
28 | * You should have received a copy of the GNU General Public License | |
0ab75ae8 | 29 | * along with this program; if not, see <http://www.gnu.org/licenses/>. |
1da177e4 | 30 | * |
1da177e4 LT |
31 | * Known bugs: |
32 | * We suspect that on some hardware no TX done interrupts are generated. | |
33 | * This means recovery from netif_stop_queue only happens if the hw timer | |
34 | * interrupt fires (100 times/second, configurable with NVREG_POLL_DEFAULT) | |
35 | * and the timer is active in the IRQMask, or if a rx packet arrives by chance. | |
36 | * If your hardware reliably generates tx done interrupts, then you can remove | |
37 | * DEV_NEED_TIMERIRQ from the driver_data flags. | |
38 | * DEV_NEED_TIMERIRQ will not harm you on sane hardware, only generating a few | |
39 | * superfluous timer interrupts from the nic. | |
40 | */ | |
294a554e JP |
41 | |
42 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt | |
43 | ||
3e1a3ce2 | 44 | #define FORCEDETH_VERSION "0.64" |
1da177e4 LT |
45 | #define DRV_NAME "forcedeth" |
46 | ||
47 | #include <linux/module.h> | |
48 | #include <linux/types.h> | |
49 | #include <linux/pci.h> | |
50 | #include <linux/interrupt.h> | |
51 | #include <linux/netdevice.h> | |
52 | #include <linux/etherdevice.h> | |
53 | #include <linux/delay.h> | |
d43c36dc | 54 | #include <linux/sched.h> |
1da177e4 LT |
55 | #include <linux/spinlock.h> |
56 | #include <linux/ethtool.h> | |
57 | #include <linux/timer.h> | |
58 | #include <linux/skbuff.h> | |
59 | #include <linux/mii.h> | |
60 | #include <linux/random.h> | |
22c6d143 | 61 | #include <linux/if_vlan.h> |
910638ae | 62 | #include <linux/dma-mapping.h> |
5a0e3ad6 | 63 | #include <linux/slab.h> |
5504e139 | 64 | #include <linux/uaccess.h> |
70c71606 | 65 | #include <linux/prefetch.h> |
f5d827ae | 66 | #include <linux/u64_stats_sync.h> |
67 | #include <linux/io.h> | |
1da177e4 LT |
68 | |
69 | #include <asm/irq.h> | |
1da177e4 | 70 | |
bea3348e SH |
71 | #define TX_WORK_PER_LOOP 64 |
72 | #define RX_WORK_PER_LOOP 64 | |
1da177e4 LT |
73 | |
74 | /* | |
75 | * Hardware access: | |
76 | */ | |
77 | ||
3c2e1c11 AA |
78 | #define DEV_NEED_TIMERIRQ 0x0000001 /* set the timer irq flag in the irq mask */ |
79 | #define DEV_NEED_LINKTIMER 0x0000002 /* poll link settings. Relies on the timer irq */ | |
80 | #define DEV_HAS_LARGEDESC 0x0000004 /* device supports jumbo frames and needs packet format 2 */ | |
81 | #define DEV_HAS_HIGH_DMA 0x0000008 /* device supports 64bit dma */ | |
82 | #define DEV_HAS_CHECKSUM 0x0000010 /* device supports tx and rx checksum offloads */ | |
83 | #define DEV_HAS_VLAN 0x0000020 /* device supports vlan tagging and striping */ | |
84 | #define DEV_HAS_MSI 0x0000040 /* device supports MSI */ | |
85 | #define DEV_HAS_MSI_X 0x0000080 /* device supports MSI-X */ | |
86 | #define DEV_HAS_POWER_CNTRL 0x0000100 /* device supports power savings */ | |
87 | #define DEV_HAS_STATISTICS_V1 0x0000200 /* device supports hw statistics version 1 */ | |
7b5e078c MD |
88 | #define DEV_HAS_STATISTICS_V2 0x0000400 /* device supports hw statistics version 2 */ |
89 | #define DEV_HAS_STATISTICS_V3 0x0000800 /* device supports hw statistics version 3 */ | |
90 | #define DEV_HAS_STATISTICS_V12 0x0000600 /* device supports hw statistics version 1 and 2 */ | |
91 | #define DEV_HAS_STATISTICS_V123 0x0000e00 /* device supports hw statistics version 1, 2, and 3 */ | |
3c2e1c11 AA |
92 | #define DEV_HAS_TEST_EXTENDED 0x0001000 /* device supports extended diagnostic test */ |
93 | #define DEV_HAS_MGMT_UNIT 0x0002000 /* device supports management unit */ | |
94 | #define DEV_HAS_CORRECT_MACADDR 0x0004000 /* device supports correct mac address order */ | |
95 | #define DEV_HAS_COLLISION_FIX 0x0008000 /* device supports tx collision fix */ | |
96 | #define DEV_HAS_PAUSEFRAME_TX_V1 0x0010000 /* device supports tx pause frames version 1 */ | |
97 | #define DEV_HAS_PAUSEFRAME_TX_V2 0x0020000 /* device supports tx pause frames version 2 */ | |
98 | #define DEV_HAS_PAUSEFRAME_TX_V3 0x0040000 /* device supports tx pause frames version 3 */ | |
99 | #define DEV_NEED_TX_LIMIT 0x0080000 /* device needs to limit tx */ | |
100 | #define DEV_NEED_TX_LIMIT2 0x0180000 /* device needs to limit tx, expect for some revs */ | |
101 | #define DEV_HAS_GEAR_MODE 0x0200000 /* device supports gear mode */ | |
102 | #define DEV_NEED_PHY_INIT_FIX 0x0400000 /* device needs specific phy workaround */ | |
103 | #define DEV_NEED_LOW_POWER_FIX 0x0800000 /* device needs special power up workaround */ | |
104 | #define DEV_NEED_MSI_FIX 0x1000000 /* device needs msi workaround */ | |
1da177e4 LT |
105 | |
106 | enum { | |
107 | NvRegIrqStatus = 0x000, | |
108 | #define NVREG_IRQSTAT_MIIEVENT 0x040 | |
daa91a9d | 109 | #define NVREG_IRQSTAT_MASK 0x83ff |
1da177e4 LT |
110 | NvRegIrqMask = 0x004, |
111 | #define NVREG_IRQ_RX_ERROR 0x0001 | |
112 | #define NVREG_IRQ_RX 0x0002 | |
113 | #define NVREG_IRQ_RX_NOBUF 0x0004 | |
114 | #define NVREG_IRQ_TX_ERR 0x0008 | |
c2dba06d | 115 | #define NVREG_IRQ_TX_OK 0x0010 |
1da177e4 LT |
116 | #define NVREG_IRQ_TIMER 0x0020 |
117 | #define NVREG_IRQ_LINK 0x0040 | |
d33a73c8 AA |
118 | #define NVREG_IRQ_RX_FORCED 0x0080 |
119 | #define NVREG_IRQ_TX_FORCED 0x0100 | |
daa91a9d | 120 | #define NVREG_IRQ_RECOVER_ERROR 0x8200 |
a971c324 | 121 | #define NVREG_IRQMASK_THROUGHPUT 0x00df |
096a458c | 122 | #define NVREG_IRQMASK_CPU 0x0060 |
d33a73c8 AA |
123 | #define NVREG_IRQ_TX_ALL (NVREG_IRQ_TX_ERR|NVREG_IRQ_TX_OK|NVREG_IRQ_TX_FORCED) |
124 | #define NVREG_IRQ_RX_ALL (NVREG_IRQ_RX_ERROR|NVREG_IRQ_RX|NVREG_IRQ_RX_NOBUF|NVREG_IRQ_RX_FORCED) | |
c5cf9101 | 125 | #define NVREG_IRQ_OTHER (NVREG_IRQ_TIMER|NVREG_IRQ_LINK|NVREG_IRQ_RECOVER_ERROR) |
c2dba06d | 126 | |
1da177e4 LT |
127 | NvRegUnknownSetupReg6 = 0x008, |
128 | #define NVREG_UNKSETUP6_VAL 3 | |
129 | ||
130 | /* | |
131 | * NVREG_POLL_DEFAULT is the interval length of the timer source on the nic | |
132 | * NVREG_POLL_DEFAULT=97 would result in an interval length of 1 ms | |
133 | */ | |
134 | NvRegPollingInterval = 0x00c, | |
6cef67a0 | 135 | #define NVREG_POLL_DEFAULT_THROUGHPUT 65535 /* backup tx cleanup if loop max reached */ |
a971c324 | 136 | #define NVREG_POLL_DEFAULT_CPU 13 |
d33a73c8 AA |
137 | NvRegMSIMap0 = 0x020, |
138 | NvRegMSIMap1 = 0x024, | |
139 | NvRegMSIIrqMask = 0x030, | |
140 | #define NVREG_MSI_VECTOR_0_ENABLED 0x01 | |
1da177e4 | 141 | NvRegMisc1 = 0x080, |
eb91f61b | 142 | #define NVREG_MISC1_PAUSE_TX 0x01 |
1da177e4 LT |
143 | #define NVREG_MISC1_HD 0x02 |
144 | #define NVREG_MISC1_FORCE 0x3b0f3c | |
145 | ||
0a62677b | 146 | NvRegMacReset = 0x34, |
86a0f043 | 147 | #define NVREG_MAC_RESET_ASSERT 0x0F3 |
1da177e4 LT |
148 | NvRegTransmitterControl = 0x084, |
149 | #define NVREG_XMITCTL_START 0x01 | |
7e680c22 AA |
150 | #define NVREG_XMITCTL_MGMT_ST 0x40000000 |
151 | #define NVREG_XMITCTL_SYNC_MASK 0x000f0000 | |
152 | #define NVREG_XMITCTL_SYNC_NOT_READY 0x0 | |
153 | #define NVREG_XMITCTL_SYNC_PHY_INIT 0x00040000 | |
154 | #define NVREG_XMITCTL_MGMT_SEMA_MASK 0x00000f00 | |
155 | #define NVREG_XMITCTL_MGMT_SEMA_FREE 0x0 | |
156 | #define NVREG_XMITCTL_HOST_SEMA_MASK 0x0000f000 | |
157 | #define NVREG_XMITCTL_HOST_SEMA_ACQ 0x0000f000 | |
158 | #define NVREG_XMITCTL_HOST_LOADED 0x00004000 | |
f35723ec | 159 | #define NVREG_XMITCTL_TX_PATH_EN 0x01000000 |
cac1c52c AA |
160 | #define NVREG_XMITCTL_DATA_START 0x00100000 |
161 | #define NVREG_XMITCTL_DATA_READY 0x00010000 | |
162 | #define NVREG_XMITCTL_DATA_ERROR 0x00020000 | |
1da177e4 LT |
163 | NvRegTransmitterStatus = 0x088, |
164 | #define NVREG_XMITSTAT_BUSY 0x01 | |
165 | ||
166 | NvRegPacketFilterFlags = 0x8c, | |
eb91f61b AA |
167 | #define NVREG_PFF_PAUSE_RX 0x08 |
168 | #define NVREG_PFF_ALWAYS 0x7F0000 | |
1da177e4 LT |
169 | #define NVREG_PFF_PROMISC 0x80 |
170 | #define NVREG_PFF_MYADDR 0x20 | |
9589c77a | 171 | #define NVREG_PFF_LOOPBACK 0x10 |
1da177e4 LT |
172 | |
173 | NvRegOffloadConfig = 0x90, | |
174 | #define NVREG_OFFLOAD_HOMEPHY 0x601 | |
175 | #define NVREG_OFFLOAD_NORMAL RX_NIC_BUFSIZE | |
176 | NvRegReceiverControl = 0x094, | |
177 | #define NVREG_RCVCTL_START 0x01 | |
f35723ec | 178 | #define NVREG_RCVCTL_RX_PATH_EN 0x01000000 |
1da177e4 LT |
179 | NvRegReceiverStatus = 0x98, |
180 | #define NVREG_RCVSTAT_BUSY 0x01 | |
181 | ||
a433686c AA |
182 | NvRegSlotTime = 0x9c, |
183 | #define NVREG_SLOTTIME_LEGBF_ENABLED 0x80000000 | |
184 | #define NVREG_SLOTTIME_10_100_FULL 0x00007f00 | |
78aea4fc | 185 | #define NVREG_SLOTTIME_1000_FULL 0x0003ff00 |
a433686c | 186 | #define NVREG_SLOTTIME_HALF 0x0000ff00 |
78aea4fc | 187 | #define NVREG_SLOTTIME_DEFAULT 0x00007f00 |
a433686c | 188 | #define NVREG_SLOTTIME_MASK 0x000000ff |
1da177e4 | 189 | |
9744e218 | 190 | NvRegTxDeferral = 0xA0, |
fd9b558c AA |
191 | #define NVREG_TX_DEFERRAL_DEFAULT 0x15050f |
192 | #define NVREG_TX_DEFERRAL_RGMII_10_100 0x16070f | |
193 | #define NVREG_TX_DEFERRAL_RGMII_1000 0x14050f | |
194 | #define NVREG_TX_DEFERRAL_RGMII_STRETCH_10 0x16190f | |
195 | #define NVREG_TX_DEFERRAL_RGMII_STRETCH_100 0x16300f | |
196 | #define NVREG_TX_DEFERRAL_MII_STRETCH 0x152000 | |
9744e218 AA |
197 | NvRegRxDeferral = 0xA4, |
198 | #define NVREG_RX_DEFERRAL_DEFAULT 0x16 | |
1da177e4 LT |
199 | NvRegMacAddrA = 0xA8, |
200 | NvRegMacAddrB = 0xAC, | |
201 | NvRegMulticastAddrA = 0xB0, | |
202 | #define NVREG_MCASTADDRA_FORCE 0x01 | |
203 | NvRegMulticastAddrB = 0xB4, | |
204 | NvRegMulticastMaskA = 0xB8, | |
bb9a4fd1 | 205 | #define NVREG_MCASTMASKA_NONE 0xffffffff |
1da177e4 | 206 | NvRegMulticastMaskB = 0xBC, |
bb9a4fd1 | 207 | #define NVREG_MCASTMASKB_NONE 0xffff |
1da177e4 LT |
208 | |
209 | NvRegPhyInterface = 0xC0, | |
210 | #define PHY_RGMII 0x10000000 | |
a433686c AA |
211 | NvRegBackOffControl = 0xC4, |
212 | #define NVREG_BKOFFCTRL_DEFAULT 0x70000000 | |
213 | #define NVREG_BKOFFCTRL_SEED_MASK 0x000003ff | |
214 | #define NVREG_BKOFFCTRL_SELECT 24 | |
215 | #define NVREG_BKOFFCTRL_GEAR 12 | |
1da177e4 LT |
216 | |
217 | NvRegTxRingPhysAddr = 0x100, | |
218 | NvRegRxRingPhysAddr = 0x104, | |
219 | NvRegRingSizes = 0x108, | |
220 | #define NVREG_RINGSZ_TXSHIFT 0 | |
221 | #define NVREG_RINGSZ_RXSHIFT 16 | |
5070d340 AA |
222 | NvRegTransmitPoll = 0x10c, |
223 | #define NVREG_TRANSMITPOLL_MAC_ADDR_REV 0x00008000 | |
1da177e4 LT |
224 | NvRegLinkSpeed = 0x110, |
225 | #define NVREG_LINKSPEED_FORCE 0x10000 | |
226 | #define NVREG_LINKSPEED_10 1000 | |
227 | #define NVREG_LINKSPEED_100 100 | |
228 | #define NVREG_LINKSPEED_1000 50 | |
229 | #define NVREG_LINKSPEED_MASK (0xFFF) | |
230 | NvRegUnknownSetupReg5 = 0x130, | |
231 | #define NVREG_UNKSETUP5_BIT31 (1<<31) | |
95d161cb AA |
232 | NvRegTxWatermark = 0x13c, |
233 | #define NVREG_TX_WM_DESC1_DEFAULT 0x0200010 | |
234 | #define NVREG_TX_WM_DESC2_3_DEFAULT 0x1e08000 | |
235 | #define NVREG_TX_WM_DESC2_3_1000 0xfe08000 | |
1da177e4 LT |
236 | NvRegTxRxControl = 0x144, |
237 | #define NVREG_TXRXCTL_KICK 0x0001 | |
238 | #define NVREG_TXRXCTL_BIT1 0x0002 | |
239 | #define NVREG_TXRXCTL_BIT2 0x0004 | |
240 | #define NVREG_TXRXCTL_IDLE 0x0008 | |
241 | #define NVREG_TXRXCTL_RESET 0x0010 | |
242 | #define NVREG_TXRXCTL_RXCHECK 0x0400 | |
8a4ae7f2 | 243 | #define NVREG_TXRXCTL_DESC_1 0 |
d2f78412 AA |
244 | #define NVREG_TXRXCTL_DESC_2 0x002100 |
245 | #define NVREG_TXRXCTL_DESC_3 0xc02200 | |
ee407b02 AA |
246 | #define NVREG_TXRXCTL_VLANSTRIP 0x00040 |
247 | #define NVREG_TXRXCTL_VLANINS 0x00080 | |
0832b25a AA |
248 | NvRegTxRingPhysAddrHigh = 0x148, |
249 | NvRegRxRingPhysAddrHigh = 0x14C, | |
eb91f61b | 250 | NvRegTxPauseFrame = 0x170, |
5289b4c4 AA |
251 | #define NVREG_TX_PAUSEFRAME_DISABLE 0x0fff0080 |
252 | #define NVREG_TX_PAUSEFRAME_ENABLE_V1 0x01800010 | |
253 | #define NVREG_TX_PAUSEFRAME_ENABLE_V2 0x056003f0 | |
254 | #define NVREG_TX_PAUSEFRAME_ENABLE_V3 0x09f00880 | |
9a33e883 AA |
255 | NvRegTxPauseFrameLimit = 0x174, |
256 | #define NVREG_TX_PAUSEFRAMELIMIT_ENABLE 0x00010000 | |
1da177e4 LT |
257 | NvRegMIIStatus = 0x180, |
258 | #define NVREG_MIISTAT_ERROR 0x0001 | |
259 | #define NVREG_MIISTAT_LINKCHANGE 0x0008 | |
eb798428 AA |
260 | #define NVREG_MIISTAT_MASK_RW 0x0007 |
261 | #define NVREG_MIISTAT_MASK_ALL 0x000f | |
7e680c22 AA |
262 | NvRegMIIMask = 0x184, |
263 | #define NVREG_MII_LINKCHANGE 0x0008 | |
1da177e4 LT |
264 | |
265 | NvRegAdapterControl = 0x188, | |
266 | #define NVREG_ADAPTCTL_START 0x02 | |
267 | #define NVREG_ADAPTCTL_LINKUP 0x04 | |
268 | #define NVREG_ADAPTCTL_PHYVALID 0x40000 | |
269 | #define NVREG_ADAPTCTL_RUNNING 0x100000 | |
270 | #define NVREG_ADAPTCTL_PHYSHIFT 24 | |
271 | NvRegMIISpeed = 0x18c, | |
272 | #define NVREG_MIISPEED_BIT8 (1<<8) | |
273 | #define NVREG_MIIDELAY 5 | |
274 | NvRegMIIControl = 0x190, | |
275 | #define NVREG_MIICTL_INUSE 0x08000 | |
276 | #define NVREG_MIICTL_WRITE 0x00400 | |
277 | #define NVREG_MIICTL_ADDRSHIFT 5 | |
278 | NvRegMIIData = 0x194, | |
9c662435 AA |
279 | NvRegTxUnicast = 0x1a0, |
280 | NvRegTxMulticast = 0x1a4, | |
281 | NvRegTxBroadcast = 0x1a8, | |
1da177e4 LT |
282 | NvRegWakeUpFlags = 0x200, |
283 | #define NVREG_WAKEUPFLAGS_VAL 0x7770 | |
284 | #define NVREG_WAKEUPFLAGS_BUSYSHIFT 24 | |
285 | #define NVREG_WAKEUPFLAGS_ENABLESHIFT 16 | |
286 | #define NVREG_WAKEUPFLAGS_D3SHIFT 12 | |
287 | #define NVREG_WAKEUPFLAGS_D2SHIFT 8 | |
288 | #define NVREG_WAKEUPFLAGS_D1SHIFT 4 | |
289 | #define NVREG_WAKEUPFLAGS_D0SHIFT 0 | |
290 | #define NVREG_WAKEUPFLAGS_ACCEPT_MAGPAT 0x01 | |
291 | #define NVREG_WAKEUPFLAGS_ACCEPT_WAKEUPPAT 0x02 | |
292 | #define NVREG_WAKEUPFLAGS_ACCEPT_LINKCHANGE 0x04 | |
293 | #define NVREG_WAKEUPFLAGS_ENABLE 0x1111 | |
294 | ||
cac1c52c | 295 | NvRegMgmtUnitGetVersion = 0x204, |
78aea4fc | 296 | #define NVREG_MGMTUNITGETVERSION 0x01 |
cac1c52c AA |
297 | NvRegMgmtUnitVersion = 0x208, |
298 | #define NVREG_MGMTUNITVERSION 0x08 | |
1da177e4 LT |
299 | NvRegPowerCap = 0x268, |
300 | #define NVREG_POWERCAP_D3SUPP (1<<30) | |
301 | #define NVREG_POWERCAP_D2SUPP (1<<26) | |
302 | #define NVREG_POWERCAP_D1SUPP (1<<25) | |
303 | NvRegPowerState = 0x26c, | |
304 | #define NVREG_POWERSTATE_POWEREDUP 0x8000 | |
305 | #define NVREG_POWERSTATE_VALID 0x0100 | |
306 | #define NVREG_POWERSTATE_MASK 0x0003 | |
307 | #define NVREG_POWERSTATE_D0 0x0000 | |
308 | #define NVREG_POWERSTATE_D1 0x0001 | |
309 | #define NVREG_POWERSTATE_D2 0x0002 | |
310 | #define NVREG_POWERSTATE_D3 0x0003 | |
cac1c52c AA |
311 | NvRegMgmtUnitControl = 0x278, |
312 | #define NVREG_MGMTUNITCONTROL_INUSE 0x20000 | |
52da3578 AA |
313 | NvRegTxCnt = 0x280, |
314 | NvRegTxZeroReXmt = 0x284, | |
315 | NvRegTxOneReXmt = 0x288, | |
316 | NvRegTxManyReXmt = 0x28c, | |
317 | NvRegTxLateCol = 0x290, | |
318 | NvRegTxUnderflow = 0x294, | |
319 | NvRegTxLossCarrier = 0x298, | |
320 | NvRegTxExcessDef = 0x29c, | |
321 | NvRegTxRetryErr = 0x2a0, | |
322 | NvRegRxFrameErr = 0x2a4, | |
323 | NvRegRxExtraByte = 0x2a8, | |
324 | NvRegRxLateCol = 0x2ac, | |
325 | NvRegRxRunt = 0x2b0, | |
326 | NvRegRxFrameTooLong = 0x2b4, | |
327 | NvRegRxOverflow = 0x2b8, | |
328 | NvRegRxFCSErr = 0x2bc, | |
329 | NvRegRxFrameAlignErr = 0x2c0, | |
330 | NvRegRxLenErr = 0x2c4, | |
331 | NvRegRxUnicast = 0x2c8, | |
332 | NvRegRxMulticast = 0x2cc, | |
333 | NvRegRxBroadcast = 0x2d0, | |
334 | NvRegTxDef = 0x2d4, | |
335 | NvRegTxFrame = 0x2d8, | |
336 | NvRegRxCnt = 0x2dc, | |
337 | NvRegTxPause = 0x2e0, | |
338 | NvRegRxPause = 0x2e4, | |
339 | NvRegRxDropFrame = 0x2e8, | |
ee407b02 AA |
340 | NvRegVlanControl = 0x300, |
341 | #define NVREG_VLANCONTROL_ENABLE 0x2000 | |
d33a73c8 AA |
342 | NvRegMSIXMap0 = 0x3e0, |
343 | NvRegMSIXMap1 = 0x3e4, | |
344 | NvRegMSIXIrqStatus = 0x3f0, | |
86a0f043 AA |
345 | |
346 | NvRegPowerState2 = 0x600, | |
1545e205 | 347 | #define NVREG_POWERSTATE2_POWERUP_MASK 0x0F15 |
86a0f043 | 348 | #define NVREG_POWERSTATE2_POWERUP_REV_A3 0x0001 |
22ae03a1 | 349 | #define NVREG_POWERSTATE2_PHY_RESET 0x0004 |
88d7d8b0 | 350 | #define NVREG_POWERSTATE2_GATE_CLOCKS 0x0F00 |
1da177e4 LT |
351 | }; |
352 | ||
353 | /* Big endian: should work, but is untested */ | |
354 | struct ring_desc { | |
a8bed49e SH |
355 | __le32 buf; |
356 | __le32 flaglen; | |
1da177e4 LT |
357 | }; |
358 | ||
ee73362c | 359 | struct ring_desc_ex { |
a8bed49e SH |
360 | __le32 bufhigh; |
361 | __le32 buflow; | |
362 | __le32 txvlan; | |
363 | __le32 flaglen; | |
ee73362c MS |
364 | }; |
365 | ||
f82a9352 | 366 | union ring_type { |
78aea4fc SJ |
367 | struct ring_desc *orig; |
368 | struct ring_desc_ex *ex; | |
f82a9352 | 369 | }; |
ee73362c | 370 | |
1da177e4 LT |
371 | #define FLAG_MASK_V1 0xffff0000 |
372 | #define FLAG_MASK_V2 0xffffc000 | |
373 | #define LEN_MASK_V1 (0xffffffff ^ FLAG_MASK_V1) | |
374 | #define LEN_MASK_V2 (0xffffffff ^ FLAG_MASK_V2) | |
375 | ||
376 | #define NV_TX_LASTPACKET (1<<16) | |
377 | #define NV_TX_RETRYERROR (1<<19) | |
a433686c | 378 | #define NV_TX_RETRYCOUNT_MASK (0xF<<20) |
c2dba06d | 379 | #define NV_TX_FORCED_INTERRUPT (1<<24) |
1da177e4 LT |
380 | #define NV_TX_DEFERRED (1<<26) |
381 | #define NV_TX_CARRIERLOST (1<<27) | |
382 | #define NV_TX_LATECOLLISION (1<<28) | |
383 | #define NV_TX_UNDERFLOW (1<<29) | |
384 | #define NV_TX_ERROR (1<<30) | |
385 | #define NV_TX_VALID (1<<31) | |
386 | ||
387 | #define NV_TX2_LASTPACKET (1<<29) | |
388 | #define NV_TX2_RETRYERROR (1<<18) | |
a433686c | 389 | #define NV_TX2_RETRYCOUNT_MASK (0xF<<19) |
c2dba06d | 390 | #define NV_TX2_FORCED_INTERRUPT (1<<30) |
1da177e4 LT |
391 | #define NV_TX2_DEFERRED (1<<25) |
392 | #define NV_TX2_CARRIERLOST (1<<26) | |
393 | #define NV_TX2_LATECOLLISION (1<<27) | |
394 | #define NV_TX2_UNDERFLOW (1<<28) | |
395 | /* error and valid are the same for both */ | |
396 | #define NV_TX2_ERROR (1<<30) | |
397 | #define NV_TX2_VALID (1<<31) | |
ac9c1897 AA |
398 | #define NV_TX2_TSO (1<<28) |
399 | #define NV_TX2_TSO_SHIFT 14 | |
fa45459e AA |
400 | #define NV_TX2_TSO_MAX_SHIFT 14 |
401 | #define NV_TX2_TSO_MAX_SIZE (1<<NV_TX2_TSO_MAX_SHIFT) | |
8a4ae7f2 MS |
402 | #define NV_TX2_CHECKSUM_L3 (1<<27) |
403 | #define NV_TX2_CHECKSUM_L4 (1<<26) | |
1da177e4 | 404 | |
ee407b02 AA |
405 | #define NV_TX3_VLAN_TAG_PRESENT (1<<18) |
406 | ||
1da177e4 LT |
407 | #define NV_RX_DESCRIPTORVALID (1<<16) |
408 | #define NV_RX_MISSEDFRAME (1<<17) | |
cef33c81 | 409 | #define NV_RX_SUBTRACT1 (1<<18) |
1da177e4 LT |
410 | #define NV_RX_ERROR1 (1<<23) |
411 | #define NV_RX_ERROR2 (1<<24) | |
412 | #define NV_RX_ERROR3 (1<<25) | |
413 | #define NV_RX_ERROR4 (1<<26) | |
414 | #define NV_RX_CRCERR (1<<27) | |
415 | #define NV_RX_OVERFLOW (1<<28) | |
416 | #define NV_RX_FRAMINGERR (1<<29) | |
417 | #define NV_RX_ERROR (1<<30) | |
418 | #define NV_RX_AVAIL (1<<31) | |
1ef6841b | 419 | #define NV_RX_ERROR_MASK (NV_RX_ERROR1|NV_RX_ERROR2|NV_RX_ERROR3|NV_RX_ERROR4|NV_RX_CRCERR|NV_RX_OVERFLOW|NV_RX_FRAMINGERR) |
1da177e4 LT |
420 | |
421 | #define NV_RX2_CHECKSUMMASK (0x1C000000) | |
bfaffe8f AA |
422 | #define NV_RX2_CHECKSUM_IP (0x10000000) |
423 | #define NV_RX2_CHECKSUM_IP_TCP (0x14000000) | |
424 | #define NV_RX2_CHECKSUM_IP_UDP (0x18000000) | |
1da177e4 | 425 | #define NV_RX2_DESCRIPTORVALID (1<<29) |
cef33c81 | 426 | #define NV_RX2_SUBTRACT1 (1<<25) |
1da177e4 LT |
427 | #define NV_RX2_ERROR1 (1<<18) |
428 | #define NV_RX2_ERROR2 (1<<19) | |
429 | #define NV_RX2_ERROR3 (1<<20) | |
430 | #define NV_RX2_ERROR4 (1<<21) | |
431 | #define NV_RX2_CRCERR (1<<22) | |
432 | #define NV_RX2_OVERFLOW (1<<23) | |
433 | #define NV_RX2_FRAMINGERR (1<<24) | |
434 | /* error and avail are the same for both */ | |
435 | #define NV_RX2_ERROR (1<<30) | |
436 | #define NV_RX2_AVAIL (1<<31) | |
1ef6841b | 437 | #define NV_RX2_ERROR_MASK (NV_RX2_ERROR1|NV_RX2_ERROR2|NV_RX2_ERROR3|NV_RX2_ERROR4|NV_RX2_CRCERR|NV_RX2_OVERFLOW|NV_RX2_FRAMINGERR) |
1da177e4 | 438 | |
ee407b02 AA |
439 | #define NV_RX3_VLAN_TAG_PRESENT (1<<16) |
440 | #define NV_RX3_VLAN_TAG_MASK (0x0000FFFF) | |
441 | ||
25985edc | 442 | /* Miscellaneous hardware related defines: */ |
78aea4fc SJ |
443 | #define NV_PCI_REGSZ_VER1 0x270 |
444 | #define NV_PCI_REGSZ_VER2 0x2d4 | |
445 | #define NV_PCI_REGSZ_VER3 0x604 | |
446 | #define NV_PCI_REGSZ_MAX 0x604 | |
1da177e4 LT |
447 | |
448 | /* various timeout delays: all in usec */ | |
449 | #define NV_TXRX_RESET_DELAY 4 | |
450 | #define NV_TXSTOP_DELAY1 10 | |
451 | #define NV_TXSTOP_DELAY1MAX 500000 | |
452 | #define NV_TXSTOP_DELAY2 100 | |
453 | #define NV_RXSTOP_DELAY1 10 | |
454 | #define NV_RXSTOP_DELAY1MAX 500000 | |
455 | #define NV_RXSTOP_DELAY2 100 | |
456 | #define NV_SETUP5_DELAY 5 | |
457 | #define NV_SETUP5_DELAYMAX 50000 | |
458 | #define NV_POWERUP_DELAY 5 | |
459 | #define NV_POWERUP_DELAYMAX 5000 | |
460 | #define NV_MIIBUSY_DELAY 50 | |
461 | #define NV_MIIPHY_DELAY 10 | |
462 | #define NV_MIIPHY_DELAYMAX 10000 | |
86a0f043 | 463 | #define NV_MAC_RESET_DELAY 64 |
1da177e4 LT |
464 | |
465 | #define NV_WAKEUPPATTERNS 5 | |
466 | #define NV_WAKEUPMASKENTRIES 4 | |
467 | ||
468 | /* General driver defaults */ | |
469 | #define NV_WATCHDOG_TIMEO (5*HZ) | |
470 | ||
6cef67a0 | 471 | #define RX_RING_DEFAULT 512 |
eafa59f6 AA |
472 | #define TX_RING_DEFAULT 256 |
473 | #define RX_RING_MIN 128 | |
474 | #define TX_RING_MIN 64 | |
475 | #define RING_MAX_DESC_VER_1 1024 | |
476 | #define RING_MAX_DESC_VER_2_3 16384 | |
1da177e4 LT |
477 | |
478 | /* rx/tx mac addr + type + vlan + align + slack*/ | |
d81c0983 MS |
479 | #define NV_RX_HEADERS (64) |
480 | /* even more slack. */ | |
481 | #define NV_RX_ALLOC_PAD (64) | |
482 | ||
483 | /* maximum mtu size */ | |
484 | #define NV_PKTLIMIT_1 ETH_DATA_LEN /* hard limit not known */ | |
485 | #define NV_PKTLIMIT_2 9100 /* Actual limit according to NVidia: 9202 */ | |
1da177e4 LT |
486 | |
487 | #define OOM_REFILL (1+HZ/20) | |
488 | #define POLL_WAIT (1+HZ/100) | |
489 | #define LINK_TIMEOUT (3*HZ) | |
52da3578 | 490 | #define STATS_INTERVAL (10*HZ) |
1da177e4 | 491 | |
f3b197ac | 492 | /* |
1da177e4 | 493 | * desc_ver values: |
8a4ae7f2 MS |
494 | * The nic supports three different descriptor types: |
495 | * - DESC_VER_1: Original | |
496 | * - DESC_VER_2: support for jumbo frames. | |
497 | * - DESC_VER_3: 64-bit format. | |
1da177e4 | 498 | */ |
8a4ae7f2 MS |
499 | #define DESC_VER_1 1 |
500 | #define DESC_VER_2 2 | |
501 | #define DESC_VER_3 3 | |
1da177e4 LT |
502 | |
503 | /* PHY defines */ | |
9f3f7910 AA |
504 | #define PHY_OUI_MARVELL 0x5043 |
505 | #define PHY_OUI_CICADA 0x03f1 | |
506 | #define PHY_OUI_VITESSE 0x01c1 | |
507 | #define PHY_OUI_REALTEK 0x0732 | |
508 | #define PHY_OUI_REALTEK2 0x0020 | |
1da177e4 LT |
509 | #define PHYID1_OUI_MASK 0x03ff |
510 | #define PHYID1_OUI_SHFT 6 | |
511 | #define PHYID2_OUI_MASK 0xfc00 | |
512 | #define PHYID2_OUI_SHFT 10 | |
edf7e5ec | 513 | #define PHYID2_MODEL_MASK 0x03f0 |
9f3f7910 AA |
514 | #define PHY_MODEL_REALTEK_8211 0x0110 |
515 | #define PHY_REV_MASK 0x0001 | |
516 | #define PHY_REV_REALTEK_8211B 0x0000 | |
517 | #define PHY_REV_REALTEK_8211C 0x0001 | |
518 | #define PHY_MODEL_REALTEK_8201 0x0200 | |
519 | #define PHY_MODEL_MARVELL_E3016 0x0220 | |
edf7e5ec | 520 | #define PHY_MARVELL_E3016_INITMASK 0x0300 |
14a67f3c AA |
521 | #define PHY_CICADA_INIT1 0x0f000 |
522 | #define PHY_CICADA_INIT2 0x0e00 | |
523 | #define PHY_CICADA_INIT3 0x01000 | |
524 | #define PHY_CICADA_INIT4 0x0200 | |
525 | #define PHY_CICADA_INIT5 0x0004 | |
526 | #define PHY_CICADA_INIT6 0x02000 | |
d215d8a2 AA |
527 | #define PHY_VITESSE_INIT_REG1 0x1f |
528 | #define PHY_VITESSE_INIT_REG2 0x10 | |
529 | #define PHY_VITESSE_INIT_REG3 0x11 | |
530 | #define PHY_VITESSE_INIT_REG4 0x12 | |
531 | #define PHY_VITESSE_INIT_MSK1 0xc | |
532 | #define PHY_VITESSE_INIT_MSK2 0x0180 | |
533 | #define PHY_VITESSE_INIT1 0x52b5 | |
534 | #define PHY_VITESSE_INIT2 0xaf8a | |
535 | #define PHY_VITESSE_INIT3 0x8 | |
536 | #define PHY_VITESSE_INIT4 0x8f8a | |
537 | #define PHY_VITESSE_INIT5 0xaf86 | |
538 | #define PHY_VITESSE_INIT6 0x8f86 | |
539 | #define PHY_VITESSE_INIT7 0xaf82 | |
540 | #define PHY_VITESSE_INIT8 0x0100 | |
541 | #define PHY_VITESSE_INIT9 0x8f82 | |
542 | #define PHY_VITESSE_INIT10 0x0 | |
c5e3ae88 AA |
543 | #define PHY_REALTEK_INIT_REG1 0x1f |
544 | #define PHY_REALTEK_INIT_REG2 0x19 | |
545 | #define PHY_REALTEK_INIT_REG3 0x13 | |
9f3f7910 AA |
546 | #define PHY_REALTEK_INIT_REG4 0x14 |
547 | #define PHY_REALTEK_INIT_REG5 0x18 | |
548 | #define PHY_REALTEK_INIT_REG6 0x11 | |
22ae03a1 | 549 | #define PHY_REALTEK_INIT_REG7 0x01 |
c5e3ae88 AA |
550 | #define PHY_REALTEK_INIT1 0x0000 |
551 | #define PHY_REALTEK_INIT2 0x8e00 | |
552 | #define PHY_REALTEK_INIT3 0x0001 | |
553 | #define PHY_REALTEK_INIT4 0xad17 | |
9f3f7910 AA |
554 | #define PHY_REALTEK_INIT5 0xfb54 |
555 | #define PHY_REALTEK_INIT6 0xf5c7 | |
556 | #define PHY_REALTEK_INIT7 0x1000 | |
557 | #define PHY_REALTEK_INIT8 0x0003 | |
22ae03a1 AA |
558 | #define PHY_REALTEK_INIT9 0x0008 |
559 | #define PHY_REALTEK_INIT10 0x0005 | |
560 | #define PHY_REALTEK_INIT11 0x0200 | |
9f3f7910 | 561 | #define PHY_REALTEK_INIT_MSK1 0x0003 |
d215d8a2 | 562 | |
1da177e4 LT |
563 | #define PHY_GIGABIT 0x0100 |
564 | ||
565 | #define PHY_TIMEOUT 0x1 | |
566 | #define PHY_ERROR 0x2 | |
567 | ||
568 | #define PHY_100 0x1 | |
569 | #define PHY_1000 0x2 | |
570 | #define PHY_HALF 0x100 | |
571 | ||
eb91f61b AA |
572 | #define NV_PAUSEFRAME_RX_CAPABLE 0x0001 |
573 | #define NV_PAUSEFRAME_TX_CAPABLE 0x0002 | |
574 | #define NV_PAUSEFRAME_RX_ENABLE 0x0004 | |
575 | #define NV_PAUSEFRAME_TX_ENABLE 0x0008 | |
b6d0773f AA |
576 | #define NV_PAUSEFRAME_RX_REQ 0x0010 |
577 | #define NV_PAUSEFRAME_TX_REQ 0x0020 | |
578 | #define NV_PAUSEFRAME_AUTONEG 0x0040 | |
1da177e4 | 579 | |
d33a73c8 AA |
580 | /* MSI/MSI-X defines */ |
581 | #define NV_MSI_X_MAX_VECTORS 8 | |
582 | #define NV_MSI_X_VECTORS_MASK 0x000f | |
583 | #define NV_MSI_CAPABLE 0x0010 | |
584 | #define NV_MSI_X_CAPABLE 0x0020 | |
585 | #define NV_MSI_ENABLED 0x0040 | |
586 | #define NV_MSI_X_ENABLED 0x0080 | |
587 | ||
588 | #define NV_MSI_X_VECTOR_ALL 0x0 | |
589 | #define NV_MSI_X_VECTOR_RX 0x0 | |
590 | #define NV_MSI_X_VECTOR_TX 0x1 | |
591 | #define NV_MSI_X_VECTOR_OTHER 0x2 | |
1da177e4 | 592 | |
b6e4405b AA |
593 | #define NV_MSI_PRIV_OFFSET 0x68 |
594 | #define NV_MSI_PRIV_VALUE 0xffffffff | |
595 | ||
b2976d23 AA |
596 | #define NV_RESTART_TX 0x1 |
597 | #define NV_RESTART_RX 0x2 | |
598 | ||
3b446c3e AA |
599 | #define NV_TX_LIMIT_COUNT 16 |
600 | ||
4145ade2 AA |
601 | #define NV_DYNAMIC_THRESHOLD 4 |
602 | #define NV_DYNAMIC_MAX_QUIET_COUNT 2048 | |
603 | ||
52da3578 AA |
604 | /* statistics */ |
605 | struct nv_ethtool_str { | |
606 | char name[ETH_GSTRING_LEN]; | |
607 | }; | |
608 | ||
609 | static const struct nv_ethtool_str nv_estats_str[] = { | |
674aee3b | 610 | { "tx_bytes" }, /* includes Ethernet FCS CRC */ |
52da3578 AA |
611 | { "tx_zero_rexmt" }, |
612 | { "tx_one_rexmt" }, | |
613 | { "tx_many_rexmt" }, | |
614 | { "tx_late_collision" }, | |
615 | { "tx_fifo_errors" }, | |
616 | { "tx_carrier_errors" }, | |
617 | { "tx_excess_deferral" }, | |
618 | { "tx_retry_error" }, | |
52da3578 AA |
619 | { "rx_frame_error" }, |
620 | { "rx_extra_byte" }, | |
621 | { "rx_late_collision" }, | |
622 | { "rx_runt" }, | |
623 | { "rx_frame_too_long" }, | |
624 | { "rx_over_errors" }, | |
625 | { "rx_crc_errors" }, | |
626 | { "rx_frame_align_error" }, | |
627 | { "rx_length_error" }, | |
628 | { "rx_unicast" }, | |
629 | { "rx_multicast" }, | |
630 | { "rx_broadcast" }, | |
57fff698 AA |
631 | { "rx_packets" }, |
632 | { "rx_errors_total" }, | |
633 | { "tx_errors_total" }, | |
634 | ||
635 | /* version 2 stats */ | |
636 | { "tx_deferral" }, | |
637 | { "tx_packets" }, | |
674aee3b | 638 | { "rx_bytes" }, /* includes Ethernet FCS CRC */ |
57fff698 | 639 | { "tx_pause" }, |
52da3578 | 640 | { "rx_pause" }, |
9c662435 AA |
641 | { "rx_drop_frame" }, |
642 | ||
643 | /* version 3 stats */ | |
644 | { "tx_unicast" }, | |
645 | { "tx_multicast" }, | |
646 | { "tx_broadcast" } | |
52da3578 AA |
647 | }; |
648 | ||
649 | struct nv_ethtool_stats { | |
674aee3b | 650 | u64 tx_bytes; /* should be ifconfig->tx_bytes + 4*tx_packets */ |
52da3578 AA |
651 | u64 tx_zero_rexmt; |
652 | u64 tx_one_rexmt; | |
653 | u64 tx_many_rexmt; | |
654 | u64 tx_late_collision; | |
655 | u64 tx_fifo_errors; | |
656 | u64 tx_carrier_errors; | |
657 | u64 tx_excess_deferral; | |
658 | u64 tx_retry_error; | |
52da3578 AA |
659 | u64 rx_frame_error; |
660 | u64 rx_extra_byte; | |
661 | u64 rx_late_collision; | |
662 | u64 rx_runt; | |
663 | u64 rx_frame_too_long; | |
664 | u64 rx_over_errors; | |
665 | u64 rx_crc_errors; | |
666 | u64 rx_frame_align_error; | |
667 | u64 rx_length_error; | |
668 | u64 rx_unicast; | |
669 | u64 rx_multicast; | |
670 | u64 rx_broadcast; | |
674aee3b | 671 | u64 rx_packets; /* should be ifconfig->rx_packets */ |
57fff698 AA |
672 | u64 rx_errors_total; |
673 | u64 tx_errors_total; | |
674 | ||
675 | /* version 2 stats */ | |
676 | u64 tx_deferral; | |
674aee3b | 677 | u64 tx_packets; /* should be ifconfig->tx_packets */ |
678 | u64 rx_bytes; /* should be ifconfig->rx_bytes + 4*rx_packets */ | |
57fff698 | 679 | u64 tx_pause; |
52da3578 AA |
680 | u64 rx_pause; |
681 | u64 rx_drop_frame; | |
9c662435 AA |
682 | |
683 | /* version 3 stats */ | |
684 | u64 tx_unicast; | |
685 | u64 tx_multicast; | |
686 | u64 tx_broadcast; | |
52da3578 AA |
687 | }; |
688 | ||
9c662435 AA |
689 | #define NV_DEV_STATISTICS_V3_COUNT (sizeof(struct nv_ethtool_stats)/sizeof(u64)) |
690 | #define NV_DEV_STATISTICS_V2_COUNT (NV_DEV_STATISTICS_V3_COUNT - 3) | |
57fff698 AA |
691 | #define NV_DEV_STATISTICS_V1_COUNT (NV_DEV_STATISTICS_V2_COUNT - 6) |
692 | ||
9589c77a AA |
693 | /* diagnostics */ |
694 | #define NV_TEST_COUNT_BASE 3 | |
695 | #define NV_TEST_COUNT_EXTENDED 4 | |
696 | ||
697 | static const struct nv_ethtool_str nv_etests_str[] = { | |
698 | { "link (online/offline)" }, | |
699 | { "register (offline) " }, | |
700 | { "interrupt (offline) " }, | |
701 | { "loopback (offline) " } | |
702 | }; | |
703 | ||
704 | struct register_test { | |
5bb7ea26 AV |
705 | __u32 reg; |
706 | __u32 mask; | |
9589c77a AA |
707 | }; |
708 | ||
709 | static const struct register_test nv_registers_test[] = { | |
710 | { NvRegUnknownSetupReg6, 0x01 }, | |
711 | { NvRegMisc1, 0x03c }, | |
712 | { NvRegOffloadConfig, 0x03ff }, | |
713 | { NvRegMulticastAddrA, 0xffffffff }, | |
95d161cb | 714 | { NvRegTxWatermark, 0x0ff }, |
9589c77a | 715 | { NvRegWakeUpFlags, 0x07777 }, |
78aea4fc | 716 | { 0, 0 } |
9589c77a AA |
717 | }; |
718 | ||
761fcd9e AA |
719 | struct nv_skb_map { |
720 | struct sk_buff *skb; | |
721 | dma_addr_t dma; | |
73a37079 ED |
722 | unsigned int dma_len:31; |
723 | unsigned int dma_single:1; | |
3b446c3e AA |
724 | struct ring_desc_ex *first_tx_desc; |
725 | struct nv_skb_map *next_tx_ctx; | |
761fcd9e AA |
726 | }; |
727 | ||
1da177e4 LT |
728 | /* |
729 | * SMP locking: | |
b74ca3a8 | 730 | * All hardware access under netdev_priv(dev)->lock, except the performance |
1da177e4 LT |
731 | * critical parts: |
732 | * - rx is (pseudo-) lockless: it relies on the single-threading provided | |
733 | * by the arch code for interrupts. | |
932ff279 | 734 | * - tx setup is lockless: it relies on netif_tx_lock. Actual submission |
b74ca3a8 | 735 | * needs netdev_priv(dev)->lock :-( |
932ff279 | 736 | * - set_multicast_list: preparation lockless, relies on netif_tx_lock. |
f5d827ae | 737 | * |
738 | * Hardware stats updates are protected by hwstats_lock: | |
739 | * - updated by nv_do_stats_poll (timer). This is meant to avoid | |
740 | * integer wraparound in the NIC stats registers, at low frequency | |
741 | * (0.1 Hz) | |
742 | * - updated by nv_get_ethtool_stats + nv_get_stats64 | |
743 | * | |
744 | * Software stats are accessed only through 64b synchronization points | |
745 | * and are not subject to other synchronization techniques (single | |
746 | * update thread on the TX or RX paths). | |
1da177e4 LT |
747 | */ |
748 | ||
749 | /* in dev: base, irq */ | |
750 | struct fe_priv { | |
751 | spinlock_t lock; | |
752 | ||
bea3348e SH |
753 | struct net_device *dev; |
754 | struct napi_struct napi; | |
755 | ||
f5d827ae | 756 | /* hardware stats are updated in syscall and timer */ |
757 | spinlock_t hwstats_lock; | |
52da3578 | 758 | struct nv_ethtool_stats estats; |
f5d827ae | 759 | |
1da177e4 LT |
760 | int in_shutdown; |
761 | u32 linkspeed; | |
762 | int duplex; | |
763 | int autoneg; | |
764 | int fixed_mode; | |
765 | int phyaddr; | |
766 | int wolenabled; | |
767 | unsigned int phy_oui; | |
edf7e5ec | 768 | unsigned int phy_model; |
9f3f7910 | 769 | unsigned int phy_rev; |
1da177e4 | 770 | u16 gigabit; |
9589c77a | 771 | int intr_test; |
c5cf9101 | 772 | int recover_error; |
4145ade2 | 773 | int quiet_count; |
1da177e4 LT |
774 | |
775 | /* General data: RO fields */ | |
776 | dma_addr_t ring_addr; | |
777 | struct pci_dev *pci_dev; | |
778 | u32 orig_mac[2]; | |
582806be | 779 | u32 events; |
1da177e4 LT |
780 | u32 irqmask; |
781 | u32 desc_ver; | |
8a4ae7f2 | 782 | u32 txrxctl_bits; |
ee407b02 | 783 | u32 vlanctl_bits; |
86a0f043 | 784 | u32 driver_data; |
9f3f7910 | 785 | u32 device_id; |
86a0f043 | 786 | u32 register_size; |
7e680c22 | 787 | u32 mac_in_use; |
cac1c52c AA |
788 | int mgmt_version; |
789 | int mgmt_sema; | |
1da177e4 LT |
790 | |
791 | void __iomem *base; | |
792 | ||
793 | /* rx specific fields. | |
794 | * Locking: Within irq hander or disable_irq+spin_lock(&np->lock); | |
795 | */ | |
761fcd9e AA |
796 | union ring_type get_rx, put_rx, first_rx, last_rx; |
797 | struct nv_skb_map *get_rx_ctx, *put_rx_ctx; | |
798 | struct nv_skb_map *first_rx_ctx, *last_rx_ctx; | |
799 | struct nv_skb_map *rx_skb; | |
800 | ||
f82a9352 | 801 | union ring_type rx_ring; |
1da177e4 | 802 | unsigned int rx_buf_sz; |
d81c0983 | 803 | unsigned int pkt_limit; |
1da177e4 LT |
804 | struct timer_list oom_kick; |
805 | struct timer_list nic_poll; | |
52da3578 | 806 | struct timer_list stats_poll; |
d33a73c8 | 807 | u32 nic_poll_irq; |
eafa59f6 | 808 | int rx_ring_size; |
1da177e4 | 809 | |
f5d827ae | 810 | /* RX software stats */ |
811 | struct u64_stats_sync swstats_rx_syncp; | |
812 | u64 stat_rx_packets; | |
813 | u64 stat_rx_bytes; /* not always available in HW */ | |
814 | u64 stat_rx_missed_errors; | |
0a1f222d | 815 | u64 stat_rx_dropped; |
f5d827ae | 816 | |
1da177e4 LT |
817 | /* media detection workaround. |
818 | * Locking: Within irq hander or disable_irq+spin_lock(&np->lock); | |
819 | */ | |
820 | int need_linktimer; | |
821 | unsigned long link_timeout; | |
822 | /* | |
823 | * tx specific fields. | |
824 | */ | |
761fcd9e AA |
825 | union ring_type get_tx, put_tx, first_tx, last_tx; |
826 | struct nv_skb_map *get_tx_ctx, *put_tx_ctx; | |
827 | struct nv_skb_map *first_tx_ctx, *last_tx_ctx; | |
828 | struct nv_skb_map *tx_skb; | |
829 | ||
f82a9352 | 830 | union ring_type tx_ring; |
1da177e4 | 831 | u32 tx_flags; |
eafa59f6 | 832 | int tx_ring_size; |
3b446c3e AA |
833 | int tx_limit; |
834 | u32 tx_pkts_in_progress; | |
835 | struct nv_skb_map *tx_change_owner; | |
836 | struct nv_skb_map *tx_end_flip; | |
aaa37d2d | 837 | int tx_stop; |
ee407b02 | 838 | |
f5d827ae | 839 | /* TX software stats */ |
840 | struct u64_stats_sync swstats_tx_syncp; | |
841 | u64 stat_tx_packets; /* not always available in HW */ | |
842 | u64 stat_tx_bytes; | |
843 | u64 stat_tx_dropped; | |
844 | ||
d33a73c8 AA |
845 | /* msi/msi-x fields */ |
846 | u32 msi_flags; | |
847 | struct msix_entry msi_x_entry[NV_MSI_X_MAX_VECTORS]; | |
eb91f61b AA |
848 | |
849 | /* flow control */ | |
850 | u32 pause_flags; | |
1a1ca861 TD |
851 | |
852 | /* power saved state */ | |
853 | u32 saved_config_space[NV_PCI_REGSZ_MAX/4]; | |
ddb213f0 YL |
854 | |
855 | /* for different msi-x irq type */ | |
856 | char name_rx[IFNAMSIZ + 3]; /* -rx */ | |
857 | char name_tx[IFNAMSIZ + 3]; /* -tx */ | |
858 | char name_other[IFNAMSIZ + 6]; /* -other */ | |
1da177e4 LT |
859 | }; |
860 | ||
861 | /* | |
862 | * Maximum number of loops until we assume that a bit in the irq mask | |
863 | * is stuck. Overridable with module param. | |
864 | */ | |
4145ade2 | 865 | static int max_interrupt_work = 4; |
1da177e4 | 866 | |
a971c324 AA |
867 | /* |
868 | * Optimization can be either throuput mode or cpu mode | |
f3b197ac | 869 | * |
a971c324 AA |
870 | * Throughput Mode: Every tx and rx packet will generate an interrupt. |
871 | * CPU Mode: Interrupts are controlled by a timer. | |
872 | */ | |
69fe3fd7 AA |
873 | enum { |
874 | NV_OPTIMIZATION_MODE_THROUGHPUT, | |
9e184767 AA |
875 | NV_OPTIMIZATION_MODE_CPU, |
876 | NV_OPTIMIZATION_MODE_DYNAMIC | |
69fe3fd7 | 877 | }; |
9e184767 | 878 | static int optimization_mode = NV_OPTIMIZATION_MODE_DYNAMIC; |
a971c324 AA |
879 | |
880 | /* | |
881 | * Poll interval for timer irq | |
882 | * | |
883 | * This interval determines how frequent an interrupt is generated. | |
884 | * The is value is determined by [(time_in_micro_secs * 100) / (2^10)] | |
885 | * Min = 0, and Max = 65535 | |
886 | */ | |
887 | static int poll_interval = -1; | |
888 | ||
d33a73c8 | 889 | /* |
69fe3fd7 | 890 | * MSI interrupts |
d33a73c8 | 891 | */ |
69fe3fd7 AA |
892 | enum { |
893 | NV_MSI_INT_DISABLED, | |
894 | NV_MSI_INT_ENABLED | |
895 | }; | |
896 | static int msi = NV_MSI_INT_ENABLED; | |
d33a73c8 AA |
897 | |
898 | /* | |
69fe3fd7 | 899 | * MSIX interrupts |
d33a73c8 | 900 | */ |
69fe3fd7 AA |
901 | enum { |
902 | NV_MSIX_INT_DISABLED, | |
903 | NV_MSIX_INT_ENABLED | |
904 | }; | |
39482791 | 905 | static int msix = NV_MSIX_INT_ENABLED; |
69fe3fd7 AA |
906 | |
907 | /* | |
908 | * DMA 64bit | |
909 | */ | |
910 | enum { | |
911 | NV_DMA_64BIT_DISABLED, | |
912 | NV_DMA_64BIT_ENABLED | |
913 | }; | |
914 | static int dma_64bit = NV_DMA_64BIT_ENABLED; | |
d33a73c8 | 915 | |
1ec4f2d3 SN |
916 | /* |
917 | * Debug output control for tx_timeout | |
918 | */ | |
919 | static bool debug_tx_timeout = false; | |
920 | ||
9f3f7910 AA |
921 | /* |
922 | * Crossover Detection | |
923 | * Realtek 8201 phy + some OEM boards do not work properly. | |
924 | */ | |
925 | enum { | |
926 | NV_CROSSOVER_DETECTION_DISABLED, | |
927 | NV_CROSSOVER_DETECTION_ENABLED | |
928 | }; | |
929 | static int phy_cross = NV_CROSSOVER_DETECTION_DISABLED; | |
930 | ||
5a9a8e32 ES |
931 | /* |
932 | * Power down phy when interface is down (persists through reboot; | |
933 | * older Linux and other OSes may not power it up again) | |
934 | */ | |
78aea4fc | 935 | static int phy_power_down; |
5a9a8e32 | 936 | |
1da177e4 LT |
937 | static inline struct fe_priv *get_nvpriv(struct net_device *dev) |
938 | { | |
939 | return netdev_priv(dev); | |
940 | } | |
941 | ||
942 | static inline u8 __iomem *get_hwbase(struct net_device *dev) | |
943 | { | |
ac9c1897 | 944 | return ((struct fe_priv *)netdev_priv(dev))->base; |
1da177e4 LT |
945 | } |
946 | ||
947 | static inline void pci_push(u8 __iomem *base) | |
948 | { | |
949 | /* force out pending posted writes */ | |
950 | readl(base); | |
951 | } | |
952 | ||
953 | static inline u32 nv_descr_getlength(struct ring_desc *prd, u32 v) | |
954 | { | |
f82a9352 | 955 | return le32_to_cpu(prd->flaglen) |
1da177e4 LT |
956 | & ((v == DESC_VER_1) ? LEN_MASK_V1 : LEN_MASK_V2); |
957 | } | |
958 | ||
ee73362c MS |
959 | static inline u32 nv_descr_getlength_ex(struct ring_desc_ex *prd, u32 v) |
960 | { | |
f82a9352 | 961 | return le32_to_cpu(prd->flaglen) & LEN_MASK_V2; |
ee73362c MS |
962 | } |
963 | ||
36b30ea9 JG |
964 | static bool nv_optimized(struct fe_priv *np) |
965 | { | |
966 | if (np->desc_ver == DESC_VER_1 || np->desc_ver == DESC_VER_2) | |
967 | return false; | |
968 | return true; | |
969 | } | |
970 | ||
1da177e4 | 971 | static int reg_delay(struct net_device *dev, int offset, u32 mask, u32 target, |
344d0dce | 972 | int delay, int delaymax) |
1da177e4 LT |
973 | { |
974 | u8 __iomem *base = get_hwbase(dev); | |
975 | ||
976 | pci_push(base); | |
977 | do { | |
978 | udelay(delay); | |
979 | delaymax -= delay; | |
344d0dce | 980 | if (delaymax < 0) |
1da177e4 | 981 | return 1; |
1da177e4 LT |
982 | } while ((readl(base + offset) & mask) != target); |
983 | return 0; | |
984 | } | |
985 | ||
0832b25a AA |
986 | #define NV_SETUP_RX_RING 0x01 |
987 | #define NV_SETUP_TX_RING 0x02 | |
988 | ||
5bb7ea26 AV |
989 | static inline u32 dma_low(dma_addr_t addr) |
990 | { | |
991 | return addr; | |
992 | } | |
993 | ||
994 | static inline u32 dma_high(dma_addr_t addr) | |
995 | { | |
996 | return addr>>31>>1; /* 0 if 32bit, shift down by 32 if 64bit */ | |
997 | } | |
998 | ||
0832b25a AA |
999 | static void setup_hw_rings(struct net_device *dev, int rxtx_flags) |
1000 | { | |
1001 | struct fe_priv *np = get_nvpriv(dev); | |
1002 | u8 __iomem *base = get_hwbase(dev); | |
1003 | ||
36b30ea9 | 1004 | if (!nv_optimized(np)) { |
78aea4fc | 1005 | if (rxtx_flags & NV_SETUP_RX_RING) |
5bb7ea26 | 1006 | writel(dma_low(np->ring_addr), base + NvRegRxRingPhysAddr); |
78aea4fc | 1007 | if (rxtx_flags & NV_SETUP_TX_RING) |
5bb7ea26 | 1008 | writel(dma_low(np->ring_addr + np->rx_ring_size*sizeof(struct ring_desc)), base + NvRegTxRingPhysAddr); |
0832b25a AA |
1009 | } else { |
1010 | if (rxtx_flags & NV_SETUP_RX_RING) { | |
5bb7ea26 AV |
1011 | writel(dma_low(np->ring_addr), base + NvRegRxRingPhysAddr); |
1012 | writel(dma_high(np->ring_addr), base + NvRegRxRingPhysAddrHigh); | |
0832b25a AA |
1013 | } |
1014 | if (rxtx_flags & NV_SETUP_TX_RING) { | |
5bb7ea26 AV |
1015 | writel(dma_low(np->ring_addr + np->rx_ring_size*sizeof(struct ring_desc_ex)), base + NvRegTxRingPhysAddr); |
1016 | writel(dma_high(np->ring_addr + np->rx_ring_size*sizeof(struct ring_desc_ex)), base + NvRegTxRingPhysAddrHigh); | |
0832b25a AA |
1017 | } |
1018 | } | |
1019 | } | |
1020 | ||
eafa59f6 AA |
1021 | static void free_rings(struct net_device *dev) |
1022 | { | |
1023 | struct fe_priv *np = get_nvpriv(dev); | |
1024 | ||
36b30ea9 | 1025 | if (!nv_optimized(np)) { |
f82a9352 | 1026 | if (np->rx_ring.orig) |
eafa59f6 AA |
1027 | pci_free_consistent(np->pci_dev, sizeof(struct ring_desc) * (np->rx_ring_size + np->tx_ring_size), |
1028 | np->rx_ring.orig, np->ring_addr); | |
1029 | } else { | |
1030 | if (np->rx_ring.ex) | |
1031 | pci_free_consistent(np->pci_dev, sizeof(struct ring_desc_ex) * (np->rx_ring_size + np->tx_ring_size), | |
1032 | np->rx_ring.ex, np->ring_addr); | |
1033 | } | |
9b03b06b SJ |
1034 | kfree(np->rx_skb); |
1035 | kfree(np->tx_skb); | |
eafa59f6 AA |
1036 | } |
1037 | ||
84b3932b AA |
1038 | static int using_multi_irqs(struct net_device *dev) |
1039 | { | |
1040 | struct fe_priv *np = get_nvpriv(dev); | |
1041 | ||
1042 | if (!(np->msi_flags & NV_MSI_X_ENABLED) || | |
1043 | ((np->msi_flags & NV_MSI_X_ENABLED) && | |
1044 | ((np->msi_flags & NV_MSI_X_VECTORS_MASK) == 0x1))) | |
1045 | return 0; | |
1046 | else | |
1047 | return 1; | |
1048 | } | |
1049 | ||
88d7d8b0 AA |
1050 | static void nv_txrx_gate(struct net_device *dev, bool gate) |
1051 | { | |
1052 | struct fe_priv *np = get_nvpriv(dev); | |
1053 | u8 __iomem *base = get_hwbase(dev); | |
1054 | u32 powerstate; | |
1055 | ||
1056 | if (!np->mac_in_use && | |
1057 | (np->driver_data & DEV_HAS_POWER_CNTRL)) { | |
1058 | powerstate = readl(base + NvRegPowerState2); | |
1059 | if (gate) | |
1060 | powerstate |= NVREG_POWERSTATE2_GATE_CLOCKS; | |
1061 | else | |
1062 | powerstate &= ~NVREG_POWERSTATE2_GATE_CLOCKS; | |
1063 | writel(powerstate, base + NvRegPowerState2); | |
1064 | } | |
1065 | } | |
1066 | ||
84b3932b AA |
1067 | static void nv_enable_irq(struct net_device *dev) |
1068 | { | |
1069 | struct fe_priv *np = get_nvpriv(dev); | |
1070 | ||
1071 | if (!using_multi_irqs(dev)) { | |
1072 | if (np->msi_flags & NV_MSI_X_ENABLED) | |
1073 | enable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_ALL].vector); | |
1074 | else | |
a7475906 | 1075 | enable_irq(np->pci_dev->irq); |
84b3932b AA |
1076 | } else { |
1077 | enable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_RX].vector); | |
1078 | enable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_TX].vector); | |
1079 | enable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_OTHER].vector); | |
1080 | } | |
1081 | } | |
1082 | ||
1083 | static void nv_disable_irq(struct net_device *dev) | |
1084 | { | |
1085 | struct fe_priv *np = get_nvpriv(dev); | |
1086 | ||
1087 | if (!using_multi_irqs(dev)) { | |
1088 | if (np->msi_flags & NV_MSI_X_ENABLED) | |
1089 | disable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_ALL].vector); | |
1090 | else | |
a7475906 | 1091 | disable_irq(np->pci_dev->irq); |
84b3932b AA |
1092 | } else { |
1093 | disable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_RX].vector); | |
1094 | disable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_TX].vector); | |
1095 | disable_irq(np->msi_x_entry[NV_MSI_X_VECTOR_OTHER].vector); | |
1096 | } | |
1097 | } | |
1098 | ||
1099 | /* In MSIX mode, a write to irqmask behaves as XOR */ | |
1100 | static void nv_enable_hw_interrupts(struct net_device *dev, u32 mask) | |
1101 | { | |
1102 | u8 __iomem *base = get_hwbase(dev); | |
1103 | ||
1104 | writel(mask, base + NvRegIrqMask); | |
1105 | } | |
1106 | ||
1107 | static void nv_disable_hw_interrupts(struct net_device *dev, u32 mask) | |
1108 | { | |
1109 | struct fe_priv *np = get_nvpriv(dev); | |
1110 | u8 __iomem *base = get_hwbase(dev); | |
1111 | ||
1112 | if (np->msi_flags & NV_MSI_X_ENABLED) { | |
1113 | writel(mask, base + NvRegIrqMask); | |
1114 | } else { | |
1115 | if (np->msi_flags & NV_MSI_ENABLED) | |
1116 | writel(0, base + NvRegMSIIrqMask); | |
1117 | writel(0, base + NvRegIrqMask); | |
1118 | } | |
1119 | } | |
1120 | ||
08d93575 AA |
1121 | static void nv_napi_enable(struct net_device *dev) |
1122 | { | |
08d93575 AA |
1123 | struct fe_priv *np = get_nvpriv(dev); |
1124 | ||
1125 | napi_enable(&np->napi); | |
08d93575 AA |
1126 | } |
1127 | ||
1128 | static void nv_napi_disable(struct net_device *dev) | |
1129 | { | |
08d93575 AA |
1130 | struct fe_priv *np = get_nvpriv(dev); |
1131 | ||
1132 | napi_disable(&np->napi); | |
08d93575 AA |
1133 | } |
1134 | ||
1da177e4 LT |
1135 | #define MII_READ (-1) |
1136 | /* mii_rw: read/write a register on the PHY. | |
1137 | * | |
1138 | * Caller must guarantee serialization | |
1139 | */ | |
1140 | static int mii_rw(struct net_device *dev, int addr, int miireg, int value) | |
1141 | { | |
1142 | u8 __iomem *base = get_hwbase(dev); | |
1143 | u32 reg; | |
1144 | int retval; | |
1145 | ||
eb798428 | 1146 | writel(NVREG_MIISTAT_MASK_RW, base + NvRegMIIStatus); |
1da177e4 LT |
1147 | |
1148 | reg = readl(base + NvRegMIIControl); | |
1149 | if (reg & NVREG_MIICTL_INUSE) { | |
1150 | writel(NVREG_MIICTL_INUSE, base + NvRegMIIControl); | |
1151 | udelay(NV_MIIBUSY_DELAY); | |
1152 | } | |
1153 | ||
1154 | reg = (addr << NVREG_MIICTL_ADDRSHIFT) | miireg; | |
1155 | if (value != MII_READ) { | |
1156 | writel(value, base + NvRegMIIData); | |
1157 | reg |= NVREG_MIICTL_WRITE; | |
1158 | } | |
1159 | writel(reg, base + NvRegMIIControl); | |
1160 | ||
1161 | if (reg_delay(dev, NvRegMIIControl, NVREG_MIICTL_INUSE, 0, | |
344d0dce | 1162 | NV_MIIPHY_DELAY, NV_MIIPHY_DELAYMAX)) { |
1da177e4 LT |
1163 | retval = -1; |
1164 | } else if (value != MII_READ) { | |
1165 | /* it was a write operation - fewer failures are detectable */ | |
1da177e4 LT |
1166 | retval = 0; |
1167 | } else if (readl(base + NvRegMIIStatus) & NVREG_MIISTAT_ERROR) { | |
1da177e4 LT |
1168 | retval = -1; |
1169 | } else { | |
1170 | retval = readl(base + NvRegMIIData); | |
1da177e4 LT |
1171 | } |
1172 | ||
1173 | return retval; | |
1174 | } | |
1175 | ||
edf7e5ec | 1176 | static int phy_reset(struct net_device *dev, u32 bmcr_setup) |
1da177e4 | 1177 | { |
ac9c1897 | 1178 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 LT |
1179 | u32 miicontrol; |
1180 | unsigned int tries = 0; | |
1181 | ||
edf7e5ec | 1182 | miicontrol = BMCR_RESET | bmcr_setup; |
78aea4fc | 1183 | if (mii_rw(dev, np->phyaddr, MII_BMCR, miicontrol)) |
1da177e4 | 1184 | return -1; |
1da177e4 LT |
1185 | |
1186 | /* wait for 500ms */ | |
1187 | msleep(500); | |
1188 | ||
1189 | /* must wait till reset is deasserted */ | |
1190 | while (miicontrol & BMCR_RESET) { | |
de855b99 | 1191 | usleep_range(10000, 20000); |
1da177e4 LT |
1192 | miicontrol = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); |
1193 | /* FIXME: 100 tries seem excessive */ | |
1194 | if (tries++ > 100) | |
1195 | return -1; | |
1196 | } | |
1197 | return 0; | |
1198 | } | |
1199 | ||
c41d41e1 JP |
1200 | static int init_realtek_8211b(struct net_device *dev, struct fe_priv *np) |
1201 | { | |
1202 | static const struct { | |
1203 | int reg; | |
1204 | int init; | |
1205 | } ri[] = { | |
1206 | { PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT1 }, | |
1207 | { PHY_REALTEK_INIT_REG2, PHY_REALTEK_INIT2 }, | |
1208 | { PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT3 }, | |
1209 | { PHY_REALTEK_INIT_REG3, PHY_REALTEK_INIT4 }, | |
1210 | { PHY_REALTEK_INIT_REG4, PHY_REALTEK_INIT5 }, | |
1211 | { PHY_REALTEK_INIT_REG5, PHY_REALTEK_INIT6 }, | |
1212 | { PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT1 }, | |
1213 | }; | |
1214 | int i; | |
1215 | ||
1216 | for (i = 0; i < ARRAY_SIZE(ri); i++) { | |
cd66328b JP |
1217 | if (mii_rw(dev, np->phyaddr, ri[i].reg, ri[i].init)) |
1218 | return PHY_ERROR; | |
1219 | } | |
1220 | ||
1221 | return 0; | |
1222 | } | |
1223 | ||
1224 | static int init_realtek_8211c(struct net_device *dev, struct fe_priv *np) | |
1225 | { | |
1226 | u32 reg; | |
1227 | u8 __iomem *base = get_hwbase(dev); | |
1228 | u32 powerstate = readl(base + NvRegPowerState2); | |
1229 | ||
1230 | /* need to perform hw phy reset */ | |
1231 | powerstate |= NVREG_POWERSTATE2_PHY_RESET; | |
1232 | writel(powerstate, base + NvRegPowerState2); | |
1233 | msleep(25); | |
1234 | ||
1235 | powerstate &= ~NVREG_POWERSTATE2_PHY_RESET; | |
1236 | writel(powerstate, base + NvRegPowerState2); | |
1237 | msleep(25); | |
1238 | ||
1239 | reg = mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG6, MII_READ); | |
1240 | reg |= PHY_REALTEK_INIT9; | |
1241 | if (mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG6, reg)) | |
1242 | return PHY_ERROR; | |
1243 | if (mii_rw(dev, np->phyaddr, | |
1244 | PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT10)) | |
1245 | return PHY_ERROR; | |
1246 | reg = mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG7, MII_READ); | |
1247 | if (!(reg & PHY_REALTEK_INIT11)) { | |
1248 | reg |= PHY_REALTEK_INIT11; | |
1249 | if (mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG7, reg)) | |
1250 | return PHY_ERROR; | |
1251 | } | |
1252 | if (mii_rw(dev, np->phyaddr, | |
1253 | PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT1)) | |
1254 | return PHY_ERROR; | |
1255 | ||
1256 | return 0; | |
1257 | } | |
1258 | ||
1259 | static int init_realtek_8201(struct net_device *dev, struct fe_priv *np) | |
1260 | { | |
1261 | u32 phy_reserved; | |
1262 | ||
1263 | if (np->driver_data & DEV_NEED_PHY_INIT_FIX) { | |
1264 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1265 | PHY_REALTEK_INIT_REG6, MII_READ); | |
1266 | phy_reserved |= PHY_REALTEK_INIT7; | |
1267 | if (mii_rw(dev, np->phyaddr, | |
1268 | PHY_REALTEK_INIT_REG6, phy_reserved)) | |
1269 | return PHY_ERROR; | |
1270 | } | |
1271 | ||
1272 | return 0; | |
1273 | } | |
1274 | ||
1275 | static int init_realtek_8201_cross(struct net_device *dev, struct fe_priv *np) | |
1276 | { | |
1277 | u32 phy_reserved; | |
1278 | ||
1279 | if (phy_cross == NV_CROSSOVER_DETECTION_DISABLED) { | |
1280 | if (mii_rw(dev, np->phyaddr, | |
1281 | PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT3)) | |
1282 | return PHY_ERROR; | |
1283 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1284 | PHY_REALTEK_INIT_REG2, MII_READ); | |
1285 | phy_reserved &= ~PHY_REALTEK_INIT_MSK1; | |
1286 | phy_reserved |= PHY_REALTEK_INIT3; | |
1287 | if (mii_rw(dev, np->phyaddr, | |
1288 | PHY_REALTEK_INIT_REG2, phy_reserved)) | |
1289 | return PHY_ERROR; | |
1290 | if (mii_rw(dev, np->phyaddr, | |
1291 | PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT1)) | |
c41d41e1 | 1292 | return PHY_ERROR; |
c41d41e1 JP |
1293 | } |
1294 | ||
1295 | return 0; | |
1296 | } | |
1297 | ||
cd66328b JP |
1298 | static int init_cicada(struct net_device *dev, struct fe_priv *np, |
1299 | u32 phyinterface) | |
1300 | { | |
1301 | u32 phy_reserved; | |
1302 | ||
1303 | if (phyinterface & PHY_RGMII) { | |
1304 | phy_reserved = mii_rw(dev, np->phyaddr, MII_RESV1, MII_READ); | |
1305 | phy_reserved &= ~(PHY_CICADA_INIT1 | PHY_CICADA_INIT2); | |
1306 | phy_reserved |= (PHY_CICADA_INIT3 | PHY_CICADA_INIT4); | |
1307 | if (mii_rw(dev, np->phyaddr, MII_RESV1, phy_reserved)) | |
1308 | return PHY_ERROR; | |
1309 | phy_reserved = mii_rw(dev, np->phyaddr, MII_NCONFIG, MII_READ); | |
1310 | phy_reserved |= PHY_CICADA_INIT5; | |
1311 | if (mii_rw(dev, np->phyaddr, MII_NCONFIG, phy_reserved)) | |
1312 | return PHY_ERROR; | |
1313 | } | |
1314 | phy_reserved = mii_rw(dev, np->phyaddr, MII_SREVISION, MII_READ); | |
1315 | phy_reserved |= PHY_CICADA_INIT6; | |
1316 | if (mii_rw(dev, np->phyaddr, MII_SREVISION, phy_reserved)) | |
1317 | return PHY_ERROR; | |
1318 | ||
1319 | return 0; | |
1320 | } | |
1321 | ||
1322 | static int init_vitesse(struct net_device *dev, struct fe_priv *np) | |
1323 | { | |
1324 | u32 phy_reserved; | |
1325 | ||
1326 | if (mii_rw(dev, np->phyaddr, | |
1327 | PHY_VITESSE_INIT_REG1, PHY_VITESSE_INIT1)) | |
1328 | return PHY_ERROR; | |
1329 | if (mii_rw(dev, np->phyaddr, | |
1330 | PHY_VITESSE_INIT_REG2, PHY_VITESSE_INIT2)) | |
1331 | return PHY_ERROR; | |
1332 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1333 | PHY_VITESSE_INIT_REG4, MII_READ); | |
1334 | if (mii_rw(dev, np->phyaddr, PHY_VITESSE_INIT_REG4, phy_reserved)) | |
1335 | return PHY_ERROR; | |
1336 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1337 | PHY_VITESSE_INIT_REG3, MII_READ); | |
1338 | phy_reserved &= ~PHY_VITESSE_INIT_MSK1; | |
1339 | phy_reserved |= PHY_VITESSE_INIT3; | |
1340 | if (mii_rw(dev, np->phyaddr, PHY_VITESSE_INIT_REG3, phy_reserved)) | |
1341 | return PHY_ERROR; | |
1342 | if (mii_rw(dev, np->phyaddr, | |
1343 | PHY_VITESSE_INIT_REG2, PHY_VITESSE_INIT4)) | |
1344 | return PHY_ERROR; | |
1345 | if (mii_rw(dev, np->phyaddr, | |
1346 | PHY_VITESSE_INIT_REG2, PHY_VITESSE_INIT5)) | |
1347 | return PHY_ERROR; | |
1348 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1349 | PHY_VITESSE_INIT_REG4, MII_READ); | |
1350 | phy_reserved &= ~PHY_VITESSE_INIT_MSK1; | |
1351 | phy_reserved |= PHY_VITESSE_INIT3; | |
1352 | if (mii_rw(dev, np->phyaddr, PHY_VITESSE_INIT_REG4, phy_reserved)) | |
1353 | return PHY_ERROR; | |
1354 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1355 | PHY_VITESSE_INIT_REG3, MII_READ); | |
1356 | if (mii_rw(dev, np->phyaddr, PHY_VITESSE_INIT_REG3, phy_reserved)) | |
1357 | return PHY_ERROR; | |
1358 | if (mii_rw(dev, np->phyaddr, | |
1359 | PHY_VITESSE_INIT_REG2, PHY_VITESSE_INIT6)) | |
1360 | return PHY_ERROR; | |
1361 | if (mii_rw(dev, np->phyaddr, | |
1362 | PHY_VITESSE_INIT_REG2, PHY_VITESSE_INIT7)) | |
1363 | return PHY_ERROR; | |
1364 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1365 | PHY_VITESSE_INIT_REG4, MII_READ); | |
1366 | if (mii_rw(dev, np->phyaddr, PHY_VITESSE_INIT_REG4, phy_reserved)) | |
1367 | return PHY_ERROR; | |
1368 | phy_reserved = mii_rw(dev, np->phyaddr, | |
1369 | PHY_VITESSE_INIT_REG3, MII_READ); | |
1370 | phy_reserved &= ~PHY_VITESSE_INIT_MSK2; | |
1371 | phy_reserved |= PHY_VITESSE_INIT8; | |
1372 | if (mii_rw(dev, np->phyaddr, PHY_VITESSE_INIT_REG3, phy_reserved)) | |
1373 | return PHY_ERROR; | |
1374 | if (mii_rw(dev, np->phyaddr, | |
1375 | PHY_VITESSE_INIT_REG2, PHY_VITESSE_INIT9)) | |
1376 | return PHY_ERROR; | |
1377 | if (mii_rw(dev, np->phyaddr, | |
1378 | PHY_VITESSE_INIT_REG1, PHY_VITESSE_INIT10)) | |
1379 | return PHY_ERROR; | |
1380 | ||
1381 | return 0; | |
1382 | } | |
1383 | ||
1da177e4 LT |
1384 | static int phy_init(struct net_device *dev) |
1385 | { | |
1386 | struct fe_priv *np = get_nvpriv(dev); | |
1387 | u8 __iomem *base = get_hwbase(dev); | |
cd66328b JP |
1388 | u32 phyinterface; |
1389 | u32 mii_status, mii_control, mii_control_1000, reg; | |
1da177e4 | 1390 | |
edf7e5ec AA |
1391 | /* phy errata for E3016 phy */ |
1392 | if (np->phy_model == PHY_MODEL_MARVELL_E3016) { | |
1393 | reg = mii_rw(dev, np->phyaddr, MII_NCONFIG, MII_READ); | |
1394 | reg &= ~PHY_MARVELL_E3016_INITMASK; | |
1395 | if (mii_rw(dev, np->phyaddr, MII_NCONFIG, reg)) { | |
1d397f36 JP |
1396 | netdev_info(dev, "%s: phy write to errata reg failed\n", |
1397 | pci_name(np->pci_dev)); | |
edf7e5ec AA |
1398 | return PHY_ERROR; |
1399 | } | |
1400 | } | |
c5e3ae88 | 1401 | if (np->phy_oui == PHY_OUI_REALTEK) { |
9f3f7910 AA |
1402 | if (np->phy_model == PHY_MODEL_REALTEK_8211 && |
1403 | np->phy_rev == PHY_REV_REALTEK_8211B) { | |
cd66328b | 1404 | if (init_realtek_8211b(dev, np)) { |
1d397f36 JP |
1405 | netdev_info(dev, "%s: phy init failed\n", |
1406 | pci_name(np->pci_dev)); | |
22ae03a1 AA |
1407 | return PHY_ERROR; |
1408 | } | |
cd66328b JP |
1409 | } else if (np->phy_model == PHY_MODEL_REALTEK_8211 && |
1410 | np->phy_rev == PHY_REV_REALTEK_8211C) { | |
1411 | if (init_realtek_8211c(dev, np)) { | |
1d397f36 JP |
1412 | netdev_info(dev, "%s: phy init failed\n", |
1413 | pci_name(np->pci_dev)); | |
22ae03a1 AA |
1414 | return PHY_ERROR; |
1415 | } | |
cd66328b JP |
1416 | } else if (np->phy_model == PHY_MODEL_REALTEK_8201) { |
1417 | if (init_realtek_8201(dev, np)) { | |
1d397f36 JP |
1418 | netdev_info(dev, "%s: phy init failed\n", |
1419 | pci_name(np->pci_dev)); | |
22ae03a1 AA |
1420 | return PHY_ERROR; |
1421 | } | |
1422 | } | |
c5e3ae88 | 1423 | } |
edf7e5ec | 1424 | |
1da177e4 LT |
1425 | /* set advertise register */ |
1426 | reg = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
cd66328b JP |
1427 | reg |= (ADVERTISE_10HALF | ADVERTISE_10FULL | |
1428 | ADVERTISE_100HALF | ADVERTISE_100FULL | | |
1429 | ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP); | |
1da177e4 | 1430 | if (mii_rw(dev, np->phyaddr, MII_ADVERTISE, reg)) { |
1d397f36 JP |
1431 | netdev_info(dev, "%s: phy write to advertise failed\n", |
1432 | pci_name(np->pci_dev)); | |
1da177e4 LT |
1433 | return PHY_ERROR; |
1434 | } | |
1435 | ||
1436 | /* get phy interface type */ | |
1437 | phyinterface = readl(base + NvRegPhyInterface); | |
1438 | ||
1439 | /* see if gigabit phy */ | |
1440 | mii_status = mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
1441 | if (mii_status & PHY_GIGABIT) { | |
1442 | np->gigabit = PHY_GIGABIT; | |
cd66328b JP |
1443 | mii_control_1000 = mii_rw(dev, np->phyaddr, |
1444 | MII_CTRL1000, MII_READ); | |
1da177e4 LT |
1445 | mii_control_1000 &= ~ADVERTISE_1000HALF; |
1446 | if (phyinterface & PHY_RGMII) | |
1447 | mii_control_1000 |= ADVERTISE_1000FULL; | |
1448 | else | |
1449 | mii_control_1000 &= ~ADVERTISE_1000FULL; | |
1450 | ||
eb91f61b | 1451 | if (mii_rw(dev, np->phyaddr, MII_CTRL1000, mii_control_1000)) { |
1d397f36 JP |
1452 | netdev_info(dev, "%s: phy init failed\n", |
1453 | pci_name(np->pci_dev)); | |
1da177e4 LT |
1454 | return PHY_ERROR; |
1455 | } | |
78aea4fc | 1456 | } else |
1da177e4 LT |
1457 | np->gigabit = 0; |
1458 | ||
edf7e5ec AA |
1459 | mii_control = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); |
1460 | mii_control |= BMCR_ANENABLE; | |
1461 | ||
22ae03a1 AA |
1462 | if (np->phy_oui == PHY_OUI_REALTEK && |
1463 | np->phy_model == PHY_MODEL_REALTEK_8211 && | |
1464 | np->phy_rev == PHY_REV_REALTEK_8211C) { | |
1465 | /* start autoneg since we already performed hw reset above */ | |
1466 | mii_control |= BMCR_ANRESTART; | |
1467 | if (mii_rw(dev, np->phyaddr, MII_BMCR, mii_control)) { | |
1d397f36 JP |
1468 | netdev_info(dev, "%s: phy init failed\n", |
1469 | pci_name(np->pci_dev)); | |
22ae03a1 AA |
1470 | return PHY_ERROR; |
1471 | } | |
1472 | } else { | |
1473 | /* reset the phy | |
1474 | * (certain phys need bmcr to be setup with reset) | |
1475 | */ | |
1476 | if (phy_reset(dev, mii_control)) { | |
1d397f36 JP |
1477 | netdev_info(dev, "%s: phy reset failed\n", |
1478 | pci_name(np->pci_dev)); | |
22ae03a1 AA |
1479 | return PHY_ERROR; |
1480 | } | |
1da177e4 LT |
1481 | } |
1482 | ||
1483 | /* phy vendor specific configuration */ | |
cd66328b JP |
1484 | if ((np->phy_oui == PHY_OUI_CICADA)) { |
1485 | if (init_cicada(dev, np, phyinterface)) { | |
1d397f36 JP |
1486 | netdev_info(dev, "%s: phy init failed\n", |
1487 | pci_name(np->pci_dev)); | |
d215d8a2 AA |
1488 | return PHY_ERROR; |
1489 | } | |
cd66328b JP |
1490 | } else if (np->phy_oui == PHY_OUI_VITESSE) { |
1491 | if (init_vitesse(dev, np)) { | |
1d397f36 JP |
1492 | netdev_info(dev, "%s: phy init failed\n", |
1493 | pci_name(np->pci_dev)); | |
d215d8a2 AA |
1494 | return PHY_ERROR; |
1495 | } | |
cd66328b | 1496 | } else if (np->phy_oui == PHY_OUI_REALTEK) { |
9f3f7910 AA |
1497 | if (np->phy_model == PHY_MODEL_REALTEK_8211 && |
1498 | np->phy_rev == PHY_REV_REALTEK_8211B) { | |
1499 | /* reset could have cleared these out, set them back */ | |
cd66328b JP |
1500 | if (init_realtek_8211b(dev, np)) { |
1501 | netdev_info(dev, "%s: phy init failed\n", | |
1502 | pci_name(np->pci_dev)); | |
9f3f7910 | 1503 | return PHY_ERROR; |
9f3f7910 | 1504 | } |
cd66328b JP |
1505 | } else if (np->phy_model == PHY_MODEL_REALTEK_8201) { |
1506 | if (init_realtek_8201(dev, np) || | |
1507 | init_realtek_8201_cross(dev, np)) { | |
1508 | netdev_info(dev, "%s: phy init failed\n", | |
1509 | pci_name(np->pci_dev)); | |
1510 | return PHY_ERROR; | |
9f3f7910 | 1511 | } |
c5e3ae88 AA |
1512 | } |
1513 | } | |
1514 | ||
25985edc | 1515 | /* some phys clear out pause advertisement on reset, set it back */ |
eb91f61b | 1516 | mii_rw(dev, np->phyaddr, MII_ADVERTISE, reg); |
1da177e4 | 1517 | |
cb52deba | 1518 | /* restart auto negotiation, power down phy */ |
1da177e4 | 1519 | mii_control = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); |
5a9a8e32 | 1520 | mii_control |= (BMCR_ANRESTART | BMCR_ANENABLE); |
78aea4fc | 1521 | if (phy_power_down) |
5a9a8e32 | 1522 | mii_control |= BMCR_PDOWN; |
78aea4fc | 1523 | if (mii_rw(dev, np->phyaddr, MII_BMCR, mii_control)) |
1da177e4 | 1524 | return PHY_ERROR; |
1da177e4 LT |
1525 | |
1526 | return 0; | |
1527 | } | |
1528 | ||
1529 | static void nv_start_rx(struct net_device *dev) | |
1530 | { | |
ac9c1897 | 1531 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 1532 | u8 __iomem *base = get_hwbase(dev); |
f35723ec | 1533 | u32 rx_ctrl = readl(base + NvRegReceiverControl); |
1da177e4 | 1534 | |
1da177e4 | 1535 | /* Already running? Stop it. */ |
f35723ec AA |
1536 | if ((readl(base + NvRegReceiverControl) & NVREG_RCVCTL_START) && !np->mac_in_use) { |
1537 | rx_ctrl &= ~NVREG_RCVCTL_START; | |
1538 | writel(rx_ctrl, base + NvRegReceiverControl); | |
1da177e4 LT |
1539 | pci_push(base); |
1540 | } | |
1541 | writel(np->linkspeed, base + NvRegLinkSpeed); | |
1542 | pci_push(base); | |
78aea4fc SJ |
1543 | rx_ctrl |= NVREG_RCVCTL_START; |
1544 | if (np->mac_in_use) | |
f35723ec AA |
1545 | rx_ctrl &= ~NVREG_RCVCTL_RX_PATH_EN; |
1546 | writel(rx_ctrl, base + NvRegReceiverControl); | |
1da177e4 LT |
1547 | pci_push(base); |
1548 | } | |
1549 | ||
1550 | static void nv_stop_rx(struct net_device *dev) | |
1551 | { | |
f35723ec | 1552 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 1553 | u8 __iomem *base = get_hwbase(dev); |
f35723ec | 1554 | u32 rx_ctrl = readl(base + NvRegReceiverControl); |
1da177e4 | 1555 | |
f35723ec AA |
1556 | if (!np->mac_in_use) |
1557 | rx_ctrl &= ~NVREG_RCVCTL_START; | |
1558 | else | |
1559 | rx_ctrl |= NVREG_RCVCTL_RX_PATH_EN; | |
1560 | writel(rx_ctrl, base + NvRegReceiverControl); | |
344d0dce JP |
1561 | if (reg_delay(dev, NvRegReceiverStatus, NVREG_RCVSTAT_BUSY, 0, |
1562 | NV_RXSTOP_DELAY1, NV_RXSTOP_DELAY1MAX)) | |
1d397f36 JP |
1563 | netdev_info(dev, "%s: ReceiverStatus remained busy\n", |
1564 | __func__); | |
1da177e4 LT |
1565 | |
1566 | udelay(NV_RXSTOP_DELAY2); | |
f35723ec AA |
1567 | if (!np->mac_in_use) |
1568 | writel(0, base + NvRegLinkSpeed); | |
1da177e4 LT |
1569 | } |
1570 | ||
1571 | static void nv_start_tx(struct net_device *dev) | |
1572 | { | |
f35723ec | 1573 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 1574 | u8 __iomem *base = get_hwbase(dev); |
f35723ec | 1575 | u32 tx_ctrl = readl(base + NvRegTransmitterControl); |
1da177e4 | 1576 | |
f35723ec AA |
1577 | tx_ctrl |= NVREG_XMITCTL_START; |
1578 | if (np->mac_in_use) | |
1579 | tx_ctrl &= ~NVREG_XMITCTL_TX_PATH_EN; | |
1580 | writel(tx_ctrl, base + NvRegTransmitterControl); | |
1da177e4 LT |
1581 | pci_push(base); |
1582 | } | |
1583 | ||
1584 | static void nv_stop_tx(struct net_device *dev) | |
1585 | { | |
f35723ec | 1586 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 1587 | u8 __iomem *base = get_hwbase(dev); |
f35723ec | 1588 | u32 tx_ctrl = readl(base + NvRegTransmitterControl); |
1da177e4 | 1589 | |
f35723ec AA |
1590 | if (!np->mac_in_use) |
1591 | tx_ctrl &= ~NVREG_XMITCTL_START; | |
1592 | else | |
1593 | tx_ctrl |= NVREG_XMITCTL_TX_PATH_EN; | |
1594 | writel(tx_ctrl, base + NvRegTransmitterControl); | |
344d0dce JP |
1595 | if (reg_delay(dev, NvRegTransmitterStatus, NVREG_XMITSTAT_BUSY, 0, |
1596 | NV_TXSTOP_DELAY1, NV_TXSTOP_DELAY1MAX)) | |
1d397f36 JP |
1597 | netdev_info(dev, "%s: TransmitterStatus remained busy\n", |
1598 | __func__); | |
1da177e4 LT |
1599 | |
1600 | udelay(NV_TXSTOP_DELAY2); | |
f35723ec AA |
1601 | if (!np->mac_in_use) |
1602 | writel(readl(base + NvRegTransmitPoll) & NVREG_TRANSMITPOLL_MAC_ADDR_REV, | |
1603 | base + NvRegTransmitPoll); | |
1da177e4 LT |
1604 | } |
1605 | ||
36b30ea9 JG |
1606 | static void nv_start_rxtx(struct net_device *dev) |
1607 | { | |
1608 | nv_start_rx(dev); | |
1609 | nv_start_tx(dev); | |
1610 | } | |
1611 | ||
1612 | static void nv_stop_rxtx(struct net_device *dev) | |
1613 | { | |
1614 | nv_stop_rx(dev); | |
1615 | nv_stop_tx(dev); | |
1616 | } | |
1617 | ||
1da177e4 LT |
1618 | static void nv_txrx_reset(struct net_device *dev) |
1619 | { | |
ac9c1897 | 1620 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 LT |
1621 | u8 __iomem *base = get_hwbase(dev); |
1622 | ||
8a4ae7f2 | 1623 | writel(NVREG_TXRXCTL_BIT2 | NVREG_TXRXCTL_RESET | np->txrxctl_bits, base + NvRegTxRxControl); |
1da177e4 LT |
1624 | pci_push(base); |
1625 | udelay(NV_TXRX_RESET_DELAY); | |
8a4ae7f2 | 1626 | writel(NVREG_TXRXCTL_BIT2 | np->txrxctl_bits, base + NvRegTxRxControl); |
1da177e4 LT |
1627 | pci_push(base); |
1628 | } | |
1629 | ||
86a0f043 AA |
1630 | static void nv_mac_reset(struct net_device *dev) |
1631 | { | |
1632 | struct fe_priv *np = netdev_priv(dev); | |
1633 | u8 __iomem *base = get_hwbase(dev); | |
4e84f9b1 | 1634 | u32 temp1, temp2, temp3; |
86a0f043 | 1635 | |
86a0f043 AA |
1636 | writel(NVREG_TXRXCTL_BIT2 | NVREG_TXRXCTL_RESET | np->txrxctl_bits, base + NvRegTxRxControl); |
1637 | pci_push(base); | |
4e84f9b1 AA |
1638 | |
1639 | /* save registers since they will be cleared on reset */ | |
1640 | temp1 = readl(base + NvRegMacAddrA); | |
1641 | temp2 = readl(base + NvRegMacAddrB); | |
1642 | temp3 = readl(base + NvRegTransmitPoll); | |
1643 | ||
86a0f043 AA |
1644 | writel(NVREG_MAC_RESET_ASSERT, base + NvRegMacReset); |
1645 | pci_push(base); | |
1646 | udelay(NV_MAC_RESET_DELAY); | |
1647 | writel(0, base + NvRegMacReset); | |
1648 | pci_push(base); | |
1649 | udelay(NV_MAC_RESET_DELAY); | |
4e84f9b1 AA |
1650 | |
1651 | /* restore saved registers */ | |
1652 | writel(temp1, base + NvRegMacAddrA); | |
1653 | writel(temp2, base + NvRegMacAddrB); | |
1654 | writel(temp3, base + NvRegTransmitPoll); | |
1655 | ||
86a0f043 AA |
1656 | writel(NVREG_TXRXCTL_BIT2 | np->txrxctl_bits, base + NvRegTxRxControl); |
1657 | pci_push(base); | |
1658 | } | |
1659 | ||
f5d827ae | 1660 | /* Caller must appropriately lock netdev_priv(dev)->hwstats_lock */ |
1661 | static void nv_update_stats(struct net_device *dev) | |
57fff698 AA |
1662 | { |
1663 | struct fe_priv *np = netdev_priv(dev); | |
1664 | u8 __iomem *base = get_hwbase(dev); | |
1665 | ||
f5d827ae | 1666 | /* If it happens that this is run in top-half context, then |
1667 | * replace the spin_lock of hwstats_lock with | |
1668 | * spin_lock_irqsave() in calling functions. */ | |
1669 | WARN_ONCE(in_irq(), "forcedeth: estats spin_lock(_bh) from top-half"); | |
1670 | assert_spin_locked(&np->hwstats_lock); | |
1671 | ||
1672 | /* query hardware */ | |
57fff698 AA |
1673 | np->estats.tx_bytes += readl(base + NvRegTxCnt); |
1674 | np->estats.tx_zero_rexmt += readl(base + NvRegTxZeroReXmt); | |
1675 | np->estats.tx_one_rexmt += readl(base + NvRegTxOneReXmt); | |
1676 | np->estats.tx_many_rexmt += readl(base + NvRegTxManyReXmt); | |
1677 | np->estats.tx_late_collision += readl(base + NvRegTxLateCol); | |
1678 | np->estats.tx_fifo_errors += readl(base + NvRegTxUnderflow); | |
1679 | np->estats.tx_carrier_errors += readl(base + NvRegTxLossCarrier); | |
1680 | np->estats.tx_excess_deferral += readl(base + NvRegTxExcessDef); | |
1681 | np->estats.tx_retry_error += readl(base + NvRegTxRetryErr); | |
1682 | np->estats.rx_frame_error += readl(base + NvRegRxFrameErr); | |
1683 | np->estats.rx_extra_byte += readl(base + NvRegRxExtraByte); | |
1684 | np->estats.rx_late_collision += readl(base + NvRegRxLateCol); | |
1685 | np->estats.rx_runt += readl(base + NvRegRxRunt); | |
1686 | np->estats.rx_frame_too_long += readl(base + NvRegRxFrameTooLong); | |
1687 | np->estats.rx_over_errors += readl(base + NvRegRxOverflow); | |
1688 | np->estats.rx_crc_errors += readl(base + NvRegRxFCSErr); | |
1689 | np->estats.rx_frame_align_error += readl(base + NvRegRxFrameAlignErr); | |
1690 | np->estats.rx_length_error += readl(base + NvRegRxLenErr); | |
1691 | np->estats.rx_unicast += readl(base + NvRegRxUnicast); | |
1692 | np->estats.rx_multicast += readl(base + NvRegRxMulticast); | |
1693 | np->estats.rx_broadcast += readl(base + NvRegRxBroadcast); | |
1694 | np->estats.rx_packets = | |
1695 | np->estats.rx_unicast + | |
1696 | np->estats.rx_multicast + | |
1697 | np->estats.rx_broadcast; | |
1698 | np->estats.rx_errors_total = | |
1699 | np->estats.rx_crc_errors + | |
1700 | np->estats.rx_over_errors + | |
1701 | np->estats.rx_frame_error + | |
1702 | (np->estats.rx_frame_align_error - np->estats.rx_extra_byte) + | |
1703 | np->estats.rx_late_collision + | |
1704 | np->estats.rx_runt + | |
1705 | np->estats.rx_frame_too_long; | |
1706 | np->estats.tx_errors_total = | |
1707 | np->estats.tx_late_collision + | |
1708 | np->estats.tx_fifo_errors + | |
1709 | np->estats.tx_carrier_errors + | |
1710 | np->estats.tx_excess_deferral + | |
1711 | np->estats.tx_retry_error; | |
1712 | ||
1713 | if (np->driver_data & DEV_HAS_STATISTICS_V2) { | |
1714 | np->estats.tx_deferral += readl(base + NvRegTxDef); | |
1715 | np->estats.tx_packets += readl(base + NvRegTxFrame); | |
1716 | np->estats.rx_bytes += readl(base + NvRegRxCnt); | |
1717 | np->estats.tx_pause += readl(base + NvRegTxPause); | |
1718 | np->estats.rx_pause += readl(base + NvRegRxPause); | |
1719 | np->estats.rx_drop_frame += readl(base + NvRegRxDropFrame); | |
0bdfea8b | 1720 | np->estats.rx_errors_total += np->estats.rx_drop_frame; |
57fff698 | 1721 | } |
9c662435 AA |
1722 | |
1723 | if (np->driver_data & DEV_HAS_STATISTICS_V3) { | |
1724 | np->estats.tx_unicast += readl(base + NvRegTxUnicast); | |
1725 | np->estats.tx_multicast += readl(base + NvRegTxMulticast); | |
1726 | np->estats.tx_broadcast += readl(base + NvRegTxBroadcast); | |
1727 | } | |
57fff698 AA |
1728 | } |
1729 | ||
1da177e4 | 1730 | /* |
f5d827ae | 1731 | * nv_get_stats64: dev->ndo_get_stats64 function |
1da177e4 LT |
1732 | * Get latest stats value from the nic. |
1733 | * Called with read_lock(&dev_base_lock) held for read - | |
1734 | * only synchronized against unregister_netdevice. | |
1735 | */ | |
f5d827ae | 1736 | static struct rtnl_link_stats64* |
1737 | nv_get_stats64(struct net_device *dev, struct rtnl_link_stats64 *storage) | |
1738 | __acquires(&netdev_priv(dev)->hwstats_lock) | |
1739 | __releases(&netdev_priv(dev)->hwstats_lock) | |
1da177e4 | 1740 | { |
ac9c1897 | 1741 | struct fe_priv *np = netdev_priv(dev); |
f5d827ae | 1742 | unsigned int syncp_start; |
1743 | ||
1744 | /* | |
1745 | * Note: because HW stats are not always available and for | |
1746 | * consistency reasons, the following ifconfig stats are | |
1747 | * managed by software: rx_bytes, tx_bytes, rx_packets and | |
1748 | * tx_packets. The related hardware stats reported by ethtool | |
1749 | * should be equivalent to these ifconfig stats, with 4 | |
1750 | * additional bytes per packet (Ethernet FCS CRC), except for | |
1751 | * tx_packets when TSO kicks in. | |
1752 | */ | |
1753 | ||
1754 | /* software stats */ | |
1755 | do { | |
57a7744e | 1756 | syncp_start = u64_stats_fetch_begin_irq(&np->swstats_rx_syncp); |
f5d827ae | 1757 | storage->rx_packets = np->stat_rx_packets; |
1758 | storage->rx_bytes = np->stat_rx_bytes; | |
0a1f222d | 1759 | storage->rx_dropped = np->stat_rx_dropped; |
f5d827ae | 1760 | storage->rx_missed_errors = np->stat_rx_missed_errors; |
57a7744e | 1761 | } while (u64_stats_fetch_retry_irq(&np->swstats_rx_syncp, syncp_start)); |
f5d827ae | 1762 | |
1763 | do { | |
57a7744e | 1764 | syncp_start = u64_stats_fetch_begin_irq(&np->swstats_tx_syncp); |
f5d827ae | 1765 | storage->tx_packets = np->stat_tx_packets; |
1766 | storage->tx_bytes = np->stat_tx_bytes; | |
1767 | storage->tx_dropped = np->stat_tx_dropped; | |
57a7744e | 1768 | } while (u64_stats_fetch_retry_irq(&np->swstats_tx_syncp, syncp_start)); |
1da177e4 | 1769 | |
21828163 | 1770 | /* If the nic supports hw counters then retrieve latest values */ |
f5d827ae | 1771 | if (np->driver_data & DEV_HAS_STATISTICS_V123) { |
1772 | spin_lock_bh(&np->hwstats_lock); | |
21828163 | 1773 | |
f5d827ae | 1774 | nv_update_stats(dev); |
1775 | ||
1776 | /* generic stats */ | |
1777 | storage->rx_errors = np->estats.rx_errors_total; | |
1778 | storage->tx_errors = np->estats.tx_errors_total; | |
1779 | ||
1780 | /* meaningful only when NIC supports stats v3 */ | |
1781 | storage->multicast = np->estats.rx_multicast; | |
1782 | ||
1783 | /* detailed rx_errors */ | |
1784 | storage->rx_length_errors = np->estats.rx_length_error; | |
1785 | storage->rx_over_errors = np->estats.rx_over_errors; | |
1786 | storage->rx_crc_errors = np->estats.rx_crc_errors; | |
1787 | storage->rx_frame_errors = np->estats.rx_frame_align_error; | |
1788 | storage->rx_fifo_errors = np->estats.rx_drop_frame; | |
674aee3b | 1789 | |
f5d827ae | 1790 | /* detailed tx_errors */ |
1791 | storage->tx_carrier_errors = np->estats.tx_carrier_errors; | |
1792 | storage->tx_fifo_errors = np->estats.tx_fifo_errors; | |
1793 | ||
1794 | spin_unlock_bh(&np->hwstats_lock); | |
21828163 | 1795 | } |
8148ff45 | 1796 | |
f5d827ae | 1797 | return storage; |
1da177e4 LT |
1798 | } |
1799 | ||
1800 | /* | |
1801 | * nv_alloc_rx: fill rx ring entries. | |
1802 | * Return 1 if the allocations for the skbs failed and the | |
1803 | * rx engine is without Available descriptors | |
1804 | */ | |
1805 | static int nv_alloc_rx(struct net_device *dev) | |
1806 | { | |
ac9c1897 | 1807 | struct fe_priv *np = netdev_priv(dev); |
78aea4fc | 1808 | struct ring_desc *less_rx; |
1da177e4 | 1809 | |
86b22b0d AA |
1810 | less_rx = np->get_rx.orig; |
1811 | if (less_rx-- == np->first_rx.orig) | |
1812 | less_rx = np->last_rx.orig; | |
761fcd9e | 1813 | |
86b22b0d | 1814 | while (np->put_rx.orig != less_rx) { |
dae2e9f4 | 1815 | struct sk_buff *skb = netdev_alloc_skb(dev, np->rx_buf_sz + NV_RX_ALLOC_PAD); |
86b22b0d | 1816 | if (skb) { |
86b22b0d | 1817 | np->put_rx_ctx->skb = skb; |
4305b541 ACM |
1818 | np->put_rx_ctx->dma = pci_map_single(np->pci_dev, |
1819 | skb->data, | |
8b5be268 | 1820 | skb_tailroom(skb), |
4305b541 | 1821 | PCI_DMA_FROMDEVICE); |
612a7c4e LF |
1822 | if (pci_dma_mapping_error(np->pci_dev, |
1823 | np->put_rx_ctx->dma)) { | |
1824 | kfree_skb(skb); | |
1825 | goto packet_dropped; | |
1826 | } | |
8b5be268 | 1827 | np->put_rx_ctx->dma_len = skb_tailroom(skb); |
86b22b0d AA |
1828 | np->put_rx.orig->buf = cpu_to_le32(np->put_rx_ctx->dma); |
1829 | wmb(); | |
1830 | np->put_rx.orig->flaglen = cpu_to_le32(np->rx_buf_sz | NV_RX_AVAIL); | |
b01867cb | 1831 | if (unlikely(np->put_rx.orig++ == np->last_rx.orig)) |
86b22b0d | 1832 | np->put_rx.orig = np->first_rx.orig; |
b01867cb | 1833 | if (unlikely(np->put_rx_ctx++ == np->last_rx_ctx)) |
86b22b0d | 1834 | np->put_rx_ctx = np->first_rx_ctx; |
0a1f222d | 1835 | } else { |
612a7c4e | 1836 | packet_dropped: |
0a1f222d | 1837 | u64_stats_update_begin(&np->swstats_rx_syncp); |
1838 | np->stat_rx_dropped++; | |
1839 | u64_stats_update_end(&np->swstats_rx_syncp); | |
86b22b0d | 1840 | return 1; |
0a1f222d | 1841 | } |
86b22b0d AA |
1842 | } |
1843 | return 0; | |
1844 | } | |
1845 | ||
1846 | static int nv_alloc_rx_optimized(struct net_device *dev) | |
1847 | { | |
1848 | struct fe_priv *np = netdev_priv(dev); | |
78aea4fc | 1849 | struct ring_desc_ex *less_rx; |
86b22b0d AA |
1850 | |
1851 | less_rx = np->get_rx.ex; | |
1852 | if (less_rx-- == np->first_rx.ex) | |
1853 | less_rx = np->last_rx.ex; | |
761fcd9e | 1854 | |
86b22b0d | 1855 | while (np->put_rx.ex != less_rx) { |
dae2e9f4 | 1856 | struct sk_buff *skb = netdev_alloc_skb(dev, np->rx_buf_sz + NV_RX_ALLOC_PAD); |
0d63fb32 | 1857 | if (skb) { |
761fcd9e | 1858 | np->put_rx_ctx->skb = skb; |
4305b541 ACM |
1859 | np->put_rx_ctx->dma = pci_map_single(np->pci_dev, |
1860 | skb->data, | |
8b5be268 | 1861 | skb_tailroom(skb), |
4305b541 | 1862 | PCI_DMA_FROMDEVICE); |
612a7c4e LF |
1863 | if (pci_dma_mapping_error(np->pci_dev, |
1864 | np->put_rx_ctx->dma)) { | |
1865 | kfree_skb(skb); | |
1866 | goto packet_dropped; | |
1867 | } | |
8b5be268 | 1868 | np->put_rx_ctx->dma_len = skb_tailroom(skb); |
5bb7ea26 AV |
1869 | np->put_rx.ex->bufhigh = cpu_to_le32(dma_high(np->put_rx_ctx->dma)); |
1870 | np->put_rx.ex->buflow = cpu_to_le32(dma_low(np->put_rx_ctx->dma)); | |
86b22b0d AA |
1871 | wmb(); |
1872 | np->put_rx.ex->flaglen = cpu_to_le32(np->rx_buf_sz | NV_RX2_AVAIL); | |
b01867cb | 1873 | if (unlikely(np->put_rx.ex++ == np->last_rx.ex)) |
86b22b0d | 1874 | np->put_rx.ex = np->first_rx.ex; |
b01867cb | 1875 | if (unlikely(np->put_rx_ctx++ == np->last_rx_ctx)) |
0d63fb32 | 1876 | np->put_rx_ctx = np->first_rx_ctx; |
0a1f222d | 1877 | } else { |
612a7c4e | 1878 | packet_dropped: |
0a1f222d | 1879 | u64_stats_update_begin(&np->swstats_rx_syncp); |
1880 | np->stat_rx_dropped++; | |
1881 | u64_stats_update_end(&np->swstats_rx_syncp); | |
0d63fb32 | 1882 | return 1; |
0a1f222d | 1883 | } |
1da177e4 | 1884 | } |
1da177e4 LT |
1885 | return 0; |
1886 | } | |
1887 | ||
e27cdba5 | 1888 | /* If rx bufs are exhausted called after 50ms to attempt to refresh */ |
e27cdba5 SH |
1889 | static void nv_do_rx_refill(unsigned long data) |
1890 | { | |
1891 | struct net_device *dev = (struct net_device *) data; | |
bea3348e | 1892 | struct fe_priv *np = netdev_priv(dev); |
e27cdba5 SH |
1893 | |
1894 | /* Just reschedule NAPI rx processing */ | |
288379f0 | 1895 | napi_schedule(&np->napi); |
e27cdba5 | 1896 | } |
1da177e4 | 1897 | |
f3b197ac | 1898 | static void nv_init_rx(struct net_device *dev) |
1da177e4 | 1899 | { |
ac9c1897 | 1900 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 1901 | int i; |
36b30ea9 | 1902 | |
761fcd9e | 1903 | np->get_rx = np->put_rx = np->first_rx = np->rx_ring; |
36b30ea9 JG |
1904 | |
1905 | if (!nv_optimized(np)) | |
761fcd9e AA |
1906 | np->last_rx.orig = &np->rx_ring.orig[np->rx_ring_size-1]; |
1907 | else | |
1908 | np->last_rx.ex = &np->rx_ring.ex[np->rx_ring_size-1]; | |
1909 | np->get_rx_ctx = np->put_rx_ctx = np->first_rx_ctx = np->rx_skb; | |
1910 | np->last_rx_ctx = &np->rx_skb[np->rx_ring_size-1]; | |
1da177e4 | 1911 | |
761fcd9e | 1912 | for (i = 0; i < np->rx_ring_size; i++) { |
36b30ea9 | 1913 | if (!nv_optimized(np)) { |
f82a9352 | 1914 | np->rx_ring.orig[i].flaglen = 0; |
761fcd9e AA |
1915 | np->rx_ring.orig[i].buf = 0; |
1916 | } else { | |
f82a9352 | 1917 | np->rx_ring.ex[i].flaglen = 0; |
761fcd9e AA |
1918 | np->rx_ring.ex[i].txvlan = 0; |
1919 | np->rx_ring.ex[i].bufhigh = 0; | |
1920 | np->rx_ring.ex[i].buflow = 0; | |
1921 | } | |
1922 | np->rx_skb[i].skb = NULL; | |
1923 | np->rx_skb[i].dma = 0; | |
1924 | } | |
d81c0983 MS |
1925 | } |
1926 | ||
1927 | static void nv_init_tx(struct net_device *dev) | |
1928 | { | |
ac9c1897 | 1929 | struct fe_priv *np = netdev_priv(dev); |
d81c0983 | 1930 | int i; |
36b30ea9 | 1931 | |
761fcd9e | 1932 | np->get_tx = np->put_tx = np->first_tx = np->tx_ring; |
36b30ea9 JG |
1933 | |
1934 | if (!nv_optimized(np)) | |
761fcd9e AA |
1935 | np->last_tx.orig = &np->tx_ring.orig[np->tx_ring_size-1]; |
1936 | else | |
1937 | np->last_tx.ex = &np->tx_ring.ex[np->tx_ring_size-1]; | |
1938 | np->get_tx_ctx = np->put_tx_ctx = np->first_tx_ctx = np->tx_skb; | |
1939 | np->last_tx_ctx = &np->tx_skb[np->tx_ring_size-1]; | |
b8bfca94 | 1940 | netdev_reset_queue(np->dev); |
3b446c3e AA |
1941 | np->tx_pkts_in_progress = 0; |
1942 | np->tx_change_owner = NULL; | |
1943 | np->tx_end_flip = NULL; | |
8f955d7f | 1944 | np->tx_stop = 0; |
d81c0983 | 1945 | |
eafa59f6 | 1946 | for (i = 0; i < np->tx_ring_size; i++) { |
36b30ea9 | 1947 | if (!nv_optimized(np)) { |
f82a9352 | 1948 | np->tx_ring.orig[i].flaglen = 0; |
761fcd9e AA |
1949 | np->tx_ring.orig[i].buf = 0; |
1950 | } else { | |
f82a9352 | 1951 | np->tx_ring.ex[i].flaglen = 0; |
761fcd9e AA |
1952 | np->tx_ring.ex[i].txvlan = 0; |
1953 | np->tx_ring.ex[i].bufhigh = 0; | |
1954 | np->tx_ring.ex[i].buflow = 0; | |
1955 | } | |
1956 | np->tx_skb[i].skb = NULL; | |
1957 | np->tx_skb[i].dma = 0; | |
3b446c3e | 1958 | np->tx_skb[i].dma_len = 0; |
73a37079 | 1959 | np->tx_skb[i].dma_single = 0; |
3b446c3e AA |
1960 | np->tx_skb[i].first_tx_desc = NULL; |
1961 | np->tx_skb[i].next_tx_ctx = NULL; | |
ac9c1897 | 1962 | } |
d81c0983 MS |
1963 | } |
1964 | ||
1965 | static int nv_init_ring(struct net_device *dev) | |
1966 | { | |
86b22b0d AA |
1967 | struct fe_priv *np = netdev_priv(dev); |
1968 | ||
d81c0983 MS |
1969 | nv_init_tx(dev); |
1970 | nv_init_rx(dev); | |
36b30ea9 JG |
1971 | |
1972 | if (!nv_optimized(np)) | |
86b22b0d AA |
1973 | return nv_alloc_rx(dev); |
1974 | else | |
1975 | return nv_alloc_rx_optimized(dev); | |
1da177e4 LT |
1976 | } |
1977 | ||
73a37079 | 1978 | static void nv_unmap_txskb(struct fe_priv *np, struct nv_skb_map *tx_skb) |
ac9c1897 | 1979 | { |
761fcd9e | 1980 | if (tx_skb->dma) { |
73a37079 ED |
1981 | if (tx_skb->dma_single) |
1982 | pci_unmap_single(np->pci_dev, tx_skb->dma, | |
1983 | tx_skb->dma_len, | |
1984 | PCI_DMA_TODEVICE); | |
1985 | else | |
1986 | pci_unmap_page(np->pci_dev, tx_skb->dma, | |
1987 | tx_skb->dma_len, | |
1988 | PCI_DMA_TODEVICE); | |
761fcd9e | 1989 | tx_skb->dma = 0; |
fa45459e | 1990 | } |
73a37079 ED |
1991 | } |
1992 | ||
1993 | static int nv_release_txskb(struct fe_priv *np, struct nv_skb_map *tx_skb) | |
1994 | { | |
1995 | nv_unmap_txskb(np, tx_skb); | |
761fcd9e AA |
1996 | if (tx_skb->skb) { |
1997 | dev_kfree_skb_any(tx_skb->skb); | |
1998 | tx_skb->skb = NULL; | |
fa45459e | 1999 | return 1; |
ac9c1897 | 2000 | } |
73a37079 | 2001 | return 0; |
ac9c1897 AA |
2002 | } |
2003 | ||
1da177e4 LT |
2004 | static void nv_drain_tx(struct net_device *dev) |
2005 | { | |
ac9c1897 AA |
2006 | struct fe_priv *np = netdev_priv(dev); |
2007 | unsigned int i; | |
f3b197ac | 2008 | |
eafa59f6 | 2009 | for (i = 0; i < np->tx_ring_size; i++) { |
36b30ea9 | 2010 | if (!nv_optimized(np)) { |
f82a9352 | 2011 | np->tx_ring.orig[i].flaglen = 0; |
761fcd9e AA |
2012 | np->tx_ring.orig[i].buf = 0; |
2013 | } else { | |
f82a9352 | 2014 | np->tx_ring.ex[i].flaglen = 0; |
761fcd9e AA |
2015 | np->tx_ring.ex[i].txvlan = 0; |
2016 | np->tx_ring.ex[i].bufhigh = 0; | |
2017 | np->tx_ring.ex[i].buflow = 0; | |
2018 | } | |
f5d827ae | 2019 | if (nv_release_txskb(np, &np->tx_skb[i])) { |
2020 | u64_stats_update_begin(&np->swstats_tx_syncp); | |
2021 | np->stat_tx_dropped++; | |
2022 | u64_stats_update_end(&np->swstats_tx_syncp); | |
2023 | } | |
3b446c3e AA |
2024 | np->tx_skb[i].dma = 0; |
2025 | np->tx_skb[i].dma_len = 0; | |
73a37079 | 2026 | np->tx_skb[i].dma_single = 0; |
3b446c3e AA |
2027 | np->tx_skb[i].first_tx_desc = NULL; |
2028 | np->tx_skb[i].next_tx_ctx = NULL; | |
1da177e4 | 2029 | } |
3b446c3e AA |
2030 | np->tx_pkts_in_progress = 0; |
2031 | np->tx_change_owner = NULL; | |
2032 | np->tx_end_flip = NULL; | |
1da177e4 LT |
2033 | } |
2034 | ||
2035 | static void nv_drain_rx(struct net_device *dev) | |
2036 | { | |
ac9c1897 | 2037 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 2038 | int i; |
761fcd9e | 2039 | |
eafa59f6 | 2040 | for (i = 0; i < np->rx_ring_size; i++) { |
36b30ea9 | 2041 | if (!nv_optimized(np)) { |
f82a9352 | 2042 | np->rx_ring.orig[i].flaglen = 0; |
761fcd9e AA |
2043 | np->rx_ring.orig[i].buf = 0; |
2044 | } else { | |
f82a9352 | 2045 | np->rx_ring.ex[i].flaglen = 0; |
761fcd9e AA |
2046 | np->rx_ring.ex[i].txvlan = 0; |
2047 | np->rx_ring.ex[i].bufhigh = 0; | |
2048 | np->rx_ring.ex[i].buflow = 0; | |
2049 | } | |
1da177e4 | 2050 | wmb(); |
761fcd9e AA |
2051 | if (np->rx_skb[i].skb) { |
2052 | pci_unmap_single(np->pci_dev, np->rx_skb[i].dma, | |
4305b541 ACM |
2053 | (skb_end_pointer(np->rx_skb[i].skb) - |
2054 | np->rx_skb[i].skb->data), | |
2055 | PCI_DMA_FROMDEVICE); | |
761fcd9e AA |
2056 | dev_kfree_skb(np->rx_skb[i].skb); |
2057 | np->rx_skb[i].skb = NULL; | |
1da177e4 LT |
2058 | } |
2059 | } | |
2060 | } | |
2061 | ||
36b30ea9 | 2062 | static void nv_drain_rxtx(struct net_device *dev) |
1da177e4 LT |
2063 | { |
2064 | nv_drain_tx(dev); | |
2065 | nv_drain_rx(dev); | |
2066 | } | |
2067 | ||
761fcd9e AA |
2068 | static inline u32 nv_get_empty_tx_slots(struct fe_priv *np) |
2069 | { | |
2070 | return (u32)(np->tx_ring_size - ((np->tx_ring_size + (np->put_tx_ctx - np->get_tx_ctx)) % np->tx_ring_size)); | |
2071 | } | |
2072 | ||
a433686c AA |
2073 | static void nv_legacybackoff_reseed(struct net_device *dev) |
2074 | { | |
2075 | u8 __iomem *base = get_hwbase(dev); | |
2076 | u32 reg; | |
2077 | u32 low; | |
2078 | int tx_status = 0; | |
2079 | ||
2080 | reg = readl(base + NvRegSlotTime) & ~NVREG_SLOTTIME_MASK; | |
2081 | get_random_bytes(&low, sizeof(low)); | |
2082 | reg |= low & NVREG_SLOTTIME_MASK; | |
2083 | ||
2084 | /* Need to stop tx before change takes effect. | |
2085 | * Caller has already gained np->lock. | |
2086 | */ | |
2087 | tx_status = readl(base + NvRegTransmitterControl) & NVREG_XMITCTL_START; | |
2088 | if (tx_status) | |
2089 | nv_stop_tx(dev); | |
2090 | nv_stop_rx(dev); | |
2091 | writel(reg, base + NvRegSlotTime); | |
2092 | if (tx_status) | |
2093 | nv_start_tx(dev); | |
2094 | nv_start_rx(dev); | |
2095 | } | |
2096 | ||
2097 | /* Gear Backoff Seeds */ | |
2098 | #define BACKOFF_SEEDSET_ROWS 8 | |
2099 | #define BACKOFF_SEEDSET_LFSRS 15 | |
2100 | ||
2101 | /* Known Good seed sets */ | |
2102 | static const u32 main_seedset[BACKOFF_SEEDSET_ROWS][BACKOFF_SEEDSET_LFSRS] = { | |
78aea4fc SJ |
2103 | {145, 155, 165, 175, 185, 196, 235, 245, 255, 265, 275, 285, 660, 690, 874}, |
2104 | {245, 255, 265, 575, 385, 298, 335, 345, 355, 366, 375, 385, 761, 790, 974}, | |
2105 | {145, 155, 165, 175, 185, 196, 235, 245, 255, 265, 275, 285, 660, 690, 874}, | |
2106 | {245, 255, 265, 575, 385, 298, 335, 345, 355, 366, 375, 386, 761, 790, 974}, | |
2107 | {266, 265, 276, 585, 397, 208, 345, 355, 365, 376, 385, 396, 771, 700, 984}, | |
2108 | {266, 265, 276, 586, 397, 208, 346, 355, 365, 376, 285, 396, 771, 700, 984}, | |
2109 | {366, 365, 376, 686, 497, 308, 447, 455, 466, 476, 485, 496, 871, 800, 84}, | |
2110 | {466, 465, 476, 786, 597, 408, 547, 555, 566, 576, 585, 597, 971, 900, 184} }; | |
a433686c AA |
2111 | |
2112 | static const u32 gear_seedset[BACKOFF_SEEDSET_ROWS][BACKOFF_SEEDSET_LFSRS] = { | |
78aea4fc SJ |
2113 | {251, 262, 273, 324, 319, 508, 375, 364, 341, 371, 398, 193, 375, 30, 295}, |
2114 | {351, 375, 373, 469, 551, 639, 477, 464, 441, 472, 498, 293, 476, 130, 395}, | |
2115 | {351, 375, 373, 469, 551, 639, 477, 464, 441, 472, 498, 293, 476, 130, 397}, | |
2116 | {251, 262, 273, 324, 319, 508, 375, 364, 341, 371, 398, 193, 375, 30, 295}, | |
2117 | {251, 262, 273, 324, 319, 508, 375, 364, 341, 371, 398, 193, 375, 30, 295}, | |
2118 | {351, 375, 373, 469, 551, 639, 477, 464, 441, 472, 498, 293, 476, 130, 395}, | |
2119 | {351, 375, 373, 469, 551, 639, 477, 464, 441, 472, 498, 293, 476, 130, 395}, | |
2120 | {351, 375, 373, 469, 551, 639, 477, 464, 441, 472, 498, 293, 476, 130, 395} }; | |
a433686c AA |
2121 | |
2122 | static void nv_gear_backoff_reseed(struct net_device *dev) | |
2123 | { | |
2124 | u8 __iomem *base = get_hwbase(dev); | |
2125 | u32 miniseed1, miniseed2, miniseed2_reversed, miniseed3, miniseed3_reversed; | |
2126 | u32 temp, seedset, combinedSeed; | |
2127 | int i; | |
2128 | ||
2129 | /* Setup seed for free running LFSR */ | |
2130 | /* We are going to read the time stamp counter 3 times | |
2131 | and swizzle bits around to increase randomness */ | |
2132 | get_random_bytes(&miniseed1, sizeof(miniseed1)); | |
2133 | miniseed1 &= 0x0fff; | |
2134 | if (miniseed1 == 0) | |
2135 | miniseed1 = 0xabc; | |
2136 | ||
2137 | get_random_bytes(&miniseed2, sizeof(miniseed2)); | |
2138 | miniseed2 &= 0x0fff; | |
2139 | if (miniseed2 == 0) | |
2140 | miniseed2 = 0xabc; | |
2141 | miniseed2_reversed = | |
2142 | ((miniseed2 & 0xF00) >> 8) | | |
2143 | (miniseed2 & 0x0F0) | | |
2144 | ((miniseed2 & 0x00F) << 8); | |
2145 | ||
2146 | get_random_bytes(&miniseed3, sizeof(miniseed3)); | |
2147 | miniseed3 &= 0x0fff; | |
2148 | if (miniseed3 == 0) | |
2149 | miniseed3 = 0xabc; | |
2150 | miniseed3_reversed = | |
2151 | ((miniseed3 & 0xF00) >> 8) | | |
2152 | (miniseed3 & 0x0F0) | | |
2153 | ((miniseed3 & 0x00F) << 8); | |
2154 | ||
2155 | combinedSeed = ((miniseed1 ^ miniseed2_reversed) << 12) | | |
2156 | (miniseed2 ^ miniseed3_reversed); | |
2157 | ||
2158 | /* Seeds can not be zero */ | |
2159 | if ((combinedSeed & NVREG_BKOFFCTRL_SEED_MASK) == 0) | |
2160 | combinedSeed |= 0x08; | |
2161 | if ((combinedSeed & (NVREG_BKOFFCTRL_SEED_MASK << NVREG_BKOFFCTRL_GEAR)) == 0) | |
2162 | combinedSeed |= 0x8000; | |
2163 | ||
2164 | /* No need to disable tx here */ | |
2165 | temp = NVREG_BKOFFCTRL_DEFAULT | (0 << NVREG_BKOFFCTRL_SELECT); | |
2166 | temp |= combinedSeed & NVREG_BKOFFCTRL_SEED_MASK; | |
2167 | temp |= combinedSeed >> NVREG_BKOFFCTRL_GEAR; | |
78aea4fc | 2168 | writel(temp, base + NvRegBackOffControl); |
a433686c | 2169 | |
78aea4fc | 2170 | /* Setup seeds for all gear LFSRs. */ |
a433686c AA |
2171 | get_random_bytes(&seedset, sizeof(seedset)); |
2172 | seedset = seedset % BACKOFF_SEEDSET_ROWS; | |
78aea4fc | 2173 | for (i = 1; i <= BACKOFF_SEEDSET_LFSRS; i++) { |
a433686c AA |
2174 | temp = NVREG_BKOFFCTRL_DEFAULT | (i << NVREG_BKOFFCTRL_SELECT); |
2175 | temp |= main_seedset[seedset][i-1] & 0x3ff; | |
2176 | temp |= ((gear_seedset[seedset][i-1] & 0x3ff) << NVREG_BKOFFCTRL_GEAR); | |
2177 | writel(temp, base + NvRegBackOffControl); | |
2178 | } | |
2179 | } | |
2180 | ||
1da177e4 LT |
2181 | /* |
2182 | * nv_start_xmit: dev->hard_start_xmit function | |
932ff279 | 2183 | * Called with netif_tx_lock held. |
1da177e4 | 2184 | */ |
61357325 | 2185 | static netdev_tx_t nv_start_xmit(struct sk_buff *skb, struct net_device *dev) |
1da177e4 | 2186 | { |
ac9c1897 | 2187 | struct fe_priv *np = netdev_priv(dev); |
fa45459e | 2188 | u32 tx_flags = 0; |
ac9c1897 AA |
2189 | u32 tx_flags_extra = (np->desc_ver == DESC_VER_1 ? NV_TX_LASTPACKET : NV_TX2_LASTPACKET); |
2190 | unsigned int fragments = skb_shinfo(skb)->nr_frags; | |
ac9c1897 | 2191 | unsigned int i; |
fa45459e AA |
2192 | u32 offset = 0; |
2193 | u32 bcnt; | |
e743d313 | 2194 | u32 size = skb_headlen(skb); |
fa45459e | 2195 | u32 entries = (size >> NV_TX2_TSO_MAX_SHIFT) + ((size & (NV_TX2_TSO_MAX_SIZE-1)) ? 1 : 0); |
761fcd9e | 2196 | u32 empty_slots; |
78aea4fc SJ |
2197 | struct ring_desc *put_tx; |
2198 | struct ring_desc *start_tx; | |
2199 | struct ring_desc *prev_tx; | |
2200 | struct nv_skb_map *prev_tx_ctx; | |
f7f22874 | 2201 | struct nv_skb_map *tmp_tx_ctx = NULL, *start_tx_ctx = NULL; |
bd6ca637 | 2202 | unsigned long flags; |
fa45459e AA |
2203 | |
2204 | /* add fragments to entries count */ | |
2205 | for (i = 0; i < fragments; i++) { | |
e45a6187 | 2206 | u32 frag_size = skb_frag_size(&skb_shinfo(skb)->frags[i]); |
9e903e08 | 2207 | |
e45a6187 | 2208 | entries += (frag_size >> NV_TX2_TSO_MAX_SHIFT) + |
2209 | ((frag_size & (NV_TX2_TSO_MAX_SIZE-1)) ? 1 : 0); | |
fa45459e | 2210 | } |
ac9c1897 | 2211 | |
001eb84b | 2212 | spin_lock_irqsave(&np->lock, flags); |
761fcd9e | 2213 | empty_slots = nv_get_empty_tx_slots(np); |
445583b8 | 2214 | if (unlikely(empty_slots <= entries)) { |
ac9c1897 | 2215 | netif_stop_queue(dev); |
aaa37d2d | 2216 | np->tx_stop = 1; |
bd6ca637 | 2217 | spin_unlock_irqrestore(&np->lock, flags); |
ac9c1897 AA |
2218 | return NETDEV_TX_BUSY; |
2219 | } | |
001eb84b | 2220 | spin_unlock_irqrestore(&np->lock, flags); |
1da177e4 | 2221 | |
86b22b0d | 2222 | start_tx = put_tx = np->put_tx.orig; |
761fcd9e | 2223 | |
fa45459e AA |
2224 | /* setup the header buffer */ |
2225 | do { | |
761fcd9e AA |
2226 | prev_tx = put_tx; |
2227 | prev_tx_ctx = np->put_tx_ctx; | |
fa45459e | 2228 | bcnt = (size > NV_TX2_TSO_MAX_SIZE) ? NV_TX2_TSO_MAX_SIZE : size; |
761fcd9e | 2229 | np->put_tx_ctx->dma = pci_map_single(np->pci_dev, skb->data + offset, bcnt, |
fa45459e | 2230 | PCI_DMA_TODEVICE); |
612a7c4e LF |
2231 | if (pci_dma_mapping_error(np->pci_dev, |
2232 | np->put_tx_ctx->dma)) { | |
2233 | /* on DMA mapping error - drop the packet */ | |
1616566c | 2234 | dev_kfree_skb_any(skb); |
612a7c4e LF |
2235 | u64_stats_update_begin(&np->swstats_tx_syncp); |
2236 | np->stat_tx_dropped++; | |
2237 | u64_stats_update_end(&np->swstats_tx_syncp); | |
2238 | return NETDEV_TX_OK; | |
2239 | } | |
761fcd9e | 2240 | np->put_tx_ctx->dma_len = bcnt; |
73a37079 | 2241 | np->put_tx_ctx->dma_single = 1; |
86b22b0d AA |
2242 | put_tx->buf = cpu_to_le32(np->put_tx_ctx->dma); |
2243 | put_tx->flaglen = cpu_to_le32((bcnt-1) | tx_flags); | |
445583b8 | 2244 | |
fa45459e AA |
2245 | tx_flags = np->tx_flags; |
2246 | offset += bcnt; | |
2247 | size -= bcnt; | |
445583b8 | 2248 | if (unlikely(put_tx++ == np->last_tx.orig)) |
86b22b0d | 2249 | put_tx = np->first_tx.orig; |
445583b8 | 2250 | if (unlikely(np->put_tx_ctx++ == np->last_tx_ctx)) |
761fcd9e | 2251 | np->put_tx_ctx = np->first_tx_ctx; |
f82a9352 | 2252 | } while (size); |
fa45459e AA |
2253 | |
2254 | /* setup the fragments */ | |
2255 | for (i = 0; i < fragments; i++) { | |
9e903e08 | 2256 | const skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; |
e45a6187 | 2257 | u32 frag_size = skb_frag_size(frag); |
fa45459e AA |
2258 | offset = 0; |
2259 | ||
2260 | do { | |
761fcd9e AA |
2261 | prev_tx = put_tx; |
2262 | prev_tx_ctx = np->put_tx_ctx; | |
f7f22874 NH |
2263 | if (!start_tx_ctx) |
2264 | start_tx_ctx = tmp_tx_ctx = np->put_tx_ctx; | |
2265 | ||
e45a6187 | 2266 | bcnt = (frag_size > NV_TX2_TSO_MAX_SIZE) ? NV_TX2_TSO_MAX_SIZE : frag_size; |
671173c3 IC |
2267 | np->put_tx_ctx->dma = skb_frag_dma_map( |
2268 | &np->pci_dev->dev, | |
2269 | frag, offset, | |
2270 | bcnt, | |
5d6bcdfe | 2271 | DMA_TO_DEVICE); |
f7f22874 NH |
2272 | if (dma_mapping_error(&np->pci_dev->dev, np->put_tx_ctx->dma)) { |
2273 | ||
2274 | /* Unwind the mapped fragments */ | |
2275 | do { | |
2276 | nv_unmap_txskb(np, start_tx_ctx); | |
2277 | if (unlikely(tmp_tx_ctx++ == np->last_tx_ctx)) | |
2278 | tmp_tx_ctx = np->first_tx_ctx; | |
2279 | } while (tmp_tx_ctx != np->put_tx_ctx); | |
1616566c | 2280 | dev_kfree_skb_any(skb); |
f7f22874 NH |
2281 | np->put_tx_ctx = start_tx_ctx; |
2282 | u64_stats_update_begin(&np->swstats_tx_syncp); | |
2283 | np->stat_tx_dropped++; | |
2284 | u64_stats_update_end(&np->swstats_tx_syncp); | |
2285 | return NETDEV_TX_OK; | |
2286 | } | |
2287 | ||
761fcd9e | 2288 | np->put_tx_ctx->dma_len = bcnt; |
73a37079 | 2289 | np->put_tx_ctx->dma_single = 0; |
86b22b0d AA |
2290 | put_tx->buf = cpu_to_le32(np->put_tx_ctx->dma); |
2291 | put_tx->flaglen = cpu_to_le32((bcnt-1) | tx_flags); | |
445583b8 | 2292 | |
fa45459e | 2293 | offset += bcnt; |
e45a6187 | 2294 | frag_size -= bcnt; |
445583b8 | 2295 | if (unlikely(put_tx++ == np->last_tx.orig)) |
86b22b0d | 2296 | put_tx = np->first_tx.orig; |
445583b8 | 2297 | if (unlikely(np->put_tx_ctx++ == np->last_tx_ctx)) |
761fcd9e | 2298 | np->put_tx_ctx = np->first_tx_ctx; |
e45a6187 | 2299 | } while (frag_size); |
fa45459e | 2300 | } |
ac9c1897 | 2301 | |
fa45459e | 2302 | /* set last fragment flag */ |
86b22b0d | 2303 | prev_tx->flaglen |= cpu_to_le32(tx_flags_extra); |
ac9c1897 | 2304 | |
761fcd9e AA |
2305 | /* save skb in this slot's context area */ |
2306 | prev_tx_ctx->skb = skb; | |
fa45459e | 2307 | |
89114afd | 2308 | if (skb_is_gso(skb)) |
7967168c | 2309 | tx_flags_extra = NV_TX2_TSO | (skb_shinfo(skb)->gso_size << NV_TX2_TSO_SHIFT); |
ac9c1897 | 2310 | else |
1d39ed56 | 2311 | tx_flags_extra = skb->ip_summed == CHECKSUM_PARTIAL ? |
84fa7933 | 2312 | NV_TX2_CHECKSUM_L3 | NV_TX2_CHECKSUM_L4 : 0; |
ac9c1897 | 2313 | |
bd6ca637 | 2314 | spin_lock_irqsave(&np->lock, flags); |
164a86e4 | 2315 | |
fa45459e | 2316 | /* set tx flags */ |
86b22b0d | 2317 | start_tx->flaglen |= cpu_to_le32(tx_flags | tx_flags_extra); |
b8bfca94 TH |
2318 | |
2319 | netdev_sent_queue(np->dev, skb->len); | |
2320 | ||
49cbb1c1 WB |
2321 | skb_tx_timestamp(skb); |
2322 | ||
86b22b0d | 2323 | np->put_tx.orig = put_tx; |
1da177e4 | 2324 | |
bd6ca637 | 2325 | spin_unlock_irqrestore(&np->lock, flags); |
761fcd9e | 2326 | |
8a4ae7f2 | 2327 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); |
ac9c1897 | 2328 | return NETDEV_TX_OK; |
1da177e4 LT |
2329 | } |
2330 | ||
61357325 SH |
2331 | static netdev_tx_t nv_start_xmit_optimized(struct sk_buff *skb, |
2332 | struct net_device *dev) | |
86b22b0d AA |
2333 | { |
2334 | struct fe_priv *np = netdev_priv(dev); | |
2335 | u32 tx_flags = 0; | |
445583b8 | 2336 | u32 tx_flags_extra; |
86b22b0d AA |
2337 | unsigned int fragments = skb_shinfo(skb)->nr_frags; |
2338 | unsigned int i; | |
2339 | u32 offset = 0; | |
2340 | u32 bcnt; | |
e743d313 | 2341 | u32 size = skb_headlen(skb); |
86b22b0d AA |
2342 | u32 entries = (size >> NV_TX2_TSO_MAX_SHIFT) + ((size & (NV_TX2_TSO_MAX_SIZE-1)) ? 1 : 0); |
2343 | u32 empty_slots; | |
78aea4fc SJ |
2344 | struct ring_desc_ex *put_tx; |
2345 | struct ring_desc_ex *start_tx; | |
2346 | struct ring_desc_ex *prev_tx; | |
2347 | struct nv_skb_map *prev_tx_ctx; | |
f7f22874 NH |
2348 | struct nv_skb_map *start_tx_ctx = NULL; |
2349 | struct nv_skb_map *tmp_tx_ctx = NULL; | |
bd6ca637 | 2350 | unsigned long flags; |
86b22b0d AA |
2351 | |
2352 | /* add fragments to entries count */ | |
2353 | for (i = 0; i < fragments; i++) { | |
e45a6187 | 2354 | u32 frag_size = skb_frag_size(&skb_shinfo(skb)->frags[i]); |
9e903e08 | 2355 | |
e45a6187 | 2356 | entries += (frag_size >> NV_TX2_TSO_MAX_SHIFT) + |
2357 | ((frag_size & (NV_TX2_TSO_MAX_SIZE-1)) ? 1 : 0); | |
86b22b0d AA |
2358 | } |
2359 | ||
001eb84b | 2360 | spin_lock_irqsave(&np->lock, flags); |
86b22b0d | 2361 | empty_slots = nv_get_empty_tx_slots(np); |
445583b8 | 2362 | if (unlikely(empty_slots <= entries)) { |
86b22b0d | 2363 | netif_stop_queue(dev); |
aaa37d2d | 2364 | np->tx_stop = 1; |
bd6ca637 | 2365 | spin_unlock_irqrestore(&np->lock, flags); |
86b22b0d AA |
2366 | return NETDEV_TX_BUSY; |
2367 | } | |
001eb84b | 2368 | spin_unlock_irqrestore(&np->lock, flags); |
86b22b0d AA |
2369 | |
2370 | start_tx = put_tx = np->put_tx.ex; | |
3b446c3e | 2371 | start_tx_ctx = np->put_tx_ctx; |
86b22b0d AA |
2372 | |
2373 | /* setup the header buffer */ | |
2374 | do { | |
2375 | prev_tx = put_tx; | |
2376 | prev_tx_ctx = np->put_tx_ctx; | |
2377 | bcnt = (size > NV_TX2_TSO_MAX_SIZE) ? NV_TX2_TSO_MAX_SIZE : size; | |
2378 | np->put_tx_ctx->dma = pci_map_single(np->pci_dev, skb->data + offset, bcnt, | |
2379 | PCI_DMA_TODEVICE); | |
612a7c4e LF |
2380 | if (pci_dma_mapping_error(np->pci_dev, |
2381 | np->put_tx_ctx->dma)) { | |
2382 | /* on DMA mapping error - drop the packet */ | |
1616566c | 2383 | dev_kfree_skb_any(skb); |
612a7c4e LF |
2384 | u64_stats_update_begin(&np->swstats_tx_syncp); |
2385 | np->stat_tx_dropped++; | |
2386 | u64_stats_update_end(&np->swstats_tx_syncp); | |
2387 | return NETDEV_TX_OK; | |
2388 | } | |
86b22b0d | 2389 | np->put_tx_ctx->dma_len = bcnt; |
73a37079 | 2390 | np->put_tx_ctx->dma_single = 1; |
5bb7ea26 AV |
2391 | put_tx->bufhigh = cpu_to_le32(dma_high(np->put_tx_ctx->dma)); |
2392 | put_tx->buflow = cpu_to_le32(dma_low(np->put_tx_ctx->dma)); | |
86b22b0d | 2393 | put_tx->flaglen = cpu_to_le32((bcnt-1) | tx_flags); |
445583b8 AA |
2394 | |
2395 | tx_flags = NV_TX2_VALID; | |
86b22b0d AA |
2396 | offset += bcnt; |
2397 | size -= bcnt; | |
445583b8 | 2398 | if (unlikely(put_tx++ == np->last_tx.ex)) |
86b22b0d | 2399 | put_tx = np->first_tx.ex; |
445583b8 | 2400 | if (unlikely(np->put_tx_ctx++ == np->last_tx_ctx)) |
86b22b0d AA |
2401 | np->put_tx_ctx = np->first_tx_ctx; |
2402 | } while (size); | |
2403 | ||
2404 | /* setup the fragments */ | |
2405 | for (i = 0; i < fragments; i++) { | |
2406 | skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; | |
e45a6187 | 2407 | u32 frag_size = skb_frag_size(frag); |
86b22b0d AA |
2408 | offset = 0; |
2409 | ||
2410 | do { | |
2411 | prev_tx = put_tx; | |
2412 | prev_tx_ctx = np->put_tx_ctx; | |
e45a6187 | 2413 | bcnt = (frag_size > NV_TX2_TSO_MAX_SIZE) ? NV_TX2_TSO_MAX_SIZE : frag_size; |
f7f22874 NH |
2414 | if (!start_tx_ctx) |
2415 | start_tx_ctx = tmp_tx_ctx = np->put_tx_ctx; | |
671173c3 IC |
2416 | np->put_tx_ctx->dma = skb_frag_dma_map( |
2417 | &np->pci_dev->dev, | |
2418 | frag, offset, | |
2419 | bcnt, | |
5d6bcdfe | 2420 | DMA_TO_DEVICE); |
f7f22874 NH |
2421 | |
2422 | if (dma_mapping_error(&np->pci_dev->dev, np->put_tx_ctx->dma)) { | |
2423 | ||
2424 | /* Unwind the mapped fragments */ | |
2425 | do { | |
2426 | nv_unmap_txskb(np, start_tx_ctx); | |
2427 | if (unlikely(tmp_tx_ctx++ == np->last_tx_ctx)) | |
2428 | tmp_tx_ctx = np->first_tx_ctx; | |
2429 | } while (tmp_tx_ctx != np->put_tx_ctx); | |
1616566c | 2430 | dev_kfree_skb_any(skb); |
f7f22874 NH |
2431 | np->put_tx_ctx = start_tx_ctx; |
2432 | u64_stats_update_begin(&np->swstats_tx_syncp); | |
2433 | np->stat_tx_dropped++; | |
2434 | u64_stats_update_end(&np->swstats_tx_syncp); | |
2435 | return NETDEV_TX_OK; | |
2436 | } | |
86b22b0d | 2437 | np->put_tx_ctx->dma_len = bcnt; |
73a37079 | 2438 | np->put_tx_ctx->dma_single = 0; |
5bb7ea26 AV |
2439 | put_tx->bufhigh = cpu_to_le32(dma_high(np->put_tx_ctx->dma)); |
2440 | put_tx->buflow = cpu_to_le32(dma_low(np->put_tx_ctx->dma)); | |
86b22b0d | 2441 | put_tx->flaglen = cpu_to_le32((bcnt-1) | tx_flags); |
445583b8 | 2442 | |
86b22b0d | 2443 | offset += bcnt; |
e45a6187 | 2444 | frag_size -= bcnt; |
445583b8 | 2445 | if (unlikely(put_tx++ == np->last_tx.ex)) |
86b22b0d | 2446 | put_tx = np->first_tx.ex; |
445583b8 | 2447 | if (unlikely(np->put_tx_ctx++ == np->last_tx_ctx)) |
86b22b0d | 2448 | np->put_tx_ctx = np->first_tx_ctx; |
e45a6187 | 2449 | } while (frag_size); |
86b22b0d AA |
2450 | } |
2451 | ||
2452 | /* set last fragment flag */ | |
445583b8 | 2453 | prev_tx->flaglen |= cpu_to_le32(NV_TX2_LASTPACKET); |
86b22b0d AA |
2454 | |
2455 | /* save skb in this slot's context area */ | |
2456 | prev_tx_ctx->skb = skb; | |
2457 | ||
2458 | if (skb_is_gso(skb)) | |
2459 | tx_flags_extra = NV_TX2_TSO | (skb_shinfo(skb)->gso_size << NV_TX2_TSO_SHIFT); | |
2460 | else | |
2461 | tx_flags_extra = skb->ip_summed == CHECKSUM_PARTIAL ? | |
2462 | NV_TX2_CHECKSUM_L3 | NV_TX2_CHECKSUM_L4 : 0; | |
2463 | ||
2464 | /* vlan tag */ | |
eab6d18d JG |
2465 | if (vlan_tx_tag_present(skb)) |
2466 | start_tx->txvlan = cpu_to_le32(NV_TX3_VLAN_TAG_PRESENT | | |
2467 | vlan_tx_tag_get(skb)); | |
2468 | else | |
445583b8 | 2469 | start_tx->txvlan = 0; |
86b22b0d | 2470 | |
bd6ca637 | 2471 | spin_lock_irqsave(&np->lock, flags); |
86b22b0d | 2472 | |
3b446c3e AA |
2473 | if (np->tx_limit) { |
2474 | /* Limit the number of outstanding tx. Setup all fragments, but | |
2475 | * do not set the VALID bit on the first descriptor. Save a pointer | |
2476 | * to that descriptor and also for next skb_map element. | |
2477 | */ | |
2478 | ||
2479 | if (np->tx_pkts_in_progress == NV_TX_LIMIT_COUNT) { | |
2480 | if (!np->tx_change_owner) | |
2481 | np->tx_change_owner = start_tx_ctx; | |
2482 | ||
2483 | /* remove VALID bit */ | |
2484 | tx_flags &= ~NV_TX2_VALID; | |
2485 | start_tx_ctx->first_tx_desc = start_tx; | |
2486 | start_tx_ctx->next_tx_ctx = np->put_tx_ctx; | |
2487 | np->tx_end_flip = np->put_tx_ctx; | |
2488 | } else { | |
2489 | np->tx_pkts_in_progress++; | |
2490 | } | |
2491 | } | |
2492 | ||
86b22b0d | 2493 | /* set tx flags */ |
86b22b0d | 2494 | start_tx->flaglen |= cpu_to_le32(tx_flags | tx_flags_extra); |
b8bfca94 TH |
2495 | |
2496 | netdev_sent_queue(np->dev, skb->len); | |
2497 | ||
49cbb1c1 WB |
2498 | skb_tx_timestamp(skb); |
2499 | ||
86b22b0d AA |
2500 | np->put_tx.ex = put_tx; |
2501 | ||
bd6ca637 | 2502 | spin_unlock_irqrestore(&np->lock, flags); |
86b22b0d | 2503 | |
86b22b0d | 2504 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); |
86b22b0d AA |
2505 | return NETDEV_TX_OK; |
2506 | } | |
2507 | ||
3b446c3e AA |
2508 | static inline void nv_tx_flip_ownership(struct net_device *dev) |
2509 | { | |
2510 | struct fe_priv *np = netdev_priv(dev); | |
2511 | ||
2512 | np->tx_pkts_in_progress--; | |
2513 | if (np->tx_change_owner) { | |
30ecce90 AV |
2514 | np->tx_change_owner->first_tx_desc->flaglen |= |
2515 | cpu_to_le32(NV_TX2_VALID); | |
3b446c3e AA |
2516 | np->tx_pkts_in_progress++; |
2517 | ||
2518 | np->tx_change_owner = np->tx_change_owner->next_tx_ctx; | |
2519 | if (np->tx_change_owner == np->tx_end_flip) | |
2520 | np->tx_change_owner = NULL; | |
2521 | ||
2522 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); | |
2523 | } | |
2524 | } | |
2525 | ||
1da177e4 LT |
2526 | /* |
2527 | * nv_tx_done: check for completed packets, release the skbs. | |
2528 | * | |
2529 | * Caller must own np->lock. | |
2530 | */ | |
33912e72 | 2531 | static int nv_tx_done(struct net_device *dev, int limit) |
1da177e4 | 2532 | { |
ac9c1897 | 2533 | struct fe_priv *np = netdev_priv(dev); |
f82a9352 | 2534 | u32 flags; |
33912e72 | 2535 | int tx_work = 0; |
78aea4fc | 2536 | struct ring_desc *orig_get_tx = np->get_tx.orig; |
b8bfca94 | 2537 | unsigned int bytes_compl = 0; |
1da177e4 | 2538 | |
445583b8 | 2539 | while ((np->get_tx.orig != np->put_tx.orig) && |
33912e72 AA |
2540 | !((flags = le32_to_cpu(np->get_tx.orig->flaglen)) & NV_TX_VALID) && |
2541 | (tx_work < limit)) { | |
1da177e4 | 2542 | |
73a37079 | 2543 | nv_unmap_txskb(np, np->get_tx_ctx); |
445583b8 | 2544 | |
1da177e4 | 2545 | if (np->desc_ver == DESC_VER_1) { |
f82a9352 | 2546 | if (flags & NV_TX_LASTPACKET) { |
445583b8 | 2547 | if (flags & NV_TX_ERROR) { |
f5d827ae | 2548 | if ((flags & NV_TX_RETRYERROR) |
2549 | && !(flags & NV_TX_RETRYCOUNT_MASK)) | |
a433686c | 2550 | nv_legacybackoff_reseed(dev); |
674aee3b | 2551 | } else { |
f5d827ae | 2552 | u64_stats_update_begin(&np->swstats_tx_syncp); |
2553 | np->stat_tx_packets++; | |
2554 | np->stat_tx_bytes += np->get_tx_ctx->skb->len; | |
2555 | u64_stats_update_end(&np->swstats_tx_syncp); | |
ac9c1897 | 2556 | } |
b8bfca94 | 2557 | bytes_compl += np->get_tx_ctx->skb->len; |
445583b8 AA |
2558 | dev_kfree_skb_any(np->get_tx_ctx->skb); |
2559 | np->get_tx_ctx->skb = NULL; | |
33912e72 | 2560 | tx_work++; |
1da177e4 LT |
2561 | } |
2562 | } else { | |
f82a9352 | 2563 | if (flags & NV_TX2_LASTPACKET) { |
445583b8 | 2564 | if (flags & NV_TX2_ERROR) { |
f5d827ae | 2565 | if ((flags & NV_TX2_RETRYERROR) |
2566 | && !(flags & NV_TX2_RETRYCOUNT_MASK)) | |
a433686c | 2567 | nv_legacybackoff_reseed(dev); |
674aee3b | 2568 | } else { |
f5d827ae | 2569 | u64_stats_update_begin(&np->swstats_tx_syncp); |
2570 | np->stat_tx_packets++; | |
2571 | np->stat_tx_bytes += np->get_tx_ctx->skb->len; | |
2572 | u64_stats_update_end(&np->swstats_tx_syncp); | |
f3b197ac | 2573 | } |
b8bfca94 | 2574 | bytes_compl += np->get_tx_ctx->skb->len; |
445583b8 AA |
2575 | dev_kfree_skb_any(np->get_tx_ctx->skb); |
2576 | np->get_tx_ctx->skb = NULL; | |
33912e72 | 2577 | tx_work++; |
1da177e4 LT |
2578 | } |
2579 | } | |
445583b8 | 2580 | if (unlikely(np->get_tx.orig++ == np->last_tx.orig)) |
86b22b0d | 2581 | np->get_tx.orig = np->first_tx.orig; |
445583b8 | 2582 | if (unlikely(np->get_tx_ctx++ == np->last_tx_ctx)) |
86b22b0d AA |
2583 | np->get_tx_ctx = np->first_tx_ctx; |
2584 | } | |
b8bfca94 TH |
2585 | |
2586 | netdev_completed_queue(np->dev, tx_work, bytes_compl); | |
2587 | ||
445583b8 | 2588 | if (unlikely((np->tx_stop == 1) && (np->get_tx.orig != orig_get_tx))) { |
aaa37d2d | 2589 | np->tx_stop = 0; |
86b22b0d | 2590 | netif_wake_queue(dev); |
aaa37d2d | 2591 | } |
33912e72 | 2592 | return tx_work; |
86b22b0d AA |
2593 | } |
2594 | ||
33912e72 | 2595 | static int nv_tx_done_optimized(struct net_device *dev, int limit) |
86b22b0d AA |
2596 | { |
2597 | struct fe_priv *np = netdev_priv(dev); | |
2598 | u32 flags; | |
33912e72 | 2599 | int tx_work = 0; |
78aea4fc | 2600 | struct ring_desc_ex *orig_get_tx = np->get_tx.ex; |
b8bfca94 | 2601 | unsigned long bytes_cleaned = 0; |
86b22b0d | 2602 | |
445583b8 | 2603 | while ((np->get_tx.ex != np->put_tx.ex) && |
217d32dc | 2604 | !((flags = le32_to_cpu(np->get_tx.ex->flaglen)) & NV_TX2_VALID) && |
33912e72 | 2605 | (tx_work < limit)) { |
86b22b0d | 2606 | |
73a37079 | 2607 | nv_unmap_txskb(np, np->get_tx_ctx); |
445583b8 | 2608 | |
86b22b0d | 2609 | if (flags & NV_TX2_LASTPACKET) { |
4687f3f3 | 2610 | if (flags & NV_TX2_ERROR) { |
f5d827ae | 2611 | if ((flags & NV_TX2_RETRYERROR) |
2612 | && !(flags & NV_TX2_RETRYCOUNT_MASK)) { | |
a433686c AA |
2613 | if (np->driver_data & DEV_HAS_GEAR_MODE) |
2614 | nv_gear_backoff_reseed(dev); | |
2615 | else | |
2616 | nv_legacybackoff_reseed(dev); | |
2617 | } | |
674aee3b | 2618 | } else { |
efd0bf97 DM |
2619 | u64_stats_update_begin(&np->swstats_tx_syncp); |
2620 | np->stat_tx_packets++; | |
2621 | np->stat_tx_bytes += np->get_tx_ctx->skb->len; | |
2622 | u64_stats_update_end(&np->swstats_tx_syncp); | |
a433686c AA |
2623 | } |
2624 | ||
b8bfca94 | 2625 | bytes_cleaned += np->get_tx_ctx->skb->len; |
445583b8 AA |
2626 | dev_kfree_skb_any(np->get_tx_ctx->skb); |
2627 | np->get_tx_ctx->skb = NULL; | |
33912e72 | 2628 | tx_work++; |
3b446c3e | 2629 | |
78aea4fc | 2630 | if (np->tx_limit) |
3b446c3e | 2631 | nv_tx_flip_ownership(dev); |
761fcd9e | 2632 | } |
b8bfca94 | 2633 | |
445583b8 | 2634 | if (unlikely(np->get_tx.ex++ == np->last_tx.ex)) |
86b22b0d | 2635 | np->get_tx.ex = np->first_tx.ex; |
445583b8 | 2636 | if (unlikely(np->get_tx_ctx++ == np->last_tx_ctx)) |
761fcd9e | 2637 | np->get_tx_ctx = np->first_tx_ctx; |
1da177e4 | 2638 | } |
7505afe2 IM |
2639 | |
2640 | netdev_completed_queue(np->dev, tx_work, bytes_cleaned); | |
2641 | ||
445583b8 | 2642 | if (unlikely((np->tx_stop == 1) && (np->get_tx.ex != orig_get_tx))) { |
aaa37d2d | 2643 | np->tx_stop = 0; |
1da177e4 | 2644 | netif_wake_queue(dev); |
aaa37d2d | 2645 | } |
33912e72 | 2646 | return tx_work; |
1da177e4 LT |
2647 | } |
2648 | ||
2649 | /* | |
2650 | * nv_tx_timeout: dev->tx_timeout function | |
932ff279 | 2651 | * Called with netif_tx_lock held. |
1da177e4 LT |
2652 | */ |
2653 | static void nv_tx_timeout(struct net_device *dev) | |
2654 | { | |
ac9c1897 | 2655 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 2656 | u8 __iomem *base = get_hwbase(dev); |
d33a73c8 | 2657 | u32 status; |
8f955d7f AA |
2658 | union ring_type put_tx; |
2659 | int saved_tx_limit; | |
d33a73c8 AA |
2660 | |
2661 | if (np->msi_flags & NV_MSI_X_ENABLED) | |
2662 | status = readl(base + NvRegMSIXIrqStatus) & NVREG_IRQSTAT_MASK; | |
2663 | else | |
2664 | status = readl(base + NvRegIrqStatus) & NVREG_IRQSTAT_MASK; | |
1da177e4 | 2665 | |
1ec4f2d3 | 2666 | netdev_warn(dev, "Got tx_timeout. irq status: %08x\n", status); |
1da177e4 | 2667 | |
1ec4f2d3 SN |
2668 | if (unlikely(debug_tx_timeout)) { |
2669 | int i; | |
2670 | ||
2671 | netdev_info(dev, "Ring at %lx\n", (unsigned long)np->ring_addr); | |
2672 | netdev_info(dev, "Dumping tx registers\n"); | |
2673 | for (i = 0; i <= np->register_size; i += 32) { | |
1d397f36 | 2674 | netdev_info(dev, |
1ec4f2d3 SN |
2675 | "%3x: %08x %08x %08x %08x " |
2676 | "%08x %08x %08x %08x\n", | |
1d397f36 | 2677 | i, |
1ec4f2d3 SN |
2678 | readl(base + i + 0), readl(base + i + 4), |
2679 | readl(base + i + 8), readl(base + i + 12), | |
2680 | readl(base + i + 16), readl(base + i + 20), | |
2681 | readl(base + i + 24), readl(base + i + 28)); | |
2682 | } | |
2683 | netdev_info(dev, "Dumping tx ring\n"); | |
2684 | for (i = 0; i < np->tx_ring_size; i += 4) { | |
2685 | if (!nv_optimized(np)) { | |
2686 | netdev_info(dev, | |
2687 | "%03x: %08x %08x // %08x %08x " | |
2688 | "// %08x %08x // %08x %08x\n", | |
2689 | i, | |
2690 | le32_to_cpu(np->tx_ring.orig[i].buf), | |
2691 | le32_to_cpu(np->tx_ring.orig[i].flaglen), | |
2692 | le32_to_cpu(np->tx_ring.orig[i+1].buf), | |
2693 | le32_to_cpu(np->tx_ring.orig[i+1].flaglen), | |
2694 | le32_to_cpu(np->tx_ring.orig[i+2].buf), | |
2695 | le32_to_cpu(np->tx_ring.orig[i+2].flaglen), | |
2696 | le32_to_cpu(np->tx_ring.orig[i+3].buf), | |
2697 | le32_to_cpu(np->tx_ring.orig[i+3].flaglen)); | |
2698 | } else { | |
2699 | netdev_info(dev, | |
2700 | "%03x: %08x %08x %08x " | |
2701 | "// %08x %08x %08x " | |
2702 | "// %08x %08x %08x " | |
2703 | "// %08x %08x %08x\n", | |
2704 | i, | |
2705 | le32_to_cpu(np->tx_ring.ex[i].bufhigh), | |
2706 | le32_to_cpu(np->tx_ring.ex[i].buflow), | |
2707 | le32_to_cpu(np->tx_ring.ex[i].flaglen), | |
2708 | le32_to_cpu(np->tx_ring.ex[i+1].bufhigh), | |
2709 | le32_to_cpu(np->tx_ring.ex[i+1].buflow), | |
2710 | le32_to_cpu(np->tx_ring.ex[i+1].flaglen), | |
2711 | le32_to_cpu(np->tx_ring.ex[i+2].bufhigh), | |
2712 | le32_to_cpu(np->tx_ring.ex[i+2].buflow), | |
2713 | le32_to_cpu(np->tx_ring.ex[i+2].flaglen), | |
2714 | le32_to_cpu(np->tx_ring.ex[i+3].bufhigh), | |
2715 | le32_to_cpu(np->tx_ring.ex[i+3].buflow), | |
2716 | le32_to_cpu(np->tx_ring.ex[i+3].flaglen)); | |
2717 | } | |
c2dba06d MS |
2718 | } |
2719 | } | |
2720 | ||
1da177e4 LT |
2721 | spin_lock_irq(&np->lock); |
2722 | ||
2723 | /* 1) stop tx engine */ | |
2724 | nv_stop_tx(dev); | |
2725 | ||
8f955d7f AA |
2726 | /* 2) complete any outstanding tx and do not give HW any limited tx pkts */ |
2727 | saved_tx_limit = np->tx_limit; | |
2728 | np->tx_limit = 0; /* prevent giving HW any limited pkts */ | |
2729 | np->tx_stop = 0; /* prevent waking tx queue */ | |
36b30ea9 | 2730 | if (!nv_optimized(np)) |
33912e72 | 2731 | nv_tx_done(dev, np->tx_ring_size); |
86b22b0d | 2732 | else |
4e16ed1b | 2733 | nv_tx_done_optimized(dev, np->tx_ring_size); |
1da177e4 | 2734 | |
25985edc | 2735 | /* save current HW position */ |
8f955d7f AA |
2736 | if (np->tx_change_owner) |
2737 | put_tx.ex = np->tx_change_owner->first_tx_desc; | |
2738 | else | |
2739 | put_tx = np->put_tx; | |
1da177e4 | 2740 | |
8f955d7f AA |
2741 | /* 3) clear all tx state */ |
2742 | nv_drain_tx(dev); | |
2743 | nv_init_tx(dev); | |
2744 | ||
2745 | /* 4) restore state to current HW position */ | |
2746 | np->get_tx = np->put_tx = put_tx; | |
2747 | np->tx_limit = saved_tx_limit; | |
3ba4d093 | 2748 | |
8f955d7f | 2749 | /* 5) restart tx engine */ |
1da177e4 | 2750 | nv_start_tx(dev); |
8f955d7f | 2751 | netif_wake_queue(dev); |
1da177e4 LT |
2752 | spin_unlock_irq(&np->lock); |
2753 | } | |
2754 | ||
22c6d143 MS |
2755 | /* |
2756 | * Called when the nic notices a mismatch between the actual data len on the | |
2757 | * wire and the len indicated in the 802 header | |
2758 | */ | |
2759 | static int nv_getlen(struct net_device *dev, void *packet, int datalen) | |
2760 | { | |
2761 | int hdrlen; /* length of the 802 header */ | |
2762 | int protolen; /* length as stored in the proto field */ | |
2763 | ||
2764 | /* 1) calculate len according to header */ | |
78aea4fc SJ |
2765 | if (((struct vlan_ethhdr *)packet)->h_vlan_proto == htons(ETH_P_8021Q)) { |
2766 | protolen = ntohs(((struct vlan_ethhdr *)packet)->h_vlan_encapsulated_proto); | |
22c6d143 MS |
2767 | hdrlen = VLAN_HLEN; |
2768 | } else { | |
78aea4fc | 2769 | protolen = ntohs(((struct ethhdr *)packet)->h_proto); |
22c6d143 MS |
2770 | hdrlen = ETH_HLEN; |
2771 | } | |
22c6d143 MS |
2772 | if (protolen > ETH_DATA_LEN) |
2773 | return datalen; /* Value in proto field not a len, no checks possible */ | |
2774 | ||
2775 | protolen += hdrlen; | |
2776 | /* consistency checks: */ | |
2777 | if (datalen > ETH_ZLEN) { | |
2778 | if (datalen >= protolen) { | |
2779 | /* more data on wire than in 802 header, trim of | |
2780 | * additional data. | |
2781 | */ | |
22c6d143 MS |
2782 | return protolen; |
2783 | } else { | |
2784 | /* less data on wire than mentioned in header. | |
2785 | * Discard the packet. | |
2786 | */ | |
22c6d143 MS |
2787 | return -1; |
2788 | } | |
2789 | } else { | |
2790 | /* short packet. Accept only if 802 values are also short */ | |
2791 | if (protolen > ETH_ZLEN) { | |
22c6d143 MS |
2792 | return -1; |
2793 | } | |
22c6d143 MS |
2794 | return datalen; |
2795 | } | |
2796 | } | |
2797 | ||
e27cdba5 | 2798 | static int nv_rx_process(struct net_device *dev, int limit) |
1da177e4 | 2799 | { |
ac9c1897 | 2800 | struct fe_priv *np = netdev_priv(dev); |
f82a9352 | 2801 | u32 flags; |
bcb5febb | 2802 | int rx_work = 0; |
b01867cb AA |
2803 | struct sk_buff *skb; |
2804 | int len; | |
1da177e4 | 2805 | |
78aea4fc | 2806 | while ((np->get_rx.orig != np->put_rx.orig) && |
b01867cb | 2807 | !((flags = le32_to_cpu(np->get_rx.orig->flaglen)) & NV_RX_AVAIL) && |
bcb5febb | 2808 | (rx_work < limit)) { |
1da177e4 | 2809 | |
1da177e4 LT |
2810 | /* |
2811 | * the packet is for us - immediately tear down the pci mapping. | |
2812 | * TODO: check if a prefetch of the first cacheline improves | |
2813 | * the performance. | |
2814 | */ | |
761fcd9e AA |
2815 | pci_unmap_single(np->pci_dev, np->get_rx_ctx->dma, |
2816 | np->get_rx_ctx->dma_len, | |
1da177e4 | 2817 | PCI_DMA_FROMDEVICE); |
0d63fb32 AA |
2818 | skb = np->get_rx_ctx->skb; |
2819 | np->get_rx_ctx->skb = NULL; | |
1da177e4 | 2820 | |
1da177e4 LT |
2821 | /* look at what we actually got: */ |
2822 | if (np->desc_ver == DESC_VER_1) { | |
b01867cb AA |
2823 | if (likely(flags & NV_RX_DESCRIPTORVALID)) { |
2824 | len = flags & LEN_MASK_V1; | |
2825 | if (unlikely(flags & NV_RX_ERROR)) { | |
1ef6841b | 2826 | if ((flags & NV_RX_ERROR_MASK) == NV_RX_ERROR4) { |
b01867cb AA |
2827 | len = nv_getlen(dev, skb->data, len); |
2828 | if (len < 0) { | |
b01867cb AA |
2829 | dev_kfree_skb(skb); |
2830 | goto next_pkt; | |
2831 | } | |
2832 | } | |
2833 | /* framing errors are soft errors */ | |
1ef6841b | 2834 | else if ((flags & NV_RX_ERROR_MASK) == NV_RX_FRAMINGERR) { |
cef33c81 | 2835 | if (flags & NV_RX_SUBTRACT1) |
b01867cb | 2836 | len--; |
b01867cb AA |
2837 | } |
2838 | /* the rest are hard errors */ | |
2839 | else { | |
f5d827ae | 2840 | if (flags & NV_RX_MISSEDFRAME) { |
2841 | u64_stats_update_begin(&np->swstats_rx_syncp); | |
2842 | np->stat_rx_missed_errors++; | |
2843 | u64_stats_update_end(&np->swstats_rx_syncp); | |
2844 | } | |
0d63fb32 | 2845 | dev_kfree_skb(skb); |
a971c324 AA |
2846 | goto next_pkt; |
2847 | } | |
2848 | } | |
b01867cb | 2849 | } else { |
0d63fb32 | 2850 | dev_kfree_skb(skb); |
1da177e4 | 2851 | goto next_pkt; |
0d63fb32 | 2852 | } |
b01867cb AA |
2853 | } else { |
2854 | if (likely(flags & NV_RX2_DESCRIPTORVALID)) { | |
2855 | len = flags & LEN_MASK_V2; | |
2856 | if (unlikely(flags & NV_RX2_ERROR)) { | |
1ef6841b | 2857 | if ((flags & NV_RX2_ERROR_MASK) == NV_RX2_ERROR4) { |
b01867cb AA |
2858 | len = nv_getlen(dev, skb->data, len); |
2859 | if (len < 0) { | |
b01867cb AA |
2860 | dev_kfree_skb(skb); |
2861 | goto next_pkt; | |
2862 | } | |
2863 | } | |
2864 | /* framing errors are soft errors */ | |
1ef6841b | 2865 | else if ((flags & NV_RX2_ERROR_MASK) == NV_RX2_FRAMINGERR) { |
cef33c81 | 2866 | if (flags & NV_RX2_SUBTRACT1) |
b01867cb | 2867 | len--; |
b01867cb AA |
2868 | } |
2869 | /* the rest are hard errors */ | |
2870 | else { | |
0d63fb32 | 2871 | dev_kfree_skb(skb); |
a971c324 AA |
2872 | goto next_pkt; |
2873 | } | |
2874 | } | |
bfaffe8f AA |
2875 | if (((flags & NV_RX2_CHECKSUMMASK) == NV_RX2_CHECKSUM_IP_TCP) || /*ip and tcp */ |
2876 | ((flags & NV_RX2_CHECKSUMMASK) == NV_RX2_CHECKSUM_IP_UDP)) /*ip and udp */ | |
0d63fb32 | 2877 | skb->ip_summed = CHECKSUM_UNNECESSARY; |
b01867cb AA |
2878 | } else { |
2879 | dev_kfree_skb(skb); | |
2880 | goto next_pkt; | |
1da177e4 LT |
2881 | } |
2882 | } | |
2883 | /* got a valid packet - forward it to the network core */ | |
1da177e4 LT |
2884 | skb_put(skb, len); |
2885 | skb->protocol = eth_type_trans(skb, dev); | |
53f224cc | 2886 | napi_gro_receive(&np->napi, skb); |
f5d827ae | 2887 | u64_stats_update_begin(&np->swstats_rx_syncp); |
2888 | np->stat_rx_packets++; | |
2889 | np->stat_rx_bytes += len; | |
2890 | u64_stats_update_end(&np->swstats_rx_syncp); | |
1da177e4 | 2891 | next_pkt: |
b01867cb | 2892 | if (unlikely(np->get_rx.orig++ == np->last_rx.orig)) |
86b22b0d | 2893 | np->get_rx.orig = np->first_rx.orig; |
b01867cb | 2894 | if (unlikely(np->get_rx_ctx++ == np->last_rx_ctx)) |
86b22b0d | 2895 | np->get_rx_ctx = np->first_rx_ctx; |
bcb5febb IM |
2896 | |
2897 | rx_work++; | |
86b22b0d AA |
2898 | } |
2899 | ||
bcb5febb | 2900 | return rx_work; |
86b22b0d AA |
2901 | } |
2902 | ||
2903 | static int nv_rx_process_optimized(struct net_device *dev, int limit) | |
2904 | { | |
2905 | struct fe_priv *np = netdev_priv(dev); | |
2906 | u32 flags; | |
2907 | u32 vlanflags = 0; | |
c1b7151a | 2908 | int rx_work = 0; |
b01867cb AA |
2909 | struct sk_buff *skb; |
2910 | int len; | |
86b22b0d | 2911 | |
78aea4fc | 2912 | while ((np->get_rx.ex != np->put_rx.ex) && |
b01867cb | 2913 | !((flags = le32_to_cpu(np->get_rx.ex->flaglen)) & NV_RX2_AVAIL) && |
c1b7151a | 2914 | (rx_work < limit)) { |
86b22b0d | 2915 | |
86b22b0d AA |
2916 | /* |
2917 | * the packet is for us - immediately tear down the pci mapping. | |
2918 | * TODO: check if a prefetch of the first cacheline improves | |
2919 | * the performance. | |
2920 | */ | |
2921 | pci_unmap_single(np->pci_dev, np->get_rx_ctx->dma, | |
2922 | np->get_rx_ctx->dma_len, | |
2923 | PCI_DMA_FROMDEVICE); | |
2924 | skb = np->get_rx_ctx->skb; | |
2925 | np->get_rx_ctx->skb = NULL; | |
2926 | ||
86b22b0d | 2927 | /* look at what we actually got: */ |
b01867cb AA |
2928 | if (likely(flags & NV_RX2_DESCRIPTORVALID)) { |
2929 | len = flags & LEN_MASK_V2; | |
2930 | if (unlikely(flags & NV_RX2_ERROR)) { | |
1ef6841b | 2931 | if ((flags & NV_RX2_ERROR_MASK) == NV_RX2_ERROR4) { |
b01867cb AA |
2932 | len = nv_getlen(dev, skb->data, len); |
2933 | if (len < 0) { | |
b01867cb AA |
2934 | dev_kfree_skb(skb); |
2935 | goto next_pkt; | |
2936 | } | |
2937 | } | |
2938 | /* framing errors are soft errors */ | |
1ef6841b | 2939 | else if ((flags & NV_RX2_ERROR_MASK) == NV_RX2_FRAMINGERR) { |
cef33c81 | 2940 | if (flags & NV_RX2_SUBTRACT1) |
b01867cb | 2941 | len--; |
b01867cb AA |
2942 | } |
2943 | /* the rest are hard errors */ | |
2944 | else { | |
86b22b0d AA |
2945 | dev_kfree_skb(skb); |
2946 | goto next_pkt; | |
2947 | } | |
2948 | } | |
b01867cb | 2949 | |
bfaffe8f AA |
2950 | if (((flags & NV_RX2_CHECKSUMMASK) == NV_RX2_CHECKSUM_IP_TCP) || /*ip and tcp */ |
2951 | ((flags & NV_RX2_CHECKSUMMASK) == NV_RX2_CHECKSUM_IP_UDP)) /*ip and udp */ | |
86b22b0d | 2952 | skb->ip_summed = CHECKSUM_UNNECESSARY; |
b01867cb AA |
2953 | |
2954 | /* got a valid packet - forward it to the network core */ | |
2955 | skb_put(skb, len); | |
2956 | skb->protocol = eth_type_trans(skb, dev); | |
2957 | prefetch(skb->data); | |
2958 | ||
3326c784 | 2959 | vlanflags = le32_to_cpu(np->get_rx.ex->buflow); |
0891b0e0 JP |
2960 | |
2961 | /* | |
f646968f PM |
2962 | * There's need to check for NETIF_F_HW_VLAN_CTAG_RX |
2963 | * here. Even if vlan rx accel is disabled, | |
0891b0e0 JP |
2964 | * NV_RX3_VLAN_TAG_PRESENT is pseudo randomly set. |
2965 | */ | |
f646968f | 2966 | if (dev->features & NETIF_F_HW_VLAN_CTAG_RX && |
0891b0e0 | 2967 | vlanflags & NV_RX3_VLAN_TAG_PRESENT) { |
3326c784 JP |
2968 | u16 vid = vlanflags & NV_RX3_VLAN_TAG_MASK; |
2969 | ||
86a9bad3 | 2970 | __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vid); |
b01867cb | 2971 | } |
3326c784 | 2972 | napi_gro_receive(&np->napi, skb); |
f5d827ae | 2973 | u64_stats_update_begin(&np->swstats_rx_syncp); |
2974 | np->stat_rx_packets++; | |
2975 | np->stat_rx_bytes += len; | |
2976 | u64_stats_update_end(&np->swstats_rx_syncp); | |
b01867cb AA |
2977 | } else { |
2978 | dev_kfree_skb(skb); | |
2979 | } | |
86b22b0d | 2980 | next_pkt: |
b01867cb | 2981 | if (unlikely(np->get_rx.ex++ == np->last_rx.ex)) |
86b22b0d | 2982 | np->get_rx.ex = np->first_rx.ex; |
b01867cb | 2983 | if (unlikely(np->get_rx_ctx++ == np->last_rx_ctx)) |
761fcd9e | 2984 | np->get_rx_ctx = np->first_rx_ctx; |
c1b7151a IM |
2985 | |
2986 | rx_work++; | |
1da177e4 | 2987 | } |
e27cdba5 | 2988 | |
c1b7151a | 2989 | return rx_work; |
1da177e4 LT |
2990 | } |
2991 | ||
d81c0983 MS |
2992 | static void set_bufsize(struct net_device *dev) |
2993 | { | |
2994 | struct fe_priv *np = netdev_priv(dev); | |
2995 | ||
2996 | if (dev->mtu <= ETH_DATA_LEN) | |
2997 | np->rx_buf_sz = ETH_DATA_LEN + NV_RX_HEADERS; | |
2998 | else | |
2999 | np->rx_buf_sz = dev->mtu + NV_RX_HEADERS; | |
3000 | } | |
3001 | ||
1da177e4 LT |
3002 | /* |
3003 | * nv_change_mtu: dev->change_mtu function | |
3004 | * Called with dev_base_lock held for read. | |
3005 | */ | |
3006 | static int nv_change_mtu(struct net_device *dev, int new_mtu) | |
3007 | { | |
ac9c1897 | 3008 | struct fe_priv *np = netdev_priv(dev); |
d81c0983 MS |
3009 | int old_mtu; |
3010 | ||
3011 | if (new_mtu < 64 || new_mtu > np->pkt_limit) | |
1da177e4 | 3012 | return -EINVAL; |
d81c0983 MS |
3013 | |
3014 | old_mtu = dev->mtu; | |
1da177e4 | 3015 | dev->mtu = new_mtu; |
d81c0983 MS |
3016 | |
3017 | /* return early if the buffer sizes will not change */ | |
3018 | if (old_mtu <= ETH_DATA_LEN && new_mtu <= ETH_DATA_LEN) | |
3019 | return 0; | |
3020 | if (old_mtu == new_mtu) | |
3021 | return 0; | |
3022 | ||
3023 | /* synchronized against open : rtnl_lock() held by caller */ | |
3024 | if (netif_running(dev)) { | |
25097d4b | 3025 | u8 __iomem *base = get_hwbase(dev); |
d81c0983 MS |
3026 | /* |
3027 | * It seems that the nic preloads valid ring entries into an | |
3028 | * internal buffer. The procedure for flushing everything is | |
3029 | * guessed, there is probably a simpler approach. | |
3030 | * Changing the MTU is a rare event, it shouldn't matter. | |
3031 | */ | |
84b3932b | 3032 | nv_disable_irq(dev); |
08d93575 | 3033 | nv_napi_disable(dev); |
932ff279 | 3034 | netif_tx_lock_bh(dev); |
e308a5d8 | 3035 | netif_addr_lock(dev); |
d81c0983 MS |
3036 | spin_lock(&np->lock); |
3037 | /* stop engines */ | |
36b30ea9 | 3038 | nv_stop_rxtx(dev); |
d81c0983 MS |
3039 | nv_txrx_reset(dev); |
3040 | /* drain rx queue */ | |
36b30ea9 | 3041 | nv_drain_rxtx(dev); |
d81c0983 | 3042 | /* reinit driver view of the rx queue */ |
d81c0983 | 3043 | set_bufsize(dev); |
eafa59f6 | 3044 | if (nv_init_ring(dev)) { |
d81c0983 MS |
3045 | if (!np->in_shutdown) |
3046 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
3047 | } | |
3048 | /* reinit nic view of the rx queue */ | |
3049 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); | |
0832b25a | 3050 | setup_hw_rings(dev, NV_SETUP_RX_RING | NV_SETUP_TX_RING); |
78aea4fc | 3051 | writel(((np->rx_ring_size-1) << NVREG_RINGSZ_RXSHIFT) + ((np->tx_ring_size-1) << NVREG_RINGSZ_TXSHIFT), |
d81c0983 MS |
3052 | base + NvRegRingSizes); |
3053 | pci_push(base); | |
8a4ae7f2 | 3054 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); |
d81c0983 MS |
3055 | pci_push(base); |
3056 | ||
3057 | /* restart rx engine */ | |
36b30ea9 | 3058 | nv_start_rxtx(dev); |
d81c0983 | 3059 | spin_unlock(&np->lock); |
e308a5d8 | 3060 | netif_addr_unlock(dev); |
932ff279 | 3061 | netif_tx_unlock_bh(dev); |
08d93575 | 3062 | nv_napi_enable(dev); |
84b3932b | 3063 | nv_enable_irq(dev); |
d81c0983 | 3064 | } |
1da177e4 LT |
3065 | return 0; |
3066 | } | |
3067 | ||
72b31782 MS |
3068 | static void nv_copy_mac_to_hw(struct net_device *dev) |
3069 | { | |
25097d4b | 3070 | u8 __iomem *base = get_hwbase(dev); |
72b31782 MS |
3071 | u32 mac[2]; |
3072 | ||
3073 | mac[0] = (dev->dev_addr[0] << 0) + (dev->dev_addr[1] << 8) + | |
3074 | (dev->dev_addr[2] << 16) + (dev->dev_addr[3] << 24); | |
3075 | mac[1] = (dev->dev_addr[4] << 0) + (dev->dev_addr[5] << 8); | |
3076 | ||
3077 | writel(mac[0], base + NvRegMacAddrA); | |
3078 | writel(mac[1], base + NvRegMacAddrB); | |
3079 | } | |
3080 | ||
3081 | /* | |
3082 | * nv_set_mac_address: dev->set_mac_address function | |
3083 | * Called with rtnl_lock() held. | |
3084 | */ | |
3085 | static int nv_set_mac_address(struct net_device *dev, void *addr) | |
3086 | { | |
ac9c1897 | 3087 | struct fe_priv *np = netdev_priv(dev); |
78aea4fc | 3088 | struct sockaddr *macaddr = (struct sockaddr *)addr; |
72b31782 | 3089 | |
f82a9352 | 3090 | if (!is_valid_ether_addr(macaddr->sa_data)) |
72b31782 MS |
3091 | return -EADDRNOTAVAIL; |
3092 | ||
3093 | /* synchronized against open : rtnl_lock() held by caller */ | |
3094 | memcpy(dev->dev_addr, macaddr->sa_data, ETH_ALEN); | |
3095 | ||
3096 | if (netif_running(dev)) { | |
932ff279 | 3097 | netif_tx_lock_bh(dev); |
e308a5d8 | 3098 | netif_addr_lock(dev); |
72b31782 MS |
3099 | spin_lock_irq(&np->lock); |
3100 | ||
3101 | /* stop rx engine */ | |
3102 | nv_stop_rx(dev); | |
3103 | ||
3104 | /* set mac address */ | |
3105 | nv_copy_mac_to_hw(dev); | |
3106 | ||
3107 | /* restart rx engine */ | |
3108 | nv_start_rx(dev); | |
3109 | spin_unlock_irq(&np->lock); | |
e308a5d8 | 3110 | netif_addr_unlock(dev); |
932ff279 | 3111 | netif_tx_unlock_bh(dev); |
72b31782 MS |
3112 | } else { |
3113 | nv_copy_mac_to_hw(dev); | |
3114 | } | |
3115 | return 0; | |
3116 | } | |
3117 | ||
1da177e4 LT |
3118 | /* |
3119 | * nv_set_multicast: dev->set_multicast function | |
932ff279 | 3120 | * Called with netif_tx_lock held. |
1da177e4 LT |
3121 | */ |
3122 | static void nv_set_multicast(struct net_device *dev) | |
3123 | { | |
ac9c1897 | 3124 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 LT |
3125 | u8 __iomem *base = get_hwbase(dev); |
3126 | u32 addr[2]; | |
3127 | u32 mask[2]; | |
b6d0773f | 3128 | u32 pff = readl(base + NvRegPacketFilterFlags) & NVREG_PFF_PAUSE_RX; |
1da177e4 LT |
3129 | |
3130 | memset(addr, 0, sizeof(addr)); | |
3131 | memset(mask, 0, sizeof(mask)); | |
3132 | ||
3133 | if (dev->flags & IFF_PROMISC) { | |
b6d0773f | 3134 | pff |= NVREG_PFF_PROMISC; |
1da177e4 | 3135 | } else { |
b6d0773f | 3136 | pff |= NVREG_PFF_MYADDR; |
1da177e4 | 3137 | |
48e2f183 | 3138 | if (dev->flags & IFF_ALLMULTI || !netdev_mc_empty(dev)) { |
1da177e4 LT |
3139 | u32 alwaysOff[2]; |
3140 | u32 alwaysOn[2]; | |
3141 | ||
3142 | alwaysOn[0] = alwaysOn[1] = alwaysOff[0] = alwaysOff[1] = 0xffffffff; | |
3143 | if (dev->flags & IFF_ALLMULTI) { | |
3144 | alwaysOn[0] = alwaysOn[1] = alwaysOff[0] = alwaysOff[1] = 0; | |
3145 | } else { | |
22bedad3 | 3146 | struct netdev_hw_addr *ha; |
1da177e4 | 3147 | |
22bedad3 | 3148 | netdev_for_each_mc_addr(ha, dev) { |
e45a6187 | 3149 | unsigned char *hw_addr = ha->addr; |
1da177e4 | 3150 | u32 a, b; |
22bedad3 | 3151 | |
e45a6187 | 3152 | a = le32_to_cpu(*(__le32 *) hw_addr); |
3153 | b = le16_to_cpu(*(__le16 *) (&hw_addr[4])); | |
1da177e4 LT |
3154 | alwaysOn[0] &= a; |
3155 | alwaysOff[0] &= ~a; | |
3156 | alwaysOn[1] &= b; | |
3157 | alwaysOff[1] &= ~b; | |
1da177e4 LT |
3158 | } |
3159 | } | |
3160 | addr[0] = alwaysOn[0]; | |
3161 | addr[1] = alwaysOn[1]; | |
3162 | mask[0] = alwaysOn[0] | alwaysOff[0]; | |
3163 | mask[1] = alwaysOn[1] | alwaysOff[1]; | |
bb9a4fd1 AA |
3164 | } else { |
3165 | mask[0] = NVREG_MCASTMASKA_NONE; | |
3166 | mask[1] = NVREG_MCASTMASKB_NONE; | |
1da177e4 LT |
3167 | } |
3168 | } | |
3169 | addr[0] |= NVREG_MCASTADDRA_FORCE; | |
3170 | pff |= NVREG_PFF_ALWAYS; | |
3171 | spin_lock_irq(&np->lock); | |
3172 | nv_stop_rx(dev); | |
3173 | writel(addr[0], base + NvRegMulticastAddrA); | |
3174 | writel(addr[1], base + NvRegMulticastAddrB); | |
3175 | writel(mask[0], base + NvRegMulticastMaskA); | |
3176 | writel(mask[1], base + NvRegMulticastMaskB); | |
3177 | writel(pff, base + NvRegPacketFilterFlags); | |
1da177e4 LT |
3178 | nv_start_rx(dev); |
3179 | spin_unlock_irq(&np->lock); | |
3180 | } | |
3181 | ||
c7985051 | 3182 | static void nv_update_pause(struct net_device *dev, u32 pause_flags) |
b6d0773f AA |
3183 | { |
3184 | struct fe_priv *np = netdev_priv(dev); | |
3185 | u8 __iomem *base = get_hwbase(dev); | |
3186 | ||
3187 | np->pause_flags &= ~(NV_PAUSEFRAME_TX_ENABLE | NV_PAUSEFRAME_RX_ENABLE); | |
3188 | ||
3189 | if (np->pause_flags & NV_PAUSEFRAME_RX_CAPABLE) { | |
3190 | u32 pff = readl(base + NvRegPacketFilterFlags) & ~NVREG_PFF_PAUSE_RX; | |
3191 | if (pause_flags & NV_PAUSEFRAME_RX_ENABLE) { | |
3192 | writel(pff|NVREG_PFF_PAUSE_RX, base + NvRegPacketFilterFlags); | |
3193 | np->pause_flags |= NV_PAUSEFRAME_RX_ENABLE; | |
3194 | } else { | |
3195 | writel(pff, base + NvRegPacketFilterFlags); | |
3196 | } | |
3197 | } | |
3198 | if (np->pause_flags & NV_PAUSEFRAME_TX_CAPABLE) { | |
3199 | u32 regmisc = readl(base + NvRegMisc1) & ~NVREG_MISC1_PAUSE_TX; | |
3200 | if (pause_flags & NV_PAUSEFRAME_TX_ENABLE) { | |
5289b4c4 AA |
3201 | u32 pause_enable = NVREG_TX_PAUSEFRAME_ENABLE_V1; |
3202 | if (np->driver_data & DEV_HAS_PAUSEFRAME_TX_V2) | |
3203 | pause_enable = NVREG_TX_PAUSEFRAME_ENABLE_V2; | |
9a33e883 | 3204 | if (np->driver_data & DEV_HAS_PAUSEFRAME_TX_V3) { |
5289b4c4 | 3205 | pause_enable = NVREG_TX_PAUSEFRAME_ENABLE_V3; |
9a33e883 AA |
3206 | /* limit the number of tx pause frames to a default of 8 */ |
3207 | writel(readl(base + NvRegTxPauseFrameLimit)|NVREG_TX_PAUSEFRAMELIMIT_ENABLE, base + NvRegTxPauseFrameLimit); | |
3208 | } | |
5289b4c4 | 3209 | writel(pause_enable, base + NvRegTxPauseFrame); |
b6d0773f AA |
3210 | writel(regmisc|NVREG_MISC1_PAUSE_TX, base + NvRegMisc1); |
3211 | np->pause_flags |= NV_PAUSEFRAME_TX_ENABLE; | |
3212 | } else { | |
3213 | writel(NVREG_TX_PAUSEFRAME_DISABLE, base + NvRegTxPauseFrame); | |
3214 | writel(regmisc, base + NvRegMisc1); | |
3215 | } | |
3216 | } | |
3217 | } | |
3218 | ||
e19df76a SH |
3219 | static void nv_force_linkspeed(struct net_device *dev, int speed, int duplex) |
3220 | { | |
3221 | struct fe_priv *np = netdev_priv(dev); | |
3222 | u8 __iomem *base = get_hwbase(dev); | |
3223 | u32 phyreg, txreg; | |
3224 | int mii_status; | |
3225 | ||
3226 | np->linkspeed = NVREG_LINKSPEED_FORCE|speed; | |
3227 | np->duplex = duplex; | |
3228 | ||
3229 | /* see if gigabit phy */ | |
3230 | mii_status = mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
3231 | if (mii_status & PHY_GIGABIT) { | |
3232 | np->gigabit = PHY_GIGABIT; | |
3233 | phyreg = readl(base + NvRegSlotTime); | |
3234 | phyreg &= ~(0x3FF00); | |
3235 | if ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_10) | |
3236 | phyreg |= NVREG_SLOTTIME_10_100_FULL; | |
3237 | else if ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_100) | |
3238 | phyreg |= NVREG_SLOTTIME_10_100_FULL; | |
3239 | else if ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_1000) | |
3240 | phyreg |= NVREG_SLOTTIME_1000_FULL; | |
3241 | writel(phyreg, base + NvRegSlotTime); | |
3242 | } | |
3243 | ||
3244 | phyreg = readl(base + NvRegPhyInterface); | |
3245 | phyreg &= ~(PHY_HALF|PHY_100|PHY_1000); | |
3246 | if (np->duplex == 0) | |
3247 | phyreg |= PHY_HALF; | |
3248 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_100) | |
3249 | phyreg |= PHY_100; | |
3250 | else if ((np->linkspeed & NVREG_LINKSPEED_MASK) == | |
3251 | NVREG_LINKSPEED_1000) | |
3252 | phyreg |= PHY_1000; | |
3253 | writel(phyreg, base + NvRegPhyInterface); | |
3254 | ||
3255 | if (phyreg & PHY_RGMII) { | |
3256 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == | |
3257 | NVREG_LINKSPEED_1000) | |
3258 | txreg = NVREG_TX_DEFERRAL_RGMII_1000; | |
3259 | else | |
3260 | txreg = NVREG_TX_DEFERRAL_RGMII_10_100; | |
3261 | } else { | |
3262 | txreg = NVREG_TX_DEFERRAL_DEFAULT; | |
3263 | } | |
3264 | writel(txreg, base + NvRegTxDeferral); | |
3265 | ||
3266 | if (np->desc_ver == DESC_VER_1) { | |
3267 | txreg = NVREG_TX_WM_DESC1_DEFAULT; | |
3268 | } else { | |
3269 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == | |
3270 | NVREG_LINKSPEED_1000) | |
3271 | txreg = NVREG_TX_WM_DESC2_3_1000; | |
3272 | else | |
3273 | txreg = NVREG_TX_WM_DESC2_3_DEFAULT; | |
3274 | } | |
3275 | writel(txreg, base + NvRegTxWatermark); | |
3276 | ||
3277 | writel(NVREG_MISC1_FORCE | (np->duplex ? 0 : NVREG_MISC1_HD), | |
3278 | base + NvRegMisc1); | |
3279 | pci_push(base); | |
3280 | writel(np->linkspeed, base + NvRegLinkSpeed); | |
3281 | pci_push(base); | |
3282 | ||
3283 | return; | |
3284 | } | |
3285 | ||
4ea7f299 | 3286 | /** |
49ce9c2c | 3287 | * nv_update_linkspeed - Setup the MAC according to the link partner |
4ea7f299 AA |
3288 | * @dev: Network device to be configured |
3289 | * | |
3290 | * The function queries the PHY and checks if there is a link partner. | |
3291 | * If yes, then it sets up the MAC accordingly. Otherwise, the MAC is | |
3292 | * set to 10 MBit HD. | |
3293 | * | |
3294 | * The function returns 0 if there is no link partner and 1 if there is | |
3295 | * a good link partner. | |
3296 | */ | |
1da177e4 LT |
3297 | static int nv_update_linkspeed(struct net_device *dev) |
3298 | { | |
ac9c1897 | 3299 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 3300 | u8 __iomem *base = get_hwbase(dev); |
eb91f61b AA |
3301 | int adv = 0; |
3302 | int lpa = 0; | |
3303 | int adv_lpa, adv_pause, lpa_pause; | |
1da177e4 LT |
3304 | int newls = np->linkspeed; |
3305 | int newdup = np->duplex; | |
3306 | int mii_status; | |
e19df76a | 3307 | u32 bmcr; |
1da177e4 | 3308 | int retval = 0; |
9744e218 | 3309 | u32 control_1000, status_1000, phyreg, pause_flags, txreg; |
b2976d23 | 3310 | u32 txrxFlags = 0; |
fd9b558c | 3311 | u32 phy_exp; |
1da177e4 | 3312 | |
e19df76a SH |
3313 | /* If device loopback is enabled, set carrier on and enable max link |
3314 | * speed. | |
3315 | */ | |
3316 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
3317 | if (bmcr & BMCR_LOOPBACK) { | |
3318 | if (netif_running(dev)) { | |
3319 | nv_force_linkspeed(dev, NVREG_LINKSPEED_1000, 1); | |
3320 | if (!netif_carrier_ok(dev)) | |
3321 | netif_carrier_on(dev); | |
3322 | } | |
3323 | return 1; | |
3324 | } | |
3325 | ||
1da177e4 LT |
3326 | /* BMSR_LSTATUS is latched, read it twice: |
3327 | * we want the current value. | |
3328 | */ | |
3329 | mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
3330 | mii_status = mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
3331 | ||
3332 | if (!(mii_status & BMSR_LSTATUS)) { | |
1da177e4 LT |
3333 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; |
3334 | newdup = 0; | |
3335 | retval = 0; | |
3336 | goto set_speed; | |
3337 | } | |
3338 | ||
3339 | if (np->autoneg == 0) { | |
1da177e4 LT |
3340 | if (np->fixed_mode & LPA_100FULL) { |
3341 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; | |
3342 | newdup = 1; | |
3343 | } else if (np->fixed_mode & LPA_100HALF) { | |
3344 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; | |
3345 | newdup = 0; | |
3346 | } else if (np->fixed_mode & LPA_10FULL) { | |
3347 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
3348 | newdup = 1; | |
3349 | } else { | |
3350 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
3351 | newdup = 0; | |
3352 | } | |
3353 | retval = 1; | |
3354 | goto set_speed; | |
3355 | } | |
3356 | /* check auto negotiation is complete */ | |
3357 | if (!(mii_status & BMSR_ANEGCOMPLETE)) { | |
3358 | /* still in autonegotiation - configure nic for 10 MBit HD and wait. */ | |
3359 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
3360 | newdup = 0; | |
3361 | retval = 0; | |
1da177e4 LT |
3362 | goto set_speed; |
3363 | } | |
3364 | ||
b6d0773f AA |
3365 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); |
3366 | lpa = mii_rw(dev, np->phyaddr, MII_LPA, MII_READ); | |
b6d0773f | 3367 | |
1da177e4 LT |
3368 | retval = 1; |
3369 | if (np->gigabit == PHY_GIGABIT) { | |
eb91f61b AA |
3370 | control_1000 = mii_rw(dev, np->phyaddr, MII_CTRL1000, MII_READ); |
3371 | status_1000 = mii_rw(dev, np->phyaddr, MII_STAT1000, MII_READ); | |
1da177e4 LT |
3372 | |
3373 | if ((control_1000 & ADVERTISE_1000FULL) && | |
3374 | (status_1000 & LPA_1000FULL)) { | |
1da177e4 LT |
3375 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_1000; |
3376 | newdup = 1; | |
3377 | goto set_speed; | |
3378 | } | |
3379 | } | |
3380 | ||
1da177e4 | 3381 | /* FIXME: handle parallel detection properly */ |
eb91f61b AA |
3382 | adv_lpa = lpa & adv; |
3383 | if (adv_lpa & LPA_100FULL) { | |
1da177e4 LT |
3384 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; |
3385 | newdup = 1; | |
eb91f61b | 3386 | } else if (adv_lpa & LPA_100HALF) { |
1da177e4 LT |
3387 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; |
3388 | newdup = 0; | |
eb91f61b | 3389 | } else if (adv_lpa & LPA_10FULL) { |
1da177e4 LT |
3390 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; |
3391 | newdup = 1; | |
eb91f61b | 3392 | } else if (adv_lpa & LPA_10HALF) { |
1da177e4 LT |
3393 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; |
3394 | newdup = 0; | |
3395 | } else { | |
1da177e4 LT |
3396 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; |
3397 | newdup = 0; | |
3398 | } | |
3399 | ||
3400 | set_speed: | |
3401 | if (np->duplex == newdup && np->linkspeed == newls) | |
3402 | return retval; | |
3403 | ||
1da177e4 LT |
3404 | np->duplex = newdup; |
3405 | np->linkspeed = newls; | |
3406 | ||
b2976d23 AA |
3407 | /* The transmitter and receiver must be restarted for safe update */ |
3408 | if (readl(base + NvRegTransmitterControl) & NVREG_XMITCTL_START) { | |
3409 | txrxFlags |= NV_RESTART_TX; | |
3410 | nv_stop_tx(dev); | |
3411 | } | |
3412 | if (readl(base + NvRegReceiverControl) & NVREG_RCVCTL_START) { | |
3413 | txrxFlags |= NV_RESTART_RX; | |
3414 | nv_stop_rx(dev); | |
3415 | } | |
3416 | ||
1da177e4 | 3417 | if (np->gigabit == PHY_GIGABIT) { |
a433686c | 3418 | phyreg = readl(base + NvRegSlotTime); |
1da177e4 | 3419 | phyreg &= ~(0x3FF00); |
a433686c AA |
3420 | if (((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_10) || |
3421 | ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_100)) | |
3422 | phyreg |= NVREG_SLOTTIME_10_100_FULL; | |
1da177e4 | 3423 | else if ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_1000) |
a433686c AA |
3424 | phyreg |= NVREG_SLOTTIME_1000_FULL; |
3425 | writel(phyreg, base + NvRegSlotTime); | |
1da177e4 LT |
3426 | } |
3427 | ||
3428 | phyreg = readl(base + NvRegPhyInterface); | |
3429 | phyreg &= ~(PHY_HALF|PHY_100|PHY_1000); | |
3430 | if (np->duplex == 0) | |
3431 | phyreg |= PHY_HALF; | |
3432 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_100) | |
3433 | phyreg |= PHY_100; | |
3434 | else if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_1000) | |
3435 | phyreg |= PHY_1000; | |
3436 | writel(phyreg, base + NvRegPhyInterface); | |
3437 | ||
fd9b558c | 3438 | phy_exp = mii_rw(dev, np->phyaddr, MII_EXPANSION, MII_READ) & EXPANSION_NWAY; /* autoneg capable */ |
9744e218 | 3439 | if (phyreg & PHY_RGMII) { |
fd9b558c | 3440 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_1000) { |
9744e218 | 3441 | txreg = NVREG_TX_DEFERRAL_RGMII_1000; |
fd9b558c AA |
3442 | } else { |
3443 | if (!phy_exp && !np->duplex && (np->driver_data & DEV_HAS_COLLISION_FIX)) { | |
3444 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_10) | |
3445 | txreg = NVREG_TX_DEFERRAL_RGMII_STRETCH_10; | |
3446 | else | |
3447 | txreg = NVREG_TX_DEFERRAL_RGMII_STRETCH_100; | |
3448 | } else { | |
3449 | txreg = NVREG_TX_DEFERRAL_RGMII_10_100; | |
3450 | } | |
3451 | } | |
9744e218 | 3452 | } else { |
fd9b558c AA |
3453 | if (!phy_exp && !np->duplex && (np->driver_data & DEV_HAS_COLLISION_FIX)) |
3454 | txreg = NVREG_TX_DEFERRAL_MII_STRETCH; | |
3455 | else | |
3456 | txreg = NVREG_TX_DEFERRAL_DEFAULT; | |
9744e218 AA |
3457 | } |
3458 | writel(txreg, base + NvRegTxDeferral); | |
3459 | ||
95d161cb AA |
3460 | if (np->desc_ver == DESC_VER_1) { |
3461 | txreg = NVREG_TX_WM_DESC1_DEFAULT; | |
3462 | } else { | |
3463 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_1000) | |
3464 | txreg = NVREG_TX_WM_DESC2_3_1000; | |
3465 | else | |
3466 | txreg = NVREG_TX_WM_DESC2_3_DEFAULT; | |
3467 | } | |
3468 | writel(txreg, base + NvRegTxWatermark); | |
3469 | ||
78aea4fc | 3470 | writel(NVREG_MISC1_FORCE | (np->duplex ? 0 : NVREG_MISC1_HD), |
1da177e4 LT |
3471 | base + NvRegMisc1); |
3472 | pci_push(base); | |
3473 | writel(np->linkspeed, base + NvRegLinkSpeed); | |
3474 | pci_push(base); | |
3475 | ||
b6d0773f AA |
3476 | pause_flags = 0; |
3477 | /* setup pause frame */ | |
1ff39eb6 | 3478 | if (netif_running(dev) && (np->duplex != 0)) { |
b6d0773f | 3479 | if (np->autoneg && np->pause_flags & NV_PAUSEFRAME_AUTONEG) { |
78aea4fc SJ |
3480 | adv_pause = adv & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM); |
3481 | lpa_pause = lpa & (LPA_PAUSE_CAP | LPA_PAUSE_ASYM); | |
b6d0773f AA |
3482 | |
3483 | switch (adv_pause) { | |
f82a9352 | 3484 | case ADVERTISE_PAUSE_CAP: |
b6d0773f AA |
3485 | if (lpa_pause & LPA_PAUSE_CAP) { |
3486 | pause_flags |= NV_PAUSEFRAME_RX_ENABLE; | |
3487 | if (np->pause_flags & NV_PAUSEFRAME_TX_REQ) | |
3488 | pause_flags |= NV_PAUSEFRAME_TX_ENABLE; | |
3489 | } | |
3490 | break; | |
f82a9352 | 3491 | case ADVERTISE_PAUSE_ASYM: |
78aea4fc | 3492 | if (lpa_pause == (LPA_PAUSE_CAP | LPA_PAUSE_ASYM)) |
b6d0773f | 3493 | pause_flags |= NV_PAUSEFRAME_TX_ENABLE; |
b6d0773f | 3494 | break; |
78aea4fc SJ |
3495 | case ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM: |
3496 | if (lpa_pause & LPA_PAUSE_CAP) { | |
b6d0773f AA |
3497 | pause_flags |= NV_PAUSEFRAME_RX_ENABLE; |
3498 | if (np->pause_flags & NV_PAUSEFRAME_TX_REQ) | |
3499 | pause_flags |= NV_PAUSEFRAME_TX_ENABLE; | |
3500 | } | |
3501 | if (lpa_pause == LPA_PAUSE_ASYM) | |
b6d0773f | 3502 | pause_flags |= NV_PAUSEFRAME_RX_ENABLE; |
b6d0773f | 3503 | break; |
f3b197ac | 3504 | } |
eb91f61b | 3505 | } else { |
b6d0773f | 3506 | pause_flags = np->pause_flags; |
eb91f61b AA |
3507 | } |
3508 | } | |
b6d0773f | 3509 | nv_update_pause(dev, pause_flags); |
eb91f61b | 3510 | |
b2976d23 AA |
3511 | if (txrxFlags & NV_RESTART_TX) |
3512 | nv_start_tx(dev); | |
3513 | if (txrxFlags & NV_RESTART_RX) | |
3514 | nv_start_rx(dev); | |
3515 | ||
1da177e4 LT |
3516 | return retval; |
3517 | } | |
3518 | ||
3519 | static void nv_linkchange(struct net_device *dev) | |
3520 | { | |
3521 | if (nv_update_linkspeed(dev)) { | |
4ea7f299 | 3522 | if (!netif_carrier_ok(dev)) { |
1da177e4 | 3523 | netif_carrier_on(dev); |
1d397f36 | 3524 | netdev_info(dev, "link up\n"); |
88d7d8b0 | 3525 | nv_txrx_gate(dev, false); |
4ea7f299 | 3526 | nv_start_rx(dev); |
1da177e4 | 3527 | } |
1da177e4 LT |
3528 | } else { |
3529 | if (netif_carrier_ok(dev)) { | |
3530 | netif_carrier_off(dev); | |
1d397f36 | 3531 | netdev_info(dev, "link down\n"); |
88d7d8b0 | 3532 | nv_txrx_gate(dev, true); |
1da177e4 LT |
3533 | nv_stop_rx(dev); |
3534 | } | |
3535 | } | |
3536 | } | |
3537 | ||
3538 | static void nv_link_irq(struct net_device *dev) | |
3539 | { | |
3540 | u8 __iomem *base = get_hwbase(dev); | |
3541 | u32 miistat; | |
3542 | ||
3543 | miistat = readl(base + NvRegMIIStatus); | |
eb798428 | 3544 | writel(NVREG_MIISTAT_LINKCHANGE, base + NvRegMIIStatus); |
1da177e4 LT |
3545 | |
3546 | if (miistat & (NVREG_MIISTAT_LINKCHANGE)) | |
3547 | nv_linkchange(dev); | |
1da177e4 LT |
3548 | } |
3549 | ||
4db0ee17 AA |
3550 | static void nv_msi_workaround(struct fe_priv *np) |
3551 | { | |
3552 | ||
3553 | /* Need to toggle the msi irq mask within the ethernet device, | |
3554 | * otherwise, future interrupts will not be detected. | |
3555 | */ | |
3556 | if (np->msi_flags & NV_MSI_ENABLED) { | |
3557 | u8 __iomem *base = np->base; | |
3558 | ||
3559 | writel(0, base + NvRegMSIIrqMask); | |
3560 | writel(NVREG_MSI_VECTOR_0_ENABLED, base + NvRegMSIIrqMask); | |
3561 | } | |
3562 | } | |
3563 | ||
4145ade2 AA |
3564 | static inline int nv_change_interrupt_mode(struct net_device *dev, int total_work) |
3565 | { | |
3566 | struct fe_priv *np = netdev_priv(dev); | |
3567 | ||
3568 | if (optimization_mode == NV_OPTIMIZATION_MODE_DYNAMIC) { | |
3569 | if (total_work > NV_DYNAMIC_THRESHOLD) { | |
3570 | /* transition to poll based interrupts */ | |
3571 | np->quiet_count = 0; | |
3572 | if (np->irqmask != NVREG_IRQMASK_CPU) { | |
3573 | np->irqmask = NVREG_IRQMASK_CPU; | |
3574 | return 1; | |
3575 | } | |
3576 | } else { | |
3577 | if (np->quiet_count < NV_DYNAMIC_MAX_QUIET_COUNT) { | |
3578 | np->quiet_count++; | |
3579 | } else { | |
3580 | /* reached a period of low activity, switch | |
3581 | to per tx/rx packet interrupts */ | |
3582 | if (np->irqmask != NVREG_IRQMASK_THROUGHPUT) { | |
3583 | np->irqmask = NVREG_IRQMASK_THROUGHPUT; | |
3584 | return 1; | |
3585 | } | |
3586 | } | |
3587 | } | |
3588 | } | |
3589 | return 0; | |
3590 | } | |
3591 | ||
7d12e780 | 3592 | static irqreturn_t nv_nic_irq(int foo, void *data) |
1da177e4 LT |
3593 | { |
3594 | struct net_device *dev = (struct net_device *) data; | |
ac9c1897 | 3595 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 3596 | u8 __iomem *base = get_hwbase(dev); |
1da177e4 | 3597 | |
b67874ac AA |
3598 | if (!(np->msi_flags & NV_MSI_X_ENABLED)) { |
3599 | np->events = readl(base + NvRegIrqStatus); | |
1b2bb76f | 3600 | writel(np->events, base + NvRegIrqStatus); |
b67874ac AA |
3601 | } else { |
3602 | np->events = readl(base + NvRegMSIXIrqStatus); | |
1b2bb76f | 3603 | writel(np->events, base + NvRegMSIXIrqStatus); |
b67874ac | 3604 | } |
b67874ac AA |
3605 | if (!(np->events & np->irqmask)) |
3606 | return IRQ_NONE; | |
1da177e4 | 3607 | |
b67874ac | 3608 | nv_msi_workaround(np); |
4db0ee17 | 3609 | |
78c29bd9 ED |
3610 | if (napi_schedule_prep(&np->napi)) { |
3611 | /* | |
3612 | * Disable further irq's (msix not enabled with napi) | |
3613 | */ | |
3614 | writel(0, base + NvRegIrqMask); | |
3615 | __napi_schedule(&np->napi); | |
3616 | } | |
f0734ab6 | 3617 | |
b67874ac | 3618 | return IRQ_HANDLED; |
1da177e4 LT |
3619 | } |
3620 | ||
1aa8b471 | 3621 | /* All _optimized functions are used to help increase performance |
f0734ab6 AA |
3622 | * (reduce CPU and increase throughput). They use descripter version 3, |
3623 | * compiler directives, and reduce memory accesses. | |
3624 | */ | |
86b22b0d AA |
3625 | static irqreturn_t nv_nic_irq_optimized(int foo, void *data) |
3626 | { | |
3627 | struct net_device *dev = (struct net_device *) data; | |
3628 | struct fe_priv *np = netdev_priv(dev); | |
3629 | u8 __iomem *base = get_hwbase(dev); | |
86b22b0d | 3630 | |
b67874ac AA |
3631 | if (!(np->msi_flags & NV_MSI_X_ENABLED)) { |
3632 | np->events = readl(base + NvRegIrqStatus); | |
1b2bb76f | 3633 | writel(np->events, base + NvRegIrqStatus); |
b67874ac AA |
3634 | } else { |
3635 | np->events = readl(base + NvRegMSIXIrqStatus); | |
1b2bb76f | 3636 | writel(np->events, base + NvRegMSIXIrqStatus); |
b67874ac | 3637 | } |
b67874ac AA |
3638 | if (!(np->events & np->irqmask)) |
3639 | return IRQ_NONE; | |
86b22b0d | 3640 | |
b67874ac | 3641 | nv_msi_workaround(np); |
4db0ee17 | 3642 | |
78c29bd9 ED |
3643 | if (napi_schedule_prep(&np->napi)) { |
3644 | /* | |
3645 | * Disable further irq's (msix not enabled with napi) | |
3646 | */ | |
3647 | writel(0, base + NvRegIrqMask); | |
3648 | __napi_schedule(&np->napi); | |
3649 | } | |
86b22b0d | 3650 | |
b67874ac | 3651 | return IRQ_HANDLED; |
86b22b0d AA |
3652 | } |
3653 | ||
7d12e780 | 3654 | static irqreturn_t nv_nic_irq_tx(int foo, void *data) |
d33a73c8 AA |
3655 | { |
3656 | struct net_device *dev = (struct net_device *) data; | |
3657 | struct fe_priv *np = netdev_priv(dev); | |
3658 | u8 __iomem *base = get_hwbase(dev); | |
3659 | u32 events; | |
3660 | int i; | |
0a07bc64 | 3661 | unsigned long flags; |
d33a73c8 | 3662 | |
78aea4fc | 3663 | for (i = 0;; i++) { |
d33a73c8 | 3664 | events = readl(base + NvRegMSIXIrqStatus) & NVREG_IRQ_TX_ALL; |
2a4e7a08 MD |
3665 | writel(events, base + NvRegMSIXIrqStatus); |
3666 | netdev_dbg(dev, "tx irq events: %08x\n", events); | |
d33a73c8 AA |
3667 | if (!(events & np->irqmask)) |
3668 | break; | |
3669 | ||
0a07bc64 | 3670 | spin_lock_irqsave(&np->lock, flags); |
4e16ed1b | 3671 | nv_tx_done_optimized(dev, TX_WORK_PER_LOOP); |
0a07bc64 | 3672 | spin_unlock_irqrestore(&np->lock, flags); |
f3b197ac | 3673 | |
f0734ab6 | 3674 | if (unlikely(i > max_interrupt_work)) { |
0a07bc64 | 3675 | spin_lock_irqsave(&np->lock, flags); |
d33a73c8 AA |
3676 | /* disable interrupts on the nic */ |
3677 | writel(NVREG_IRQ_TX_ALL, base + NvRegIrqMask); | |
3678 | pci_push(base); | |
3679 | ||
3680 | if (!np->in_shutdown) { | |
3681 | np->nic_poll_irq |= NVREG_IRQ_TX_ALL; | |
3682 | mod_timer(&np->nic_poll, jiffies + POLL_WAIT); | |
3683 | } | |
0a07bc64 | 3684 | spin_unlock_irqrestore(&np->lock, flags); |
c20ec761 JP |
3685 | netdev_dbg(dev, "%s: too many iterations (%d)\n", |
3686 | __func__, i); | |
d33a73c8 AA |
3687 | break; |
3688 | } | |
3689 | ||
3690 | } | |
d33a73c8 AA |
3691 | |
3692 | return IRQ_RETVAL(i); | |
3693 | } | |
3694 | ||
bea3348e | 3695 | static int nv_napi_poll(struct napi_struct *napi, int budget) |
e27cdba5 | 3696 | { |
bea3348e SH |
3697 | struct fe_priv *np = container_of(napi, struct fe_priv, napi); |
3698 | struct net_device *dev = np->dev; | |
e27cdba5 | 3699 | u8 __iomem *base = get_hwbase(dev); |
d15e9c4d | 3700 | unsigned long flags; |
4145ade2 | 3701 | int retcode; |
78aea4fc | 3702 | int rx_count, tx_work = 0, rx_work = 0; |
e27cdba5 | 3703 | |
81a2e36d | 3704 | do { |
3705 | if (!nv_optimized(np)) { | |
3706 | spin_lock_irqsave(&np->lock, flags); | |
3707 | tx_work += nv_tx_done(dev, np->tx_ring_size); | |
3708 | spin_unlock_irqrestore(&np->lock, flags); | |
f27e6f39 | 3709 | |
d951f725 | 3710 | rx_count = nv_rx_process(dev, budget - rx_work); |
81a2e36d | 3711 | retcode = nv_alloc_rx(dev); |
3712 | } else { | |
3713 | spin_lock_irqsave(&np->lock, flags); | |
3714 | tx_work += nv_tx_done_optimized(dev, np->tx_ring_size); | |
3715 | spin_unlock_irqrestore(&np->lock, flags); | |
f27e6f39 | 3716 | |
d951f725 TH |
3717 | rx_count = nv_rx_process_optimized(dev, |
3718 | budget - rx_work); | |
81a2e36d | 3719 | retcode = nv_alloc_rx_optimized(dev); |
3720 | } | |
3721 | } while (retcode == 0 && | |
3722 | rx_count > 0 && (rx_work += rx_count) < budget); | |
e27cdba5 | 3723 | |
e0379a14 | 3724 | if (retcode) { |
d15e9c4d | 3725 | spin_lock_irqsave(&np->lock, flags); |
e27cdba5 SH |
3726 | if (!np->in_shutdown) |
3727 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
d15e9c4d | 3728 | spin_unlock_irqrestore(&np->lock, flags); |
e27cdba5 SH |
3729 | } |
3730 | ||
4145ade2 AA |
3731 | nv_change_interrupt_mode(dev, tx_work + rx_work); |
3732 | ||
f27e6f39 AA |
3733 | if (unlikely(np->events & NVREG_IRQ_LINK)) { |
3734 | spin_lock_irqsave(&np->lock, flags); | |
3735 | nv_link_irq(dev); | |
3736 | spin_unlock_irqrestore(&np->lock, flags); | |
3737 | } | |
3738 | if (unlikely(np->need_linktimer && time_after(jiffies, np->link_timeout))) { | |
3739 | spin_lock_irqsave(&np->lock, flags); | |
3740 | nv_linkchange(dev); | |
3741 | spin_unlock_irqrestore(&np->lock, flags); | |
3742 | np->link_timeout = jiffies + LINK_TIMEOUT; | |
3743 | } | |
3744 | if (unlikely(np->events & NVREG_IRQ_RECOVER_ERROR)) { | |
3745 | spin_lock_irqsave(&np->lock, flags); | |
3746 | if (!np->in_shutdown) { | |
3747 | np->nic_poll_irq = np->irqmask; | |
3748 | np->recover_error = 1; | |
3749 | mod_timer(&np->nic_poll, jiffies + POLL_WAIT); | |
3750 | } | |
3751 | spin_unlock_irqrestore(&np->lock, flags); | |
6c2da9c2 | 3752 | napi_complete(napi); |
4145ade2 | 3753 | return rx_work; |
f27e6f39 AA |
3754 | } |
3755 | ||
4145ade2 | 3756 | if (rx_work < budget) { |
f27e6f39 AA |
3757 | /* re-enable interrupts |
3758 | (msix not enabled in napi) */ | |
6c2da9c2 | 3759 | napi_complete(napi); |
bea3348e | 3760 | |
f27e6f39 | 3761 | writel(np->irqmask, base + NvRegIrqMask); |
e27cdba5 | 3762 | } |
4145ade2 | 3763 | return rx_work; |
e27cdba5 | 3764 | } |
e27cdba5 | 3765 | |
7d12e780 | 3766 | static irqreturn_t nv_nic_irq_rx(int foo, void *data) |
d33a73c8 AA |
3767 | { |
3768 | struct net_device *dev = (struct net_device *) data; | |
3769 | struct fe_priv *np = netdev_priv(dev); | |
3770 | u8 __iomem *base = get_hwbase(dev); | |
3771 | u32 events; | |
3772 | int i; | |
0a07bc64 | 3773 | unsigned long flags; |
d33a73c8 | 3774 | |
78aea4fc | 3775 | for (i = 0;; i++) { |
d33a73c8 | 3776 | events = readl(base + NvRegMSIXIrqStatus) & NVREG_IRQ_RX_ALL; |
2a4e7a08 MD |
3777 | writel(events, base + NvRegMSIXIrqStatus); |
3778 | netdev_dbg(dev, "rx irq events: %08x\n", events); | |
d33a73c8 AA |
3779 | if (!(events & np->irqmask)) |
3780 | break; | |
f3b197ac | 3781 | |
bea3348e | 3782 | if (nv_rx_process_optimized(dev, RX_WORK_PER_LOOP)) { |
f0734ab6 AA |
3783 | if (unlikely(nv_alloc_rx_optimized(dev))) { |
3784 | spin_lock_irqsave(&np->lock, flags); | |
3785 | if (!np->in_shutdown) | |
3786 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
3787 | spin_unlock_irqrestore(&np->lock, flags); | |
3788 | } | |
d33a73c8 | 3789 | } |
f3b197ac | 3790 | |
f0734ab6 | 3791 | if (unlikely(i > max_interrupt_work)) { |
0a07bc64 | 3792 | spin_lock_irqsave(&np->lock, flags); |
d33a73c8 AA |
3793 | /* disable interrupts on the nic */ |
3794 | writel(NVREG_IRQ_RX_ALL, base + NvRegIrqMask); | |
3795 | pci_push(base); | |
3796 | ||
3797 | if (!np->in_shutdown) { | |
3798 | np->nic_poll_irq |= NVREG_IRQ_RX_ALL; | |
3799 | mod_timer(&np->nic_poll, jiffies + POLL_WAIT); | |
3800 | } | |
0a07bc64 | 3801 | spin_unlock_irqrestore(&np->lock, flags); |
c20ec761 JP |
3802 | netdev_dbg(dev, "%s: too many iterations (%d)\n", |
3803 | __func__, i); | |
d33a73c8 AA |
3804 | break; |
3805 | } | |
d33a73c8 | 3806 | } |
d33a73c8 AA |
3807 | |
3808 | return IRQ_RETVAL(i); | |
3809 | } | |
3810 | ||
7d12e780 | 3811 | static irqreturn_t nv_nic_irq_other(int foo, void *data) |
d33a73c8 AA |
3812 | { |
3813 | struct net_device *dev = (struct net_device *) data; | |
3814 | struct fe_priv *np = netdev_priv(dev); | |
3815 | u8 __iomem *base = get_hwbase(dev); | |
3816 | u32 events; | |
3817 | int i; | |
0a07bc64 | 3818 | unsigned long flags; |
d33a73c8 | 3819 | |
78aea4fc | 3820 | for (i = 0;; i++) { |
d33a73c8 | 3821 | events = readl(base + NvRegMSIXIrqStatus) & NVREG_IRQ_OTHER; |
2a4e7a08 MD |
3822 | writel(events, base + NvRegMSIXIrqStatus); |
3823 | netdev_dbg(dev, "irq events: %08x\n", events); | |
d33a73c8 AA |
3824 | if (!(events & np->irqmask)) |
3825 | break; | |
f3b197ac | 3826 | |
4e16ed1b AA |
3827 | /* check tx in case we reached max loop limit in tx isr */ |
3828 | spin_lock_irqsave(&np->lock, flags); | |
3829 | nv_tx_done_optimized(dev, TX_WORK_PER_LOOP); | |
3830 | spin_unlock_irqrestore(&np->lock, flags); | |
3831 | ||
d33a73c8 | 3832 | if (events & NVREG_IRQ_LINK) { |
0a07bc64 | 3833 | spin_lock_irqsave(&np->lock, flags); |
d33a73c8 | 3834 | nv_link_irq(dev); |
0a07bc64 | 3835 | spin_unlock_irqrestore(&np->lock, flags); |
d33a73c8 AA |
3836 | } |
3837 | if (np->need_linktimer && time_after(jiffies, np->link_timeout)) { | |
0a07bc64 | 3838 | spin_lock_irqsave(&np->lock, flags); |
d33a73c8 | 3839 | nv_linkchange(dev); |
0a07bc64 | 3840 | spin_unlock_irqrestore(&np->lock, flags); |
d33a73c8 AA |
3841 | np->link_timeout = jiffies + LINK_TIMEOUT; |
3842 | } | |
c5cf9101 | 3843 | if (events & NVREG_IRQ_RECOVER_ERROR) { |
186e8687 | 3844 | spin_lock_irqsave(&np->lock, flags); |
c5cf9101 AA |
3845 | /* disable interrupts on the nic */ |
3846 | writel(NVREG_IRQ_OTHER, base + NvRegIrqMask); | |
3847 | pci_push(base); | |
3848 | ||
3849 | if (!np->in_shutdown) { | |
3850 | np->nic_poll_irq |= NVREG_IRQ_OTHER; | |
3851 | np->recover_error = 1; | |
3852 | mod_timer(&np->nic_poll, jiffies + POLL_WAIT); | |
3853 | } | |
186e8687 | 3854 | spin_unlock_irqrestore(&np->lock, flags); |
c5cf9101 AA |
3855 | break; |
3856 | } | |
f0734ab6 | 3857 | if (unlikely(i > max_interrupt_work)) { |
0a07bc64 | 3858 | spin_lock_irqsave(&np->lock, flags); |
d33a73c8 AA |
3859 | /* disable interrupts on the nic */ |
3860 | writel(NVREG_IRQ_OTHER, base + NvRegIrqMask); | |
3861 | pci_push(base); | |
3862 | ||
3863 | if (!np->in_shutdown) { | |
3864 | np->nic_poll_irq |= NVREG_IRQ_OTHER; | |
3865 | mod_timer(&np->nic_poll, jiffies + POLL_WAIT); | |
3866 | } | |
0a07bc64 | 3867 | spin_unlock_irqrestore(&np->lock, flags); |
c20ec761 JP |
3868 | netdev_dbg(dev, "%s: too many iterations (%d)\n", |
3869 | __func__, i); | |
d33a73c8 AA |
3870 | break; |
3871 | } | |
3872 | ||
3873 | } | |
d33a73c8 AA |
3874 | |
3875 | return IRQ_RETVAL(i); | |
3876 | } | |
3877 | ||
7d12e780 | 3878 | static irqreturn_t nv_nic_irq_test(int foo, void *data) |
9589c77a AA |
3879 | { |
3880 | struct net_device *dev = (struct net_device *) data; | |
3881 | struct fe_priv *np = netdev_priv(dev); | |
3882 | u8 __iomem *base = get_hwbase(dev); | |
3883 | u32 events; | |
3884 | ||
9589c77a AA |
3885 | if (!(np->msi_flags & NV_MSI_X_ENABLED)) { |
3886 | events = readl(base + NvRegIrqStatus) & NVREG_IRQSTAT_MASK; | |
2a4e7a08 | 3887 | writel(events & NVREG_IRQ_TIMER, base + NvRegIrqStatus); |
9589c77a AA |
3888 | } else { |
3889 | events = readl(base + NvRegMSIXIrqStatus) & NVREG_IRQSTAT_MASK; | |
2a4e7a08 | 3890 | writel(events & NVREG_IRQ_TIMER, base + NvRegMSIXIrqStatus); |
9589c77a AA |
3891 | } |
3892 | pci_push(base); | |
9589c77a AA |
3893 | if (!(events & NVREG_IRQ_TIMER)) |
3894 | return IRQ_RETVAL(0); | |
3895 | ||
4db0ee17 AA |
3896 | nv_msi_workaround(np); |
3897 | ||
9589c77a AA |
3898 | spin_lock(&np->lock); |
3899 | np->intr_test = 1; | |
3900 | spin_unlock(&np->lock); | |
3901 | ||
9589c77a AA |
3902 | return IRQ_RETVAL(1); |
3903 | } | |
3904 | ||
7a1854b7 AA |
3905 | static void set_msix_vector_map(struct net_device *dev, u32 vector, u32 irqmask) |
3906 | { | |
3907 | u8 __iomem *base = get_hwbase(dev); | |
3908 | int i; | |
3909 | u32 msixmap = 0; | |
3910 | ||
3911 | /* Each interrupt bit can be mapped to a MSIX vector (4 bits). | |
3912 | * MSIXMap0 represents the first 8 interrupts and MSIXMap1 represents | |
3913 | * the remaining 8 interrupts. | |
3914 | */ | |
3915 | for (i = 0; i < 8; i++) { | |
78aea4fc | 3916 | if ((irqmask >> i) & 0x1) |
7a1854b7 | 3917 | msixmap |= vector << (i << 2); |
7a1854b7 AA |
3918 | } |
3919 | writel(readl(base + NvRegMSIXMap0) | msixmap, base + NvRegMSIXMap0); | |
3920 | ||
3921 | msixmap = 0; | |
3922 | for (i = 0; i < 8; i++) { | |
78aea4fc | 3923 | if ((irqmask >> (i + 8)) & 0x1) |
7a1854b7 | 3924 | msixmap |= vector << (i << 2); |
7a1854b7 AA |
3925 | } |
3926 | writel(readl(base + NvRegMSIXMap1) | msixmap, base + NvRegMSIXMap1); | |
3927 | } | |
3928 | ||
9589c77a | 3929 | static int nv_request_irq(struct net_device *dev, int intr_test) |
7a1854b7 AA |
3930 | { |
3931 | struct fe_priv *np = get_nvpriv(dev); | |
3932 | u8 __iomem *base = get_hwbase(dev); | |
d9bd00a1 | 3933 | int ret; |
7a1854b7 | 3934 | int i; |
86b22b0d AA |
3935 | irqreturn_t (*handler)(int foo, void *data); |
3936 | ||
3937 | if (intr_test) { | |
3938 | handler = nv_nic_irq_test; | |
3939 | } else { | |
36b30ea9 | 3940 | if (nv_optimized(np)) |
86b22b0d AA |
3941 | handler = nv_nic_irq_optimized; |
3942 | else | |
3943 | handler = nv_nic_irq; | |
3944 | } | |
7a1854b7 AA |
3945 | |
3946 | if (np->msi_flags & NV_MSI_X_CAPABLE) { | |
78aea4fc | 3947 | for (i = 0; i < (np->msi_flags & NV_MSI_X_VECTORS_MASK); i++) |
7a1854b7 | 3948 | np->msi_x_entry[i].entry = i; |
04698ef3 AG |
3949 | ret = pci_enable_msix_range(np->pci_dev, |
3950 | np->msi_x_entry, | |
3951 | np->msi_flags & NV_MSI_X_VECTORS_MASK, | |
3952 | np->msi_flags & NV_MSI_X_VECTORS_MASK); | |
3953 | if (ret > 0) { | |
7a1854b7 | 3954 | np->msi_flags |= NV_MSI_X_ENABLED; |
9589c77a | 3955 | if (optimization_mode == NV_OPTIMIZATION_MODE_THROUGHPUT && !intr_test) { |
7a1854b7 | 3956 | /* Request irq for rx handling */ |
ddb213f0 | 3957 | sprintf(np->name_rx, "%s-rx", dev->name); |
61c9471e AG |
3958 | ret = request_irq(np->msi_x_entry[NV_MSI_X_VECTOR_RX].vector, |
3959 | nv_nic_irq_rx, IRQF_SHARED, np->name_rx, dev); | |
3960 | if (ret) { | |
1d397f36 JP |
3961 | netdev_info(dev, |
3962 | "request_irq failed for rx %d\n", | |
3963 | ret); | |
7a1854b7 AA |
3964 | pci_disable_msix(np->pci_dev); |
3965 | np->msi_flags &= ~NV_MSI_X_ENABLED; | |
3966 | goto out_err; | |
3967 | } | |
3968 | /* Request irq for tx handling */ | |
ddb213f0 | 3969 | sprintf(np->name_tx, "%s-tx", dev->name); |
61c9471e AG |
3970 | ret = request_irq(np->msi_x_entry[NV_MSI_X_VECTOR_TX].vector, |
3971 | nv_nic_irq_tx, IRQF_SHARED, np->name_tx, dev); | |
3972 | if (ret) { | |
1d397f36 JP |
3973 | netdev_info(dev, |
3974 | "request_irq failed for tx %d\n", | |
3975 | ret); | |
7a1854b7 AA |
3976 | pci_disable_msix(np->pci_dev); |
3977 | np->msi_flags &= ~NV_MSI_X_ENABLED; | |
3978 | goto out_free_rx; | |
3979 | } | |
3980 | /* Request irq for link and timer handling */ | |
ddb213f0 | 3981 | sprintf(np->name_other, "%s-other", dev->name); |
61c9471e AG |
3982 | ret = request_irq(np->msi_x_entry[NV_MSI_X_VECTOR_OTHER].vector, |
3983 | nv_nic_irq_other, IRQF_SHARED, np->name_other, dev); | |
3984 | if (ret) { | |
1d397f36 JP |
3985 | netdev_info(dev, |
3986 | "request_irq failed for link %d\n", | |
3987 | ret); | |
7a1854b7 AA |
3988 | pci_disable_msix(np->pci_dev); |
3989 | np->msi_flags &= ~NV_MSI_X_ENABLED; | |
3990 | goto out_free_tx; | |
3991 | } | |
3992 | /* map interrupts to their respective vector */ | |
3993 | writel(0, base + NvRegMSIXMap0); | |
3994 | writel(0, base + NvRegMSIXMap1); | |
3995 | set_msix_vector_map(dev, NV_MSI_X_VECTOR_RX, NVREG_IRQ_RX_ALL); | |
3996 | set_msix_vector_map(dev, NV_MSI_X_VECTOR_TX, NVREG_IRQ_TX_ALL); | |
3997 | set_msix_vector_map(dev, NV_MSI_X_VECTOR_OTHER, NVREG_IRQ_OTHER); | |
3998 | } else { | |
3999 | /* Request irq for all interrupts */ | |
61c9471e AG |
4000 | ret = request_irq(np->msi_x_entry[NV_MSI_X_VECTOR_ALL].vector, |
4001 | handler, IRQF_SHARED, dev->name, dev); | |
4002 | if (ret) { | |
1d397f36 JP |
4003 | netdev_info(dev, |
4004 | "request_irq failed %d\n", | |
4005 | ret); | |
7a1854b7 AA |
4006 | pci_disable_msix(np->pci_dev); |
4007 | np->msi_flags &= ~NV_MSI_X_ENABLED; | |
4008 | goto out_err; | |
4009 | } | |
4010 | ||
4011 | /* map interrupts to vector 0 */ | |
4012 | writel(0, base + NvRegMSIXMap0); | |
4013 | writel(0, base + NvRegMSIXMap1); | |
4014 | } | |
89328783 | 4015 | netdev_info(dev, "MSI-X enabled\n"); |
d9bd00a1 | 4016 | return 0; |
7a1854b7 AA |
4017 | } |
4018 | } | |
d9bd00a1 | 4019 | if (np->msi_flags & NV_MSI_CAPABLE) { |
34cf97eb SJ |
4020 | ret = pci_enable_msi(np->pci_dev); |
4021 | if (ret == 0) { | |
7a1854b7 | 4022 | np->msi_flags |= NV_MSI_ENABLED; |
61c9471e AG |
4023 | ret = request_irq(np->pci_dev->irq, handler, IRQF_SHARED, dev->name, dev); |
4024 | if (ret) { | |
1d397f36 JP |
4025 | netdev_info(dev, "request_irq failed %d\n", |
4026 | ret); | |
7a1854b7 AA |
4027 | pci_disable_msi(np->pci_dev); |
4028 | np->msi_flags &= ~NV_MSI_ENABLED; | |
4029 | goto out_err; | |
4030 | } | |
4031 | ||
4032 | /* map interrupts to vector 0 */ | |
4033 | writel(0, base + NvRegMSIMap0); | |
4034 | writel(0, base + NvRegMSIMap1); | |
4035 | /* enable msi vector 0 */ | |
4036 | writel(NVREG_MSI_VECTOR_0_ENABLED, base + NvRegMSIIrqMask); | |
89328783 | 4037 | netdev_info(dev, "MSI enabled\n"); |
d9bd00a1 | 4038 | return 0; |
7a1854b7 AA |
4039 | } |
4040 | } | |
9589c77a | 4041 | |
d9bd00a1 AG |
4042 | if (request_irq(np->pci_dev->irq, handler, IRQF_SHARED, dev->name, dev) != 0) |
4043 | goto out_err; | |
7a1854b7 AA |
4044 | |
4045 | return 0; | |
4046 | out_free_tx: | |
4047 | free_irq(np->msi_x_entry[NV_MSI_X_VECTOR_TX].vector, dev); | |
4048 | out_free_rx: | |
4049 | free_irq(np->msi_x_entry[NV_MSI_X_VECTOR_RX].vector, dev); | |
4050 | out_err: | |
4051 | return 1; | |
4052 | } | |
4053 | ||
4054 | static void nv_free_irq(struct net_device *dev) | |
4055 | { | |
4056 | struct fe_priv *np = get_nvpriv(dev); | |
4057 | int i; | |
4058 | ||
4059 | if (np->msi_flags & NV_MSI_X_ENABLED) { | |
78aea4fc | 4060 | for (i = 0; i < (np->msi_flags & NV_MSI_X_VECTORS_MASK); i++) |
7a1854b7 | 4061 | free_irq(np->msi_x_entry[i].vector, dev); |
7a1854b7 AA |
4062 | pci_disable_msix(np->pci_dev); |
4063 | np->msi_flags &= ~NV_MSI_X_ENABLED; | |
4064 | } else { | |
4065 | free_irq(np->pci_dev->irq, dev); | |
4066 | if (np->msi_flags & NV_MSI_ENABLED) { | |
4067 | pci_disable_msi(np->pci_dev); | |
4068 | np->msi_flags &= ~NV_MSI_ENABLED; | |
4069 | } | |
4070 | } | |
4071 | } | |
4072 | ||
1da177e4 LT |
4073 | static void nv_do_nic_poll(unsigned long data) |
4074 | { | |
4075 | struct net_device *dev = (struct net_device *) data; | |
ac9c1897 | 4076 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 4077 | u8 __iomem *base = get_hwbase(dev); |
d33a73c8 | 4078 | u32 mask = 0; |
1da177e4 | 4079 | |
1da177e4 | 4080 | /* |
d33a73c8 | 4081 | * First disable irq(s) and then |
1da177e4 LT |
4082 | * reenable interrupts on the nic, we have to do this before calling |
4083 | * nv_nic_irq because that may decide to do otherwise | |
4084 | */ | |
d33a73c8 | 4085 | |
84b3932b AA |
4086 | if (!using_multi_irqs(dev)) { |
4087 | if (np->msi_flags & NV_MSI_X_ENABLED) | |
8688cfce | 4088 | disable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_ALL].vector); |
84b3932b | 4089 | else |
a7475906 | 4090 | disable_irq_lockdep(np->pci_dev->irq); |
d33a73c8 AA |
4091 | mask = np->irqmask; |
4092 | } else { | |
4093 | if (np->nic_poll_irq & NVREG_IRQ_RX_ALL) { | |
8688cfce | 4094 | disable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_RX].vector); |
d33a73c8 AA |
4095 | mask |= NVREG_IRQ_RX_ALL; |
4096 | } | |
4097 | if (np->nic_poll_irq & NVREG_IRQ_TX_ALL) { | |
8688cfce | 4098 | disable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_TX].vector); |
d33a73c8 AA |
4099 | mask |= NVREG_IRQ_TX_ALL; |
4100 | } | |
4101 | if (np->nic_poll_irq & NVREG_IRQ_OTHER) { | |
8688cfce | 4102 | disable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_OTHER].vector); |
d33a73c8 AA |
4103 | mask |= NVREG_IRQ_OTHER; |
4104 | } | |
4105 | } | |
a7475906 MS |
4106 | /* disable_irq() contains synchronize_irq, thus no irq handler can run now */ |
4107 | ||
c5cf9101 AA |
4108 | if (np->recover_error) { |
4109 | np->recover_error = 0; | |
1d397f36 | 4110 | netdev_info(dev, "MAC in recoverable error state\n"); |
c5cf9101 AA |
4111 | if (netif_running(dev)) { |
4112 | netif_tx_lock_bh(dev); | |
e308a5d8 | 4113 | netif_addr_lock(dev); |
c5cf9101 AA |
4114 | spin_lock(&np->lock); |
4115 | /* stop engines */ | |
36b30ea9 | 4116 | nv_stop_rxtx(dev); |
daa91a9d AA |
4117 | if (np->driver_data & DEV_HAS_POWER_CNTRL) |
4118 | nv_mac_reset(dev); | |
c5cf9101 AA |
4119 | nv_txrx_reset(dev); |
4120 | /* drain rx queue */ | |
36b30ea9 | 4121 | nv_drain_rxtx(dev); |
c5cf9101 AA |
4122 | /* reinit driver view of the rx queue */ |
4123 | set_bufsize(dev); | |
4124 | if (nv_init_ring(dev)) { | |
4125 | if (!np->in_shutdown) | |
4126 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
4127 | } | |
4128 | /* reinit nic view of the rx queue */ | |
4129 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); | |
4130 | setup_hw_rings(dev, NV_SETUP_RX_RING | NV_SETUP_TX_RING); | |
78aea4fc | 4131 | writel(((np->rx_ring_size-1) << NVREG_RINGSZ_RXSHIFT) + ((np->tx_ring_size-1) << NVREG_RINGSZ_TXSHIFT), |
c5cf9101 AA |
4132 | base + NvRegRingSizes); |
4133 | pci_push(base); | |
4134 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); | |
4135 | pci_push(base); | |
daa91a9d AA |
4136 | /* clear interrupts */ |
4137 | if (!(np->msi_flags & NV_MSI_X_ENABLED)) | |
4138 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); | |
4139 | else | |
4140 | writel(NVREG_IRQSTAT_MASK, base + NvRegMSIXIrqStatus); | |
c5cf9101 AA |
4141 | |
4142 | /* restart rx engine */ | |
36b30ea9 | 4143 | nv_start_rxtx(dev); |
c5cf9101 | 4144 | spin_unlock(&np->lock); |
e308a5d8 | 4145 | netif_addr_unlock(dev); |
c5cf9101 AA |
4146 | netif_tx_unlock_bh(dev); |
4147 | } | |
4148 | } | |
4149 | ||
d33a73c8 | 4150 | writel(mask, base + NvRegIrqMask); |
1da177e4 | 4151 | pci_push(base); |
d33a73c8 | 4152 | |
84b3932b | 4153 | if (!using_multi_irqs(dev)) { |
79d30a58 | 4154 | np->nic_poll_irq = 0; |
36b30ea9 | 4155 | if (nv_optimized(np)) |
fcc5f266 AA |
4156 | nv_nic_irq_optimized(0, dev); |
4157 | else | |
4158 | nv_nic_irq(0, dev); | |
84b3932b | 4159 | if (np->msi_flags & NV_MSI_X_ENABLED) |
8688cfce | 4160 | enable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_ALL].vector); |
84b3932b | 4161 | else |
a7475906 | 4162 | enable_irq_lockdep(np->pci_dev->irq); |
d33a73c8 AA |
4163 | } else { |
4164 | if (np->nic_poll_irq & NVREG_IRQ_RX_ALL) { | |
79d30a58 | 4165 | np->nic_poll_irq &= ~NVREG_IRQ_RX_ALL; |
7d12e780 | 4166 | nv_nic_irq_rx(0, dev); |
8688cfce | 4167 | enable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_RX].vector); |
d33a73c8 AA |
4168 | } |
4169 | if (np->nic_poll_irq & NVREG_IRQ_TX_ALL) { | |
79d30a58 | 4170 | np->nic_poll_irq &= ~NVREG_IRQ_TX_ALL; |
7d12e780 | 4171 | nv_nic_irq_tx(0, dev); |
8688cfce | 4172 | enable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_TX].vector); |
d33a73c8 AA |
4173 | } |
4174 | if (np->nic_poll_irq & NVREG_IRQ_OTHER) { | |
79d30a58 | 4175 | np->nic_poll_irq &= ~NVREG_IRQ_OTHER; |
7d12e780 | 4176 | nv_nic_irq_other(0, dev); |
8688cfce | 4177 | enable_irq_lockdep(np->msi_x_entry[NV_MSI_X_VECTOR_OTHER].vector); |
d33a73c8 AA |
4178 | } |
4179 | } | |
79d30a58 | 4180 | |
1da177e4 LT |
4181 | } |
4182 | ||
2918c35d MS |
4183 | #ifdef CONFIG_NET_POLL_CONTROLLER |
4184 | static void nv_poll_controller(struct net_device *dev) | |
4185 | { | |
4186 | nv_do_nic_poll((unsigned long) dev); | |
4187 | } | |
4188 | #endif | |
4189 | ||
52da3578 | 4190 | static void nv_do_stats_poll(unsigned long data) |
f5d827ae | 4191 | __acquires(&netdev_priv(dev)->hwstats_lock) |
4192 | __releases(&netdev_priv(dev)->hwstats_lock) | |
52da3578 AA |
4193 | { |
4194 | struct net_device *dev = (struct net_device *) data; | |
4195 | struct fe_priv *np = netdev_priv(dev); | |
52da3578 | 4196 | |
f5d827ae | 4197 | /* If lock is currently taken, the stats are being refreshed |
4198 | * and hence fresh enough */ | |
4199 | if (spin_trylock(&np->hwstats_lock)) { | |
4200 | nv_update_stats(dev); | |
4201 | spin_unlock(&np->hwstats_lock); | |
4202 | } | |
52da3578 AA |
4203 | |
4204 | if (!np->in_shutdown) | |
bfebbb88 DD |
4205 | mod_timer(&np->stats_poll, |
4206 | round_jiffies(jiffies + STATS_INTERVAL)); | |
52da3578 AA |
4207 | } |
4208 | ||
1da177e4 LT |
4209 | static void nv_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info) |
4210 | { | |
ac9c1897 | 4211 | struct fe_priv *np = netdev_priv(dev); |
68aad78c RJ |
4212 | strlcpy(info->driver, DRV_NAME, sizeof(info->driver)); |
4213 | strlcpy(info->version, FORCEDETH_VERSION, sizeof(info->version)); | |
4214 | strlcpy(info->bus_info, pci_name(np->pci_dev), sizeof(info->bus_info)); | |
1da177e4 LT |
4215 | } |
4216 | ||
4217 | static void nv_get_wol(struct net_device *dev, struct ethtool_wolinfo *wolinfo) | |
4218 | { | |
ac9c1897 | 4219 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 LT |
4220 | wolinfo->supported = WAKE_MAGIC; |
4221 | ||
4222 | spin_lock_irq(&np->lock); | |
4223 | if (np->wolenabled) | |
4224 | wolinfo->wolopts = WAKE_MAGIC; | |
4225 | spin_unlock_irq(&np->lock); | |
4226 | } | |
4227 | ||
4228 | static int nv_set_wol(struct net_device *dev, struct ethtool_wolinfo *wolinfo) | |
4229 | { | |
ac9c1897 | 4230 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 4231 | u8 __iomem *base = get_hwbase(dev); |
c42d9df9 | 4232 | u32 flags = 0; |
1da177e4 | 4233 | |
1da177e4 | 4234 | if (wolinfo->wolopts == 0) { |
1da177e4 | 4235 | np->wolenabled = 0; |
c42d9df9 | 4236 | } else if (wolinfo->wolopts & WAKE_MAGIC) { |
1da177e4 | 4237 | np->wolenabled = 1; |
c42d9df9 AA |
4238 | flags = NVREG_WAKEUPFLAGS_ENABLE; |
4239 | } | |
4240 | if (netif_running(dev)) { | |
4241 | spin_lock_irq(&np->lock); | |
4242 | writel(flags, base + NvRegWakeUpFlags); | |
4243 | spin_unlock_irq(&np->lock); | |
1da177e4 | 4244 | } |
dba5a68a | 4245 | device_set_wakeup_enable(&np->pci_dev->dev, np->wolenabled); |
1da177e4 LT |
4246 | return 0; |
4247 | } | |
4248 | ||
4249 | static int nv_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd) | |
4250 | { | |
4251 | struct fe_priv *np = netdev_priv(dev); | |
70739497 | 4252 | u32 speed; |
1da177e4 LT |
4253 | int adv; |
4254 | ||
4255 | spin_lock_irq(&np->lock); | |
4256 | ecmd->port = PORT_MII; | |
4257 | if (!netif_running(dev)) { | |
4258 | /* We do not track link speed / duplex setting if the | |
4259 | * interface is disabled. Force a link check */ | |
f9430a01 AA |
4260 | if (nv_update_linkspeed(dev)) { |
4261 | if (!netif_carrier_ok(dev)) | |
4262 | netif_carrier_on(dev); | |
4263 | } else { | |
4264 | if (netif_carrier_ok(dev)) | |
4265 | netif_carrier_off(dev); | |
4266 | } | |
1da177e4 | 4267 | } |
f9430a01 AA |
4268 | |
4269 | if (netif_carrier_ok(dev)) { | |
78aea4fc | 4270 | switch (np->linkspeed & (NVREG_LINKSPEED_MASK)) { |
1da177e4 | 4271 | case NVREG_LINKSPEED_10: |
70739497 | 4272 | speed = SPEED_10; |
1da177e4 LT |
4273 | break; |
4274 | case NVREG_LINKSPEED_100: | |
70739497 | 4275 | speed = SPEED_100; |
1da177e4 LT |
4276 | break; |
4277 | case NVREG_LINKSPEED_1000: | |
70739497 DD |
4278 | speed = SPEED_1000; |
4279 | break; | |
4280 | default: | |
4281 | speed = -1; | |
1da177e4 | 4282 | break; |
f9430a01 AA |
4283 | } |
4284 | ecmd->duplex = DUPLEX_HALF; | |
4285 | if (np->duplex) | |
4286 | ecmd->duplex = DUPLEX_FULL; | |
4287 | } else { | |
537fae01 JP |
4288 | speed = SPEED_UNKNOWN; |
4289 | ecmd->duplex = DUPLEX_UNKNOWN; | |
1da177e4 | 4290 | } |
70739497 | 4291 | ethtool_cmd_speed_set(ecmd, speed); |
1da177e4 LT |
4292 | ecmd->autoneg = np->autoneg; |
4293 | ||
4294 | ecmd->advertising = ADVERTISED_MII; | |
4295 | if (np->autoneg) { | |
4296 | ecmd->advertising |= ADVERTISED_Autoneg; | |
4297 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
f9430a01 AA |
4298 | if (adv & ADVERTISE_10HALF) |
4299 | ecmd->advertising |= ADVERTISED_10baseT_Half; | |
4300 | if (adv & ADVERTISE_10FULL) | |
4301 | ecmd->advertising |= ADVERTISED_10baseT_Full; | |
4302 | if (adv & ADVERTISE_100HALF) | |
4303 | ecmd->advertising |= ADVERTISED_100baseT_Half; | |
4304 | if (adv & ADVERTISE_100FULL) | |
4305 | ecmd->advertising |= ADVERTISED_100baseT_Full; | |
4306 | if (np->gigabit == PHY_GIGABIT) { | |
4307 | adv = mii_rw(dev, np->phyaddr, MII_CTRL1000, MII_READ); | |
4308 | if (adv & ADVERTISE_1000FULL) | |
4309 | ecmd->advertising |= ADVERTISED_1000baseT_Full; | |
4310 | } | |
1da177e4 | 4311 | } |
1da177e4 LT |
4312 | ecmd->supported = (SUPPORTED_Autoneg | |
4313 | SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full | | |
4314 | SUPPORTED_100baseT_Half | SUPPORTED_100baseT_Full | | |
4315 | SUPPORTED_MII); | |
4316 | if (np->gigabit == PHY_GIGABIT) | |
4317 | ecmd->supported |= SUPPORTED_1000baseT_Full; | |
4318 | ||
4319 | ecmd->phy_address = np->phyaddr; | |
4320 | ecmd->transceiver = XCVR_EXTERNAL; | |
4321 | ||
4322 | /* ignore maxtxpkt, maxrxpkt for now */ | |
4323 | spin_unlock_irq(&np->lock); | |
4324 | return 0; | |
4325 | } | |
4326 | ||
4327 | static int nv_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd) | |
4328 | { | |
4329 | struct fe_priv *np = netdev_priv(dev); | |
25db0338 | 4330 | u32 speed = ethtool_cmd_speed(ecmd); |
1da177e4 LT |
4331 | |
4332 | if (ecmd->port != PORT_MII) | |
4333 | return -EINVAL; | |
4334 | if (ecmd->transceiver != XCVR_EXTERNAL) | |
4335 | return -EINVAL; | |
4336 | if (ecmd->phy_address != np->phyaddr) { | |
4337 | /* TODO: support switching between multiple phys. Should be | |
4338 | * trivial, but not enabled due to lack of test hardware. */ | |
4339 | return -EINVAL; | |
4340 | } | |
4341 | if (ecmd->autoneg == AUTONEG_ENABLE) { | |
4342 | u32 mask; | |
4343 | ||
4344 | mask = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full | | |
4345 | ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full; | |
4346 | if (np->gigabit == PHY_GIGABIT) | |
4347 | mask |= ADVERTISED_1000baseT_Full; | |
4348 | ||
4349 | if ((ecmd->advertising & mask) == 0) | |
4350 | return -EINVAL; | |
4351 | ||
4352 | } else if (ecmd->autoneg == AUTONEG_DISABLE) { | |
4353 | /* Note: autonegotiation disable, speed 1000 intentionally | |
25985edc | 4354 | * forbidden - no one should need that. */ |
1da177e4 | 4355 | |
25db0338 | 4356 | if (speed != SPEED_10 && speed != SPEED_100) |
1da177e4 LT |
4357 | return -EINVAL; |
4358 | if (ecmd->duplex != DUPLEX_HALF && ecmd->duplex != DUPLEX_FULL) | |
4359 | return -EINVAL; | |
4360 | } else { | |
4361 | return -EINVAL; | |
4362 | } | |
4363 | ||
f9430a01 AA |
4364 | netif_carrier_off(dev); |
4365 | if (netif_running(dev)) { | |
97bff095 TD |
4366 | unsigned long flags; |
4367 | ||
f9430a01 | 4368 | nv_disable_irq(dev); |
58dfd9c1 | 4369 | netif_tx_lock_bh(dev); |
e308a5d8 | 4370 | netif_addr_lock(dev); |
97bff095 TD |
4371 | /* with plain spinlock lockdep complains */ |
4372 | spin_lock_irqsave(&np->lock, flags); | |
f9430a01 | 4373 | /* stop engines */ |
97bff095 TD |
4374 | /* FIXME: |
4375 | * this can take some time, and interrupts are disabled | |
4376 | * due to spin_lock_irqsave, but let's hope no daemon | |
4377 | * is going to change the settings very often... | |
4378 | * Worst case: | |
4379 | * NV_RXSTOP_DELAY1MAX + NV_TXSTOP_DELAY1MAX | |
4380 | * + some minor delays, which is up to a second approximately | |
4381 | */ | |
36b30ea9 | 4382 | nv_stop_rxtx(dev); |
97bff095 | 4383 | spin_unlock_irqrestore(&np->lock, flags); |
e308a5d8 | 4384 | netif_addr_unlock(dev); |
58dfd9c1 | 4385 | netif_tx_unlock_bh(dev); |
f9430a01 AA |
4386 | } |
4387 | ||
1da177e4 LT |
4388 | if (ecmd->autoneg == AUTONEG_ENABLE) { |
4389 | int adv, bmcr; | |
4390 | ||
4391 | np->autoneg = 1; | |
4392 | ||
4393 | /* advertise only what has been requested */ | |
4394 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
eb91f61b | 4395 | adv &= ~(ADVERTISE_ALL | ADVERTISE_100BASE4 | ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM); |
1da177e4 LT |
4396 | if (ecmd->advertising & ADVERTISED_10baseT_Half) |
4397 | adv |= ADVERTISE_10HALF; | |
4398 | if (ecmd->advertising & ADVERTISED_10baseT_Full) | |
b6d0773f | 4399 | adv |= ADVERTISE_10FULL; |
1da177e4 LT |
4400 | if (ecmd->advertising & ADVERTISED_100baseT_Half) |
4401 | adv |= ADVERTISE_100HALF; | |
4402 | if (ecmd->advertising & ADVERTISED_100baseT_Full) | |
b6d0773f | 4403 | adv |= ADVERTISE_100FULL; |
25985edc | 4404 | if (np->pause_flags & NV_PAUSEFRAME_RX_REQ) /* for rx we set both advertisements but disable tx pause */ |
b6d0773f AA |
4405 | adv |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; |
4406 | if (np->pause_flags & NV_PAUSEFRAME_TX_REQ) | |
4407 | adv |= ADVERTISE_PAUSE_ASYM; | |
1da177e4 LT |
4408 | mii_rw(dev, np->phyaddr, MII_ADVERTISE, adv); |
4409 | ||
4410 | if (np->gigabit == PHY_GIGABIT) { | |
eb91f61b | 4411 | adv = mii_rw(dev, np->phyaddr, MII_CTRL1000, MII_READ); |
1da177e4 LT |
4412 | adv &= ~ADVERTISE_1000FULL; |
4413 | if (ecmd->advertising & ADVERTISED_1000baseT_Full) | |
4414 | adv |= ADVERTISE_1000FULL; | |
eb91f61b | 4415 | mii_rw(dev, np->phyaddr, MII_CTRL1000, adv); |
1da177e4 LT |
4416 | } |
4417 | ||
f9430a01 | 4418 | if (netif_running(dev)) |
1d397f36 | 4419 | netdev_info(dev, "link down\n"); |
1da177e4 | 4420 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); |
edf7e5ec AA |
4421 | if (np->phy_model == PHY_MODEL_MARVELL_E3016) { |
4422 | bmcr |= BMCR_ANENABLE; | |
4423 | /* reset the phy in order for settings to stick, | |
4424 | * and cause autoneg to start */ | |
4425 | if (phy_reset(dev, bmcr)) { | |
1d397f36 | 4426 | netdev_info(dev, "phy reset failed\n"); |
edf7e5ec AA |
4427 | return -EINVAL; |
4428 | } | |
4429 | } else { | |
4430 | bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART); | |
4431 | mii_rw(dev, np->phyaddr, MII_BMCR, bmcr); | |
4432 | } | |
1da177e4 LT |
4433 | } else { |
4434 | int adv, bmcr; | |
4435 | ||
4436 | np->autoneg = 0; | |
4437 | ||
4438 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
eb91f61b | 4439 | adv &= ~(ADVERTISE_ALL | ADVERTISE_100BASE4 | ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM); |
25db0338 | 4440 | if (speed == SPEED_10 && ecmd->duplex == DUPLEX_HALF) |
1da177e4 | 4441 | adv |= ADVERTISE_10HALF; |
25db0338 | 4442 | if (speed == SPEED_10 && ecmd->duplex == DUPLEX_FULL) |
b6d0773f | 4443 | adv |= ADVERTISE_10FULL; |
25db0338 | 4444 | if (speed == SPEED_100 && ecmd->duplex == DUPLEX_HALF) |
1da177e4 | 4445 | adv |= ADVERTISE_100HALF; |
25db0338 | 4446 | if (speed == SPEED_100 && ecmd->duplex == DUPLEX_FULL) |
b6d0773f AA |
4447 | adv |= ADVERTISE_100FULL; |
4448 | np->pause_flags &= ~(NV_PAUSEFRAME_AUTONEG|NV_PAUSEFRAME_RX_ENABLE|NV_PAUSEFRAME_TX_ENABLE); | |
25985edc | 4449 | if (np->pause_flags & NV_PAUSEFRAME_RX_REQ) {/* for rx we set both advertisements but disable tx pause */ |
b6d0773f AA |
4450 | adv |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; |
4451 | np->pause_flags |= NV_PAUSEFRAME_RX_ENABLE; | |
4452 | } | |
4453 | if (np->pause_flags & NV_PAUSEFRAME_TX_REQ) { | |
4454 | adv |= ADVERTISE_PAUSE_ASYM; | |
4455 | np->pause_flags |= NV_PAUSEFRAME_TX_ENABLE; | |
4456 | } | |
1da177e4 LT |
4457 | mii_rw(dev, np->phyaddr, MII_ADVERTISE, adv); |
4458 | np->fixed_mode = adv; | |
4459 | ||
4460 | if (np->gigabit == PHY_GIGABIT) { | |
eb91f61b | 4461 | adv = mii_rw(dev, np->phyaddr, MII_CTRL1000, MII_READ); |
1da177e4 | 4462 | adv &= ~ADVERTISE_1000FULL; |
eb91f61b | 4463 | mii_rw(dev, np->phyaddr, MII_CTRL1000, adv); |
1da177e4 LT |
4464 | } |
4465 | ||
4466 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
f9430a01 AA |
4467 | bmcr &= ~(BMCR_ANENABLE|BMCR_SPEED100|BMCR_SPEED1000|BMCR_FULLDPLX); |
4468 | if (np->fixed_mode & (ADVERTISE_10FULL|ADVERTISE_100FULL)) | |
1da177e4 | 4469 | bmcr |= BMCR_FULLDPLX; |
f9430a01 | 4470 | if (np->fixed_mode & (ADVERTISE_100HALF|ADVERTISE_100FULL)) |
1da177e4 | 4471 | bmcr |= BMCR_SPEED100; |
f9430a01 | 4472 | if (np->phy_oui == PHY_OUI_MARVELL) { |
edf7e5ec AA |
4473 | /* reset the phy in order for forced mode settings to stick */ |
4474 | if (phy_reset(dev, bmcr)) { | |
1d397f36 | 4475 | netdev_info(dev, "phy reset failed\n"); |
f9430a01 AA |
4476 | return -EINVAL; |
4477 | } | |
edf7e5ec AA |
4478 | } else { |
4479 | mii_rw(dev, np->phyaddr, MII_BMCR, bmcr); | |
4480 | if (netif_running(dev)) { | |
4481 | /* Wait a bit and then reconfigure the nic. */ | |
4482 | udelay(10); | |
4483 | nv_linkchange(dev); | |
4484 | } | |
1da177e4 LT |
4485 | } |
4486 | } | |
f9430a01 AA |
4487 | |
4488 | if (netif_running(dev)) { | |
36b30ea9 | 4489 | nv_start_rxtx(dev); |
f9430a01 AA |
4490 | nv_enable_irq(dev); |
4491 | } | |
1da177e4 LT |
4492 | |
4493 | return 0; | |
4494 | } | |
4495 | ||
dc8216c1 | 4496 | #define FORCEDETH_REGS_VER 1 |
dc8216c1 MS |
4497 | |
4498 | static int nv_get_regs_len(struct net_device *dev) | |
4499 | { | |
86a0f043 AA |
4500 | struct fe_priv *np = netdev_priv(dev); |
4501 | return np->register_size; | |
dc8216c1 MS |
4502 | } |
4503 | ||
4504 | static void nv_get_regs(struct net_device *dev, struct ethtool_regs *regs, void *buf) | |
4505 | { | |
ac9c1897 | 4506 | struct fe_priv *np = netdev_priv(dev); |
dc8216c1 MS |
4507 | u8 __iomem *base = get_hwbase(dev); |
4508 | u32 *rbuf = buf; | |
4509 | int i; | |
4510 | ||
4511 | regs->version = FORCEDETH_REGS_VER; | |
4512 | spin_lock_irq(&np->lock); | |
ba9aa134 | 4513 | for (i = 0; i < np->register_size/sizeof(u32); i++) |
dc8216c1 MS |
4514 | rbuf[i] = readl(base + i*sizeof(u32)); |
4515 | spin_unlock_irq(&np->lock); | |
4516 | } | |
4517 | ||
4518 | static int nv_nway_reset(struct net_device *dev) | |
4519 | { | |
ac9c1897 | 4520 | struct fe_priv *np = netdev_priv(dev); |
dc8216c1 MS |
4521 | int ret; |
4522 | ||
dc8216c1 MS |
4523 | if (np->autoneg) { |
4524 | int bmcr; | |
4525 | ||
f9430a01 AA |
4526 | netif_carrier_off(dev); |
4527 | if (netif_running(dev)) { | |
4528 | nv_disable_irq(dev); | |
58dfd9c1 | 4529 | netif_tx_lock_bh(dev); |
e308a5d8 | 4530 | netif_addr_lock(dev); |
f9430a01 AA |
4531 | spin_lock(&np->lock); |
4532 | /* stop engines */ | |
36b30ea9 | 4533 | nv_stop_rxtx(dev); |
f9430a01 | 4534 | spin_unlock(&np->lock); |
e308a5d8 | 4535 | netif_addr_unlock(dev); |
58dfd9c1 | 4536 | netif_tx_unlock_bh(dev); |
1d397f36 | 4537 | netdev_info(dev, "link down\n"); |
f9430a01 AA |
4538 | } |
4539 | ||
dc8216c1 | 4540 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); |
edf7e5ec AA |
4541 | if (np->phy_model == PHY_MODEL_MARVELL_E3016) { |
4542 | bmcr |= BMCR_ANENABLE; | |
4543 | /* reset the phy in order for settings to stick*/ | |
4544 | if (phy_reset(dev, bmcr)) { | |
1d397f36 | 4545 | netdev_info(dev, "phy reset failed\n"); |
edf7e5ec AA |
4546 | return -EINVAL; |
4547 | } | |
4548 | } else { | |
4549 | bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART); | |
4550 | mii_rw(dev, np->phyaddr, MII_BMCR, bmcr); | |
4551 | } | |
dc8216c1 | 4552 | |
f9430a01 | 4553 | if (netif_running(dev)) { |
36b30ea9 | 4554 | nv_start_rxtx(dev); |
f9430a01 AA |
4555 | nv_enable_irq(dev); |
4556 | } | |
dc8216c1 MS |
4557 | ret = 0; |
4558 | } else { | |
4559 | ret = -EINVAL; | |
4560 | } | |
dc8216c1 MS |
4561 | |
4562 | return ret; | |
4563 | } | |
4564 | ||
eafa59f6 AA |
4565 | static void nv_get_ringparam(struct net_device *dev, struct ethtool_ringparam* ring) |
4566 | { | |
4567 | struct fe_priv *np = netdev_priv(dev); | |
4568 | ||
4569 | ring->rx_max_pending = (np->desc_ver == DESC_VER_1) ? RING_MAX_DESC_VER_1 : RING_MAX_DESC_VER_2_3; | |
eafa59f6 AA |
4570 | ring->tx_max_pending = (np->desc_ver == DESC_VER_1) ? RING_MAX_DESC_VER_1 : RING_MAX_DESC_VER_2_3; |
4571 | ||
4572 | ring->rx_pending = np->rx_ring_size; | |
eafa59f6 AA |
4573 | ring->tx_pending = np->tx_ring_size; |
4574 | } | |
4575 | ||
4576 | static int nv_set_ringparam(struct net_device *dev, struct ethtool_ringparam* ring) | |
4577 | { | |
4578 | struct fe_priv *np = netdev_priv(dev); | |
4579 | u8 __iomem *base = get_hwbase(dev); | |
761fcd9e | 4580 | u8 *rxtx_ring, *rx_skbuff, *tx_skbuff; |
eafa59f6 AA |
4581 | dma_addr_t ring_addr; |
4582 | ||
4583 | if (ring->rx_pending < RX_RING_MIN || | |
4584 | ring->tx_pending < TX_RING_MIN || | |
4585 | ring->rx_mini_pending != 0 || | |
4586 | ring->rx_jumbo_pending != 0 || | |
4587 | (np->desc_ver == DESC_VER_1 && | |
4588 | (ring->rx_pending > RING_MAX_DESC_VER_1 || | |
4589 | ring->tx_pending > RING_MAX_DESC_VER_1)) || | |
4590 | (np->desc_ver != DESC_VER_1 && | |
4591 | (ring->rx_pending > RING_MAX_DESC_VER_2_3 || | |
4592 | ring->tx_pending > RING_MAX_DESC_VER_2_3))) { | |
4593 | return -EINVAL; | |
4594 | } | |
4595 | ||
4596 | /* allocate new rings */ | |
36b30ea9 | 4597 | if (!nv_optimized(np)) { |
eafa59f6 AA |
4598 | rxtx_ring = pci_alloc_consistent(np->pci_dev, |
4599 | sizeof(struct ring_desc) * (ring->rx_pending + ring->tx_pending), | |
4600 | &ring_addr); | |
4601 | } else { | |
4602 | rxtx_ring = pci_alloc_consistent(np->pci_dev, | |
4603 | sizeof(struct ring_desc_ex) * (ring->rx_pending + ring->tx_pending), | |
4604 | &ring_addr); | |
4605 | } | |
761fcd9e AA |
4606 | rx_skbuff = kmalloc(sizeof(struct nv_skb_map) * ring->rx_pending, GFP_KERNEL); |
4607 | tx_skbuff = kmalloc(sizeof(struct nv_skb_map) * ring->tx_pending, GFP_KERNEL); | |
4608 | if (!rxtx_ring || !rx_skbuff || !tx_skbuff) { | |
eafa59f6 | 4609 | /* fall back to old rings */ |
36b30ea9 | 4610 | if (!nv_optimized(np)) { |
f82a9352 | 4611 | if (rxtx_ring) |
eafa59f6 AA |
4612 | pci_free_consistent(np->pci_dev, sizeof(struct ring_desc) * (ring->rx_pending + ring->tx_pending), |
4613 | rxtx_ring, ring_addr); | |
4614 | } else { | |
4615 | if (rxtx_ring) | |
4616 | pci_free_consistent(np->pci_dev, sizeof(struct ring_desc_ex) * (ring->rx_pending + ring->tx_pending), | |
4617 | rxtx_ring, ring_addr); | |
4618 | } | |
9b03b06b SJ |
4619 | |
4620 | kfree(rx_skbuff); | |
4621 | kfree(tx_skbuff); | |
eafa59f6 AA |
4622 | goto exit; |
4623 | } | |
4624 | ||
4625 | if (netif_running(dev)) { | |
4626 | nv_disable_irq(dev); | |
08d93575 | 4627 | nv_napi_disable(dev); |
58dfd9c1 | 4628 | netif_tx_lock_bh(dev); |
e308a5d8 | 4629 | netif_addr_lock(dev); |
eafa59f6 AA |
4630 | spin_lock(&np->lock); |
4631 | /* stop engines */ | |
36b30ea9 | 4632 | nv_stop_rxtx(dev); |
eafa59f6 AA |
4633 | nv_txrx_reset(dev); |
4634 | /* drain queues */ | |
36b30ea9 | 4635 | nv_drain_rxtx(dev); |
eafa59f6 AA |
4636 | /* delete queues */ |
4637 | free_rings(dev); | |
4638 | } | |
4639 | ||
4640 | /* set new values */ | |
4641 | np->rx_ring_size = ring->rx_pending; | |
4642 | np->tx_ring_size = ring->tx_pending; | |
36b30ea9 JG |
4643 | |
4644 | if (!nv_optimized(np)) { | |
78aea4fc | 4645 | np->rx_ring.orig = (struct ring_desc *)rxtx_ring; |
eafa59f6 AA |
4646 | np->tx_ring.orig = &np->rx_ring.orig[np->rx_ring_size]; |
4647 | } else { | |
78aea4fc | 4648 | np->rx_ring.ex = (struct ring_desc_ex *)rxtx_ring; |
eafa59f6 AA |
4649 | np->tx_ring.ex = &np->rx_ring.ex[np->rx_ring_size]; |
4650 | } | |
78aea4fc SJ |
4651 | np->rx_skb = (struct nv_skb_map *)rx_skbuff; |
4652 | np->tx_skb = (struct nv_skb_map *)tx_skbuff; | |
eafa59f6 AA |
4653 | np->ring_addr = ring_addr; |
4654 | ||
761fcd9e AA |
4655 | memset(np->rx_skb, 0, sizeof(struct nv_skb_map) * np->rx_ring_size); |
4656 | memset(np->tx_skb, 0, sizeof(struct nv_skb_map) * np->tx_ring_size); | |
eafa59f6 AA |
4657 | |
4658 | if (netif_running(dev)) { | |
4659 | /* reinit driver view of the queues */ | |
4660 | set_bufsize(dev); | |
4661 | if (nv_init_ring(dev)) { | |
4662 | if (!np->in_shutdown) | |
4663 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
4664 | } | |
4665 | ||
4666 | /* reinit nic view of the queues */ | |
4667 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); | |
4668 | setup_hw_rings(dev, NV_SETUP_RX_RING | NV_SETUP_TX_RING); | |
78aea4fc | 4669 | writel(((np->rx_ring_size-1) << NVREG_RINGSZ_RXSHIFT) + ((np->tx_ring_size-1) << NVREG_RINGSZ_TXSHIFT), |
eafa59f6 AA |
4670 | base + NvRegRingSizes); |
4671 | pci_push(base); | |
4672 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); | |
4673 | pci_push(base); | |
4674 | ||
4675 | /* restart engines */ | |
36b30ea9 | 4676 | nv_start_rxtx(dev); |
eafa59f6 | 4677 | spin_unlock(&np->lock); |
e308a5d8 | 4678 | netif_addr_unlock(dev); |
58dfd9c1 | 4679 | netif_tx_unlock_bh(dev); |
08d93575 | 4680 | nv_napi_enable(dev); |
eafa59f6 AA |
4681 | nv_enable_irq(dev); |
4682 | } | |
4683 | return 0; | |
4684 | exit: | |
4685 | return -ENOMEM; | |
4686 | } | |
4687 | ||
b6d0773f AA |
4688 | static void nv_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam* pause) |
4689 | { | |
4690 | struct fe_priv *np = netdev_priv(dev); | |
4691 | ||
4692 | pause->autoneg = (np->pause_flags & NV_PAUSEFRAME_AUTONEG) != 0; | |
4693 | pause->rx_pause = (np->pause_flags & NV_PAUSEFRAME_RX_ENABLE) != 0; | |
4694 | pause->tx_pause = (np->pause_flags & NV_PAUSEFRAME_TX_ENABLE) != 0; | |
4695 | } | |
4696 | ||
4697 | static int nv_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam* pause) | |
4698 | { | |
4699 | struct fe_priv *np = netdev_priv(dev); | |
4700 | int adv, bmcr; | |
4701 | ||
4702 | if ((!np->autoneg && np->duplex == 0) || | |
4703 | (np->autoneg && !pause->autoneg && np->duplex == 0)) { | |
1d397f36 | 4704 | netdev_info(dev, "can not set pause settings when forced link is in half duplex\n"); |
b6d0773f AA |
4705 | return -EINVAL; |
4706 | } | |
4707 | if (pause->tx_pause && !(np->pause_flags & NV_PAUSEFRAME_TX_CAPABLE)) { | |
1d397f36 | 4708 | netdev_info(dev, "hardware does not support tx pause frames\n"); |
b6d0773f AA |
4709 | return -EINVAL; |
4710 | } | |
4711 | ||
4712 | netif_carrier_off(dev); | |
4713 | if (netif_running(dev)) { | |
4714 | nv_disable_irq(dev); | |
58dfd9c1 | 4715 | netif_tx_lock_bh(dev); |
e308a5d8 | 4716 | netif_addr_lock(dev); |
b6d0773f AA |
4717 | spin_lock(&np->lock); |
4718 | /* stop engines */ | |
36b30ea9 | 4719 | nv_stop_rxtx(dev); |
b6d0773f | 4720 | spin_unlock(&np->lock); |
e308a5d8 | 4721 | netif_addr_unlock(dev); |
58dfd9c1 | 4722 | netif_tx_unlock_bh(dev); |
b6d0773f AA |
4723 | } |
4724 | ||
4725 | np->pause_flags &= ~(NV_PAUSEFRAME_RX_REQ|NV_PAUSEFRAME_TX_REQ); | |
4726 | if (pause->rx_pause) | |
4727 | np->pause_flags |= NV_PAUSEFRAME_RX_REQ; | |
4728 | if (pause->tx_pause) | |
4729 | np->pause_flags |= NV_PAUSEFRAME_TX_REQ; | |
4730 | ||
4731 | if (np->autoneg && pause->autoneg) { | |
4732 | np->pause_flags |= NV_PAUSEFRAME_AUTONEG; | |
4733 | ||
4734 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
4735 | adv &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM); | |
25985edc | 4736 | if (np->pause_flags & NV_PAUSEFRAME_RX_REQ) /* for rx we set both advertisements but disable tx pause */ |
b6d0773f AA |
4737 | adv |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; |
4738 | if (np->pause_flags & NV_PAUSEFRAME_TX_REQ) | |
4739 | adv |= ADVERTISE_PAUSE_ASYM; | |
4740 | mii_rw(dev, np->phyaddr, MII_ADVERTISE, adv); | |
4741 | ||
4742 | if (netif_running(dev)) | |
1d397f36 | 4743 | netdev_info(dev, "link down\n"); |
b6d0773f AA |
4744 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); |
4745 | bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART); | |
4746 | mii_rw(dev, np->phyaddr, MII_BMCR, bmcr); | |
4747 | } else { | |
4748 | np->pause_flags &= ~(NV_PAUSEFRAME_AUTONEG|NV_PAUSEFRAME_RX_ENABLE|NV_PAUSEFRAME_TX_ENABLE); | |
4749 | if (pause->rx_pause) | |
4750 | np->pause_flags |= NV_PAUSEFRAME_RX_ENABLE; | |
4751 | if (pause->tx_pause) | |
4752 | np->pause_flags |= NV_PAUSEFRAME_TX_ENABLE; | |
4753 | ||
4754 | if (!netif_running(dev)) | |
4755 | nv_update_linkspeed(dev); | |
4756 | else | |
4757 | nv_update_pause(dev, np->pause_flags); | |
4758 | } | |
4759 | ||
4760 | if (netif_running(dev)) { | |
36b30ea9 | 4761 | nv_start_rxtx(dev); |
b6d0773f AA |
4762 | nv_enable_irq(dev); |
4763 | } | |
4764 | return 0; | |
4765 | } | |
4766 | ||
c8f44aff | 4767 | static int nv_set_loopback(struct net_device *dev, netdev_features_t features) |
e19df76a SH |
4768 | { |
4769 | struct fe_priv *np = netdev_priv(dev); | |
4770 | unsigned long flags; | |
4771 | u32 miicontrol; | |
4772 | int err, retval = 0; | |
4773 | ||
4774 | spin_lock_irqsave(&np->lock, flags); | |
4775 | miicontrol = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
4776 | if (features & NETIF_F_LOOPBACK) { | |
4777 | if (miicontrol & BMCR_LOOPBACK) { | |
4778 | spin_unlock_irqrestore(&np->lock, flags); | |
4779 | netdev_info(dev, "Loopback already enabled\n"); | |
4780 | return 0; | |
4781 | } | |
4782 | nv_disable_irq(dev); | |
4783 | /* Turn on loopback mode */ | |
4784 | miicontrol |= BMCR_LOOPBACK | BMCR_FULLDPLX | BMCR_SPEED1000; | |
4785 | err = mii_rw(dev, np->phyaddr, MII_BMCR, miicontrol); | |
4786 | if (err) { | |
4787 | retval = PHY_ERROR; | |
4788 | spin_unlock_irqrestore(&np->lock, flags); | |
4789 | phy_init(dev); | |
4790 | } else { | |
4791 | if (netif_running(dev)) { | |
4792 | /* Force 1000 Mbps full-duplex */ | |
4793 | nv_force_linkspeed(dev, NVREG_LINKSPEED_1000, | |
4794 | 1); | |
4795 | /* Force link up */ | |
4796 | netif_carrier_on(dev); | |
4797 | } | |
4798 | spin_unlock_irqrestore(&np->lock, flags); | |
4799 | netdev_info(dev, | |
4800 | "Internal PHY loopback mode enabled.\n"); | |
4801 | } | |
4802 | } else { | |
4803 | if (!(miicontrol & BMCR_LOOPBACK)) { | |
4804 | spin_unlock_irqrestore(&np->lock, flags); | |
4805 | netdev_info(dev, "Loopback already disabled\n"); | |
4806 | return 0; | |
4807 | } | |
4808 | nv_disable_irq(dev); | |
4809 | /* Turn off loopback */ | |
4810 | spin_unlock_irqrestore(&np->lock, flags); | |
4811 | netdev_info(dev, "Internal PHY loopback mode disabled.\n"); | |
4812 | phy_init(dev); | |
4813 | } | |
4814 | msleep(500); | |
4815 | spin_lock_irqsave(&np->lock, flags); | |
4816 | nv_enable_irq(dev); | |
4817 | spin_unlock_irqrestore(&np->lock, flags); | |
4818 | ||
4819 | return retval; | |
4820 | } | |
4821 | ||
c8f44aff MM |
4822 | static netdev_features_t nv_fix_features(struct net_device *dev, |
4823 | netdev_features_t features) | |
5ed2616f | 4824 | { |
569e1463 | 4825 | /* vlan is dependent on rx checksum offload */ |
f646968f | 4826 | if (features & (NETIF_F_HW_VLAN_CTAG_TX|NETIF_F_HW_VLAN_CTAG_RX)) |
569e1463 MM |
4827 | features |= NETIF_F_RXCSUM; |
4828 | ||
4829 | return features; | |
5ed2616f AA |
4830 | } |
4831 | ||
c8f44aff | 4832 | static void nv_vlan_mode(struct net_device *dev, netdev_features_t features) |
3326c784 JP |
4833 | { |
4834 | struct fe_priv *np = get_nvpriv(dev); | |
4835 | ||
4836 | spin_lock_irq(&np->lock); | |
4837 | ||
f646968f | 4838 | if (features & NETIF_F_HW_VLAN_CTAG_RX) |
3326c784 JP |
4839 | np->txrxctl_bits |= NVREG_TXRXCTL_VLANSTRIP; |
4840 | else | |
4841 | np->txrxctl_bits &= ~NVREG_TXRXCTL_VLANSTRIP; | |
4842 | ||
f646968f | 4843 | if (features & NETIF_F_HW_VLAN_CTAG_TX) |
3326c784 JP |
4844 | np->txrxctl_bits |= NVREG_TXRXCTL_VLANINS; |
4845 | else | |
4846 | np->txrxctl_bits &= ~NVREG_TXRXCTL_VLANINS; | |
4847 | ||
4848 | writel(np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); | |
4849 | ||
4850 | spin_unlock_irq(&np->lock); | |
4851 | } | |
4852 | ||
c8f44aff | 4853 | static int nv_set_features(struct net_device *dev, netdev_features_t features) |
5ed2616f AA |
4854 | { |
4855 | struct fe_priv *np = netdev_priv(dev); | |
4856 | u8 __iomem *base = get_hwbase(dev); | |
c8f44aff | 4857 | netdev_features_t changed = dev->features ^ features; |
e19df76a SH |
4858 | int retval; |
4859 | ||
4860 | if ((changed & NETIF_F_LOOPBACK) && netif_running(dev)) { | |
4861 | retval = nv_set_loopback(dev, features); | |
4862 | if (retval != 0) | |
4863 | return retval; | |
4864 | } | |
5ed2616f | 4865 | |
569e1463 MM |
4866 | if (changed & NETIF_F_RXCSUM) { |
4867 | spin_lock_irq(&np->lock); | |
5ed2616f | 4868 | |
569e1463 MM |
4869 | if (features & NETIF_F_RXCSUM) |
4870 | np->txrxctl_bits |= NVREG_TXRXCTL_RXCHECK; | |
4871 | else | |
4872 | np->txrxctl_bits &= ~NVREG_TXRXCTL_RXCHECK; | |
5ed2616f | 4873 | |
569e1463 MM |
4874 | if (netif_running(dev)) |
4875 | writel(np->txrxctl_bits, base + NvRegTxRxControl); | |
5ed2616f | 4876 | |
569e1463 MM |
4877 | spin_unlock_irq(&np->lock); |
4878 | } | |
5ed2616f | 4879 | |
f646968f | 4880 | if (changed & (NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX)) |
3326c784 JP |
4881 | nv_vlan_mode(dev, features); |
4882 | ||
569e1463 | 4883 | return 0; |
5ed2616f AA |
4884 | } |
4885 | ||
b9f2c044 | 4886 | static int nv_get_sset_count(struct net_device *dev, int sset) |
52da3578 AA |
4887 | { |
4888 | struct fe_priv *np = netdev_priv(dev); | |
4889 | ||
b9f2c044 JG |
4890 | switch (sset) { |
4891 | case ETH_SS_TEST: | |
4892 | if (np->driver_data & DEV_HAS_TEST_EXTENDED) | |
4893 | return NV_TEST_COUNT_EXTENDED; | |
4894 | else | |
4895 | return NV_TEST_COUNT_BASE; | |
4896 | case ETH_SS_STATS: | |
8ed1454a AA |
4897 | if (np->driver_data & DEV_HAS_STATISTICS_V3) |
4898 | return NV_DEV_STATISTICS_V3_COUNT; | |
b9f2c044 JG |
4899 | else if (np->driver_data & DEV_HAS_STATISTICS_V2) |
4900 | return NV_DEV_STATISTICS_V2_COUNT; | |
8ed1454a AA |
4901 | else if (np->driver_data & DEV_HAS_STATISTICS_V1) |
4902 | return NV_DEV_STATISTICS_V1_COUNT; | |
b9f2c044 JG |
4903 | else |
4904 | return 0; | |
4905 | default: | |
4906 | return -EOPNOTSUPP; | |
4907 | } | |
52da3578 AA |
4908 | } |
4909 | ||
f5d827ae | 4910 | static void nv_get_ethtool_stats(struct net_device *dev, |
4911 | struct ethtool_stats *estats, u64 *buffer) | |
4912 | __acquires(&netdev_priv(dev)->hwstats_lock) | |
4913 | __releases(&netdev_priv(dev)->hwstats_lock) | |
52da3578 AA |
4914 | { |
4915 | struct fe_priv *np = netdev_priv(dev); | |
4916 | ||
f5d827ae | 4917 | spin_lock_bh(&np->hwstats_lock); |
4918 | nv_update_stats(dev); | |
4919 | memcpy(buffer, &np->estats, | |
4920 | nv_get_sset_count(dev, ETH_SS_STATS)*sizeof(u64)); | |
4921 | spin_unlock_bh(&np->hwstats_lock); | |
9589c77a AA |
4922 | } |
4923 | ||
4924 | static int nv_link_test(struct net_device *dev) | |
4925 | { | |
4926 | struct fe_priv *np = netdev_priv(dev); | |
4927 | int mii_status; | |
4928 | ||
4929 | mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
4930 | mii_status = mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
4931 | ||
4932 | /* check phy link status */ | |
4933 | if (!(mii_status & BMSR_LSTATUS)) | |
4934 | return 0; | |
4935 | else | |
4936 | return 1; | |
4937 | } | |
4938 | ||
4939 | static int nv_register_test(struct net_device *dev) | |
4940 | { | |
4941 | u8 __iomem *base = get_hwbase(dev); | |
4942 | int i = 0; | |
4943 | u32 orig_read, new_read; | |
4944 | ||
4945 | do { | |
4946 | orig_read = readl(base + nv_registers_test[i].reg); | |
4947 | ||
4948 | /* xor with mask to toggle bits */ | |
4949 | orig_read ^= nv_registers_test[i].mask; | |
4950 | ||
4951 | writel(orig_read, base + nv_registers_test[i].reg); | |
4952 | ||
4953 | new_read = readl(base + nv_registers_test[i].reg); | |
4954 | ||
4955 | if ((new_read & nv_registers_test[i].mask) != (orig_read & nv_registers_test[i].mask)) | |
4956 | return 0; | |
4957 | ||
4958 | /* restore original value */ | |
4959 | orig_read ^= nv_registers_test[i].mask; | |
4960 | writel(orig_read, base + nv_registers_test[i].reg); | |
4961 | ||
4962 | } while (nv_registers_test[++i].reg != 0); | |
4963 | ||
4964 | return 1; | |
4965 | } | |
4966 | ||
4967 | static int nv_interrupt_test(struct net_device *dev) | |
4968 | { | |
4969 | struct fe_priv *np = netdev_priv(dev); | |
4970 | u8 __iomem *base = get_hwbase(dev); | |
4971 | int ret = 1; | |
4972 | int testcnt; | |
4973 | u32 save_msi_flags, save_poll_interval = 0; | |
4974 | ||
4975 | if (netif_running(dev)) { | |
4976 | /* free current irq */ | |
4977 | nv_free_irq(dev); | |
4978 | save_poll_interval = readl(base+NvRegPollingInterval); | |
4979 | } | |
4980 | ||
4981 | /* flag to test interrupt handler */ | |
4982 | np->intr_test = 0; | |
4983 | ||
4984 | /* setup test irq */ | |
4985 | save_msi_flags = np->msi_flags; | |
4986 | np->msi_flags &= ~NV_MSI_X_VECTORS_MASK; | |
4987 | np->msi_flags |= 0x001; /* setup 1 vector */ | |
4988 | if (nv_request_irq(dev, 1)) | |
4989 | return 0; | |
4990 | ||
4991 | /* setup timer interrupt */ | |
4992 | writel(NVREG_POLL_DEFAULT_CPU, base + NvRegPollingInterval); | |
4993 | writel(NVREG_UNKSETUP6_VAL, base + NvRegUnknownSetupReg6); | |
4994 | ||
4995 | nv_enable_hw_interrupts(dev, NVREG_IRQ_TIMER); | |
4996 | ||
4997 | /* wait for at least one interrupt */ | |
4998 | msleep(100); | |
4999 | ||
5000 | spin_lock_irq(&np->lock); | |
5001 | ||
5002 | /* flag should be set within ISR */ | |
5003 | testcnt = np->intr_test; | |
5004 | if (!testcnt) | |
5005 | ret = 2; | |
5006 | ||
5007 | nv_disable_hw_interrupts(dev, NVREG_IRQ_TIMER); | |
5008 | if (!(np->msi_flags & NV_MSI_X_ENABLED)) | |
5009 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); | |
5010 | else | |
5011 | writel(NVREG_IRQSTAT_MASK, base + NvRegMSIXIrqStatus); | |
5012 | ||
5013 | spin_unlock_irq(&np->lock); | |
5014 | ||
5015 | nv_free_irq(dev); | |
5016 | ||
5017 | np->msi_flags = save_msi_flags; | |
5018 | ||
5019 | if (netif_running(dev)) { | |
5020 | writel(save_poll_interval, base + NvRegPollingInterval); | |
5021 | writel(NVREG_UNKSETUP6_VAL, base + NvRegUnknownSetupReg6); | |
5022 | /* restore original irq */ | |
5023 | if (nv_request_irq(dev, 0)) | |
5024 | return 0; | |
5025 | } | |
5026 | ||
5027 | return ret; | |
5028 | } | |
5029 | ||
5030 | static int nv_loopback_test(struct net_device *dev) | |
5031 | { | |
5032 | struct fe_priv *np = netdev_priv(dev); | |
5033 | u8 __iomem *base = get_hwbase(dev); | |
5034 | struct sk_buff *tx_skb, *rx_skb; | |
5035 | dma_addr_t test_dma_addr; | |
5036 | u32 tx_flags_extra = (np->desc_ver == DESC_VER_1 ? NV_TX_LASTPACKET : NV_TX2_LASTPACKET); | |
f82a9352 | 5037 | u32 flags; |
9589c77a AA |
5038 | int len, i, pkt_len; |
5039 | u8 *pkt_data; | |
5040 | u32 filter_flags = 0; | |
5041 | u32 misc1_flags = 0; | |
5042 | int ret = 1; | |
5043 | ||
5044 | if (netif_running(dev)) { | |
5045 | nv_disable_irq(dev); | |
5046 | filter_flags = readl(base + NvRegPacketFilterFlags); | |
5047 | misc1_flags = readl(base + NvRegMisc1); | |
5048 | } else { | |
5049 | nv_txrx_reset(dev); | |
5050 | } | |
5051 | ||
5052 | /* reinit driver view of the rx queue */ | |
5053 | set_bufsize(dev); | |
5054 | nv_init_ring(dev); | |
5055 | ||
5056 | /* setup hardware for loopback */ | |
5057 | writel(NVREG_MISC1_FORCE, base + NvRegMisc1); | |
5058 | writel(NVREG_PFF_ALWAYS | NVREG_PFF_LOOPBACK, base + NvRegPacketFilterFlags); | |
5059 | ||
5060 | /* reinit nic view of the rx queue */ | |
5061 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); | |
5062 | setup_hw_rings(dev, NV_SETUP_RX_RING | NV_SETUP_TX_RING); | |
78aea4fc | 5063 | writel(((np->rx_ring_size-1) << NVREG_RINGSZ_RXSHIFT) + ((np->tx_ring_size-1) << NVREG_RINGSZ_TXSHIFT), |
9589c77a AA |
5064 | base + NvRegRingSizes); |
5065 | pci_push(base); | |
5066 | ||
5067 | /* restart rx engine */ | |
36b30ea9 | 5068 | nv_start_rxtx(dev); |
9589c77a AA |
5069 | |
5070 | /* setup packet for tx */ | |
5071 | pkt_len = ETH_DATA_LEN; | |
dae2e9f4 | 5072 | tx_skb = netdev_alloc_skb(dev, pkt_len); |
46798c89 | 5073 | if (!tx_skb) { |
46798c89 JJ |
5074 | ret = 0; |
5075 | goto out; | |
5076 | } | |
8b5be268 ACM |
5077 | test_dma_addr = pci_map_single(np->pci_dev, tx_skb->data, |
5078 | skb_tailroom(tx_skb), | |
5079 | PCI_DMA_FROMDEVICE); | |
612a7c4e LF |
5080 | if (pci_dma_mapping_error(np->pci_dev, |
5081 | test_dma_addr)) { | |
5082 | dev_kfree_skb_any(tx_skb); | |
5083 | goto out; | |
5084 | } | |
9589c77a AA |
5085 | pkt_data = skb_put(tx_skb, pkt_len); |
5086 | for (i = 0; i < pkt_len; i++) | |
5087 | pkt_data[i] = (u8)(i & 0xff); | |
9589c77a | 5088 | |
36b30ea9 | 5089 | if (!nv_optimized(np)) { |
f82a9352 SH |
5090 | np->tx_ring.orig[0].buf = cpu_to_le32(test_dma_addr); |
5091 | np->tx_ring.orig[0].flaglen = cpu_to_le32((pkt_len-1) | np->tx_flags | tx_flags_extra); | |
9589c77a | 5092 | } else { |
5bb7ea26 AV |
5093 | np->tx_ring.ex[0].bufhigh = cpu_to_le32(dma_high(test_dma_addr)); |
5094 | np->tx_ring.ex[0].buflow = cpu_to_le32(dma_low(test_dma_addr)); | |
f82a9352 | 5095 | np->tx_ring.ex[0].flaglen = cpu_to_le32((pkt_len-1) | np->tx_flags | tx_flags_extra); |
9589c77a AA |
5096 | } |
5097 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); | |
5098 | pci_push(get_hwbase(dev)); | |
5099 | ||
5100 | msleep(500); | |
5101 | ||
5102 | /* check for rx of the packet */ | |
36b30ea9 | 5103 | if (!nv_optimized(np)) { |
f82a9352 | 5104 | flags = le32_to_cpu(np->rx_ring.orig[0].flaglen); |
9589c77a AA |
5105 | len = nv_descr_getlength(&np->rx_ring.orig[0], np->desc_ver); |
5106 | ||
5107 | } else { | |
f82a9352 | 5108 | flags = le32_to_cpu(np->rx_ring.ex[0].flaglen); |
9589c77a AA |
5109 | len = nv_descr_getlength_ex(&np->rx_ring.ex[0], np->desc_ver); |
5110 | } | |
5111 | ||
f82a9352 | 5112 | if (flags & NV_RX_AVAIL) { |
9589c77a AA |
5113 | ret = 0; |
5114 | } else if (np->desc_ver == DESC_VER_1) { | |
f82a9352 | 5115 | if (flags & NV_RX_ERROR) |
9589c77a AA |
5116 | ret = 0; |
5117 | } else { | |
78aea4fc | 5118 | if (flags & NV_RX2_ERROR) |
9589c77a | 5119 | ret = 0; |
9589c77a AA |
5120 | } |
5121 | ||
5122 | if (ret) { | |
5123 | if (len != pkt_len) { | |
5124 | ret = 0; | |
9589c77a | 5125 | } else { |
761fcd9e | 5126 | rx_skb = np->rx_skb[0].skb; |
9589c77a AA |
5127 | for (i = 0; i < pkt_len; i++) { |
5128 | if (rx_skb->data[i] != (u8)(i & 0xff)) { | |
5129 | ret = 0; | |
9589c77a AA |
5130 | break; |
5131 | } | |
5132 | } | |
5133 | } | |
9589c77a AA |
5134 | } |
5135 | ||
73a37079 | 5136 | pci_unmap_single(np->pci_dev, test_dma_addr, |
4305b541 | 5137 | (skb_end_pointer(tx_skb) - tx_skb->data), |
9589c77a AA |
5138 | PCI_DMA_TODEVICE); |
5139 | dev_kfree_skb_any(tx_skb); | |
46798c89 | 5140 | out: |
9589c77a | 5141 | /* stop engines */ |
36b30ea9 | 5142 | nv_stop_rxtx(dev); |
9589c77a AA |
5143 | nv_txrx_reset(dev); |
5144 | /* drain rx queue */ | |
36b30ea9 | 5145 | nv_drain_rxtx(dev); |
9589c77a AA |
5146 | |
5147 | if (netif_running(dev)) { | |
5148 | writel(misc1_flags, base + NvRegMisc1); | |
5149 | writel(filter_flags, base + NvRegPacketFilterFlags); | |
5150 | nv_enable_irq(dev); | |
5151 | } | |
5152 | ||
5153 | return ret; | |
5154 | } | |
5155 | ||
5156 | static void nv_self_test(struct net_device *dev, struct ethtool_test *test, u64 *buffer) | |
5157 | { | |
5158 | struct fe_priv *np = netdev_priv(dev); | |
5159 | u8 __iomem *base = get_hwbase(dev); | |
86d9be26 IV |
5160 | int result, count; |
5161 | ||
5162 | count = nv_get_sset_count(dev, ETH_SS_TEST); | |
5163 | memset(buffer, 0, count * sizeof(u64)); | |
9589c77a AA |
5164 | |
5165 | if (!nv_link_test(dev)) { | |
5166 | test->flags |= ETH_TEST_FL_FAILED; | |
5167 | buffer[0] = 1; | |
5168 | } | |
5169 | ||
5170 | if (test->flags & ETH_TEST_FL_OFFLINE) { | |
5171 | if (netif_running(dev)) { | |
5172 | netif_stop_queue(dev); | |
08d93575 | 5173 | nv_napi_disable(dev); |
58dfd9c1 | 5174 | netif_tx_lock_bh(dev); |
e308a5d8 | 5175 | netif_addr_lock(dev); |
9589c77a AA |
5176 | spin_lock_irq(&np->lock); |
5177 | nv_disable_hw_interrupts(dev, np->irqmask); | |
78aea4fc | 5178 | if (!(np->msi_flags & NV_MSI_X_ENABLED)) |
9589c77a | 5179 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); |
78aea4fc | 5180 | else |
9589c77a | 5181 | writel(NVREG_IRQSTAT_MASK, base + NvRegMSIXIrqStatus); |
9589c77a | 5182 | /* stop engines */ |
36b30ea9 | 5183 | nv_stop_rxtx(dev); |
9589c77a AA |
5184 | nv_txrx_reset(dev); |
5185 | /* drain rx queue */ | |
36b30ea9 | 5186 | nv_drain_rxtx(dev); |
9589c77a | 5187 | spin_unlock_irq(&np->lock); |
e308a5d8 | 5188 | netif_addr_unlock(dev); |
58dfd9c1 | 5189 | netif_tx_unlock_bh(dev); |
9589c77a AA |
5190 | } |
5191 | ||
5192 | if (!nv_register_test(dev)) { | |
5193 | test->flags |= ETH_TEST_FL_FAILED; | |
5194 | buffer[1] = 1; | |
5195 | } | |
5196 | ||
5197 | result = nv_interrupt_test(dev); | |
5198 | if (result != 1) { | |
5199 | test->flags |= ETH_TEST_FL_FAILED; | |
5200 | buffer[2] = 1; | |
5201 | } | |
5202 | if (result == 0) { | |
5203 | /* bail out */ | |
5204 | return; | |
5205 | } | |
5206 | ||
86d9be26 | 5207 | if (count > NV_TEST_COUNT_BASE && !nv_loopback_test(dev)) { |
9589c77a AA |
5208 | test->flags |= ETH_TEST_FL_FAILED; |
5209 | buffer[3] = 1; | |
5210 | } | |
5211 | ||
5212 | if (netif_running(dev)) { | |
5213 | /* reinit driver view of the rx queue */ | |
5214 | set_bufsize(dev); | |
5215 | if (nv_init_ring(dev)) { | |
5216 | if (!np->in_shutdown) | |
5217 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
5218 | } | |
5219 | /* reinit nic view of the rx queue */ | |
5220 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); | |
5221 | setup_hw_rings(dev, NV_SETUP_RX_RING | NV_SETUP_TX_RING); | |
78aea4fc | 5222 | writel(((np->rx_ring_size-1) << NVREG_RINGSZ_RXSHIFT) + ((np->tx_ring_size-1) << NVREG_RINGSZ_TXSHIFT), |
9589c77a AA |
5223 | base + NvRegRingSizes); |
5224 | pci_push(base); | |
5225 | writel(NVREG_TXRXCTL_KICK|np->txrxctl_bits, get_hwbase(dev) + NvRegTxRxControl); | |
5226 | pci_push(base); | |
5227 | /* restart rx engine */ | |
36b30ea9 | 5228 | nv_start_rxtx(dev); |
9589c77a | 5229 | netif_start_queue(dev); |
08d93575 | 5230 | nv_napi_enable(dev); |
9589c77a AA |
5231 | nv_enable_hw_interrupts(dev, np->irqmask); |
5232 | } | |
5233 | } | |
5234 | } | |
5235 | ||
52da3578 AA |
5236 | static void nv_get_strings(struct net_device *dev, u32 stringset, u8 *buffer) |
5237 | { | |
5238 | switch (stringset) { | |
5239 | case ETH_SS_STATS: | |
b9f2c044 | 5240 | memcpy(buffer, &nv_estats_str, nv_get_sset_count(dev, ETH_SS_STATS)*sizeof(struct nv_ethtool_str)); |
52da3578 | 5241 | break; |
9589c77a | 5242 | case ETH_SS_TEST: |
b9f2c044 | 5243 | memcpy(buffer, &nv_etests_str, nv_get_sset_count(dev, ETH_SS_TEST)*sizeof(struct nv_ethtool_str)); |
9589c77a | 5244 | break; |
52da3578 AA |
5245 | } |
5246 | } | |
5247 | ||
7282d491 | 5248 | static const struct ethtool_ops ops = { |
1da177e4 LT |
5249 | .get_drvinfo = nv_get_drvinfo, |
5250 | .get_link = ethtool_op_get_link, | |
5251 | .get_wol = nv_get_wol, | |
5252 | .set_wol = nv_set_wol, | |
5253 | .get_settings = nv_get_settings, | |
5254 | .set_settings = nv_set_settings, | |
dc8216c1 MS |
5255 | .get_regs_len = nv_get_regs_len, |
5256 | .get_regs = nv_get_regs, | |
5257 | .nway_reset = nv_nway_reset, | |
eafa59f6 AA |
5258 | .get_ringparam = nv_get_ringparam, |
5259 | .set_ringparam = nv_set_ringparam, | |
b6d0773f AA |
5260 | .get_pauseparam = nv_get_pauseparam, |
5261 | .set_pauseparam = nv_set_pauseparam, | |
52da3578 | 5262 | .get_strings = nv_get_strings, |
52da3578 | 5263 | .get_ethtool_stats = nv_get_ethtool_stats, |
b9f2c044 | 5264 | .get_sset_count = nv_get_sset_count, |
9589c77a | 5265 | .self_test = nv_self_test, |
7491302d | 5266 | .get_ts_info = ethtool_op_get_ts_info, |
1da177e4 LT |
5267 | }; |
5268 | ||
7e680c22 AA |
5269 | /* The mgmt unit and driver use a semaphore to access the phy during init */ |
5270 | static int nv_mgmt_acquire_sema(struct net_device *dev) | |
5271 | { | |
cac1c52c | 5272 | struct fe_priv *np = netdev_priv(dev); |
7e680c22 AA |
5273 | u8 __iomem *base = get_hwbase(dev); |
5274 | int i; | |
5275 | u32 tx_ctrl, mgmt_sema; | |
5276 | ||
5277 | for (i = 0; i < 10; i++) { | |
5278 | mgmt_sema = readl(base + NvRegTransmitterControl) & NVREG_XMITCTL_MGMT_SEMA_MASK; | |
5279 | if (mgmt_sema == NVREG_XMITCTL_MGMT_SEMA_FREE) | |
5280 | break; | |
5281 | msleep(500); | |
5282 | } | |
5283 | ||
5284 | if (mgmt_sema != NVREG_XMITCTL_MGMT_SEMA_FREE) | |
5285 | return 0; | |
5286 | ||
5287 | for (i = 0; i < 2; i++) { | |
5288 | tx_ctrl = readl(base + NvRegTransmitterControl); | |
5289 | tx_ctrl |= NVREG_XMITCTL_HOST_SEMA_ACQ; | |
5290 | writel(tx_ctrl, base + NvRegTransmitterControl); | |
5291 | ||
5292 | /* verify that semaphore was acquired */ | |
5293 | tx_ctrl = readl(base + NvRegTransmitterControl); | |
5294 | if (((tx_ctrl & NVREG_XMITCTL_HOST_SEMA_MASK) == NVREG_XMITCTL_HOST_SEMA_ACQ) && | |
cac1c52c AA |
5295 | ((tx_ctrl & NVREG_XMITCTL_MGMT_SEMA_MASK) == NVREG_XMITCTL_MGMT_SEMA_FREE)) { |
5296 | np->mgmt_sema = 1; | |
7e680c22 | 5297 | return 1; |
78aea4fc | 5298 | } else |
7e680c22 AA |
5299 | udelay(50); |
5300 | } | |
5301 | ||
5302 | return 0; | |
5303 | } | |
5304 | ||
cac1c52c AA |
5305 | static void nv_mgmt_release_sema(struct net_device *dev) |
5306 | { | |
5307 | struct fe_priv *np = netdev_priv(dev); | |
5308 | u8 __iomem *base = get_hwbase(dev); | |
5309 | u32 tx_ctrl; | |
5310 | ||
5311 | if (np->driver_data & DEV_HAS_MGMT_UNIT) { | |
5312 | if (np->mgmt_sema) { | |
5313 | tx_ctrl = readl(base + NvRegTransmitterControl); | |
5314 | tx_ctrl &= ~NVREG_XMITCTL_HOST_SEMA_ACQ; | |
5315 | writel(tx_ctrl, base + NvRegTransmitterControl); | |
5316 | } | |
5317 | } | |
5318 | } | |
5319 | ||
5320 | ||
5321 | static int nv_mgmt_get_version(struct net_device *dev) | |
5322 | { | |
5323 | struct fe_priv *np = netdev_priv(dev); | |
5324 | u8 __iomem *base = get_hwbase(dev); | |
5325 | u32 data_ready = readl(base + NvRegTransmitterControl); | |
5326 | u32 data_ready2 = 0; | |
5327 | unsigned long start; | |
5328 | int ready = 0; | |
5329 | ||
5330 | writel(NVREG_MGMTUNITGETVERSION, base + NvRegMgmtUnitGetVersion); | |
5331 | writel(data_ready ^ NVREG_XMITCTL_DATA_START, base + NvRegTransmitterControl); | |
5332 | start = jiffies; | |
5333 | while (time_before(jiffies, start + 5*HZ)) { | |
5334 | data_ready2 = readl(base + NvRegTransmitterControl); | |
5335 | if ((data_ready & NVREG_XMITCTL_DATA_READY) != (data_ready2 & NVREG_XMITCTL_DATA_READY)) { | |
5336 | ready = 1; | |
5337 | break; | |
5338 | } | |
5339 | schedule_timeout_uninterruptible(1); | |
5340 | } | |
5341 | ||
5342 | if (!ready || (data_ready2 & NVREG_XMITCTL_DATA_ERROR)) | |
5343 | return 0; | |
5344 | ||
5345 | np->mgmt_version = readl(base + NvRegMgmtUnitVersion) & NVREG_MGMTUNITVERSION; | |
5346 | ||
5347 | return 1; | |
5348 | } | |
5349 | ||
1da177e4 LT |
5350 | static int nv_open(struct net_device *dev) |
5351 | { | |
ac9c1897 | 5352 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 | 5353 | u8 __iomem *base = get_hwbase(dev); |
d33a73c8 AA |
5354 | int ret = 1; |
5355 | int oom, i; | |
a433686c | 5356 | u32 low; |
1da177e4 | 5357 | |
cb52deba ES |
5358 | /* power up phy */ |
5359 | mii_rw(dev, np->phyaddr, MII_BMCR, | |
5360 | mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ) & ~BMCR_PDOWN); | |
5361 | ||
88d7d8b0 | 5362 | nv_txrx_gate(dev, false); |
f1489653 | 5363 | /* erase previous misconfiguration */ |
86a0f043 AA |
5364 | if (np->driver_data & DEV_HAS_POWER_CNTRL) |
5365 | nv_mac_reset(dev); | |
1da177e4 LT |
5366 | writel(NVREG_MCASTADDRA_FORCE, base + NvRegMulticastAddrA); |
5367 | writel(0, base + NvRegMulticastAddrB); | |
bb9a4fd1 AA |
5368 | writel(NVREG_MCASTMASKA_NONE, base + NvRegMulticastMaskA); |
5369 | writel(NVREG_MCASTMASKB_NONE, base + NvRegMulticastMaskB); | |
1da177e4 LT |
5370 | writel(0, base + NvRegPacketFilterFlags); |
5371 | ||
5372 | writel(0, base + NvRegTransmitterControl); | |
5373 | writel(0, base + NvRegReceiverControl); | |
5374 | ||
5375 | writel(0, base + NvRegAdapterControl); | |
5376 | ||
eb91f61b AA |
5377 | if (np->pause_flags & NV_PAUSEFRAME_TX_CAPABLE) |
5378 | writel(NVREG_TX_PAUSEFRAME_DISABLE, base + NvRegTxPauseFrame); | |
5379 | ||
f1489653 | 5380 | /* initialize descriptor rings */ |
d81c0983 | 5381 | set_bufsize(dev); |
1da177e4 LT |
5382 | oom = nv_init_ring(dev); |
5383 | ||
5384 | writel(0, base + NvRegLinkSpeed); | |
5070d340 | 5385 | writel(readl(base + NvRegTransmitPoll) & NVREG_TRANSMITPOLL_MAC_ADDR_REV, base + NvRegTransmitPoll); |
1da177e4 LT |
5386 | nv_txrx_reset(dev); |
5387 | writel(0, base + NvRegUnknownSetupReg6); | |
5388 | ||
5389 | np->in_shutdown = 0; | |
5390 | ||
f1489653 | 5391 | /* give hw rings */ |
0832b25a | 5392 | setup_hw_rings(dev, NV_SETUP_RX_RING | NV_SETUP_TX_RING); |
78aea4fc | 5393 | writel(((np->rx_ring_size-1) << NVREG_RINGSZ_RXSHIFT) + ((np->tx_ring_size-1) << NVREG_RINGSZ_TXSHIFT), |
1da177e4 LT |
5394 | base + NvRegRingSizes); |
5395 | ||
1da177e4 | 5396 | writel(np->linkspeed, base + NvRegLinkSpeed); |
95d161cb AA |
5397 | if (np->desc_ver == DESC_VER_1) |
5398 | writel(NVREG_TX_WM_DESC1_DEFAULT, base + NvRegTxWatermark); | |
5399 | else | |
5400 | writel(NVREG_TX_WM_DESC2_3_DEFAULT, base + NvRegTxWatermark); | |
8a4ae7f2 | 5401 | writel(np->txrxctl_bits, base + NvRegTxRxControl); |
ee407b02 | 5402 | writel(np->vlanctl_bits, base + NvRegVlanControl); |
1da177e4 | 5403 | pci_push(base); |
8a4ae7f2 | 5404 | writel(NVREG_TXRXCTL_BIT1|np->txrxctl_bits, base + NvRegTxRxControl); |
344d0dce JP |
5405 | if (reg_delay(dev, NvRegUnknownSetupReg5, |
5406 | NVREG_UNKSETUP5_BIT31, NVREG_UNKSETUP5_BIT31, | |
5407 | NV_SETUP5_DELAY, NV_SETUP5_DELAYMAX)) | |
1d397f36 JP |
5408 | netdev_info(dev, |
5409 | "%s: SetupReg5, Bit 31 remained off\n", __func__); | |
1da177e4 | 5410 | |
7e680c22 | 5411 | writel(0, base + NvRegMIIMask); |
1da177e4 | 5412 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); |
eb798428 | 5413 | writel(NVREG_MIISTAT_MASK_ALL, base + NvRegMIIStatus); |
1da177e4 | 5414 | |
1da177e4 LT |
5415 | writel(NVREG_MISC1_FORCE | NVREG_MISC1_HD, base + NvRegMisc1); |
5416 | writel(readl(base + NvRegTransmitterStatus), base + NvRegTransmitterStatus); | |
5417 | writel(NVREG_PFF_ALWAYS, base + NvRegPacketFilterFlags); | |
d81c0983 | 5418 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); |
1da177e4 LT |
5419 | |
5420 | writel(readl(base + NvRegReceiverStatus), base + NvRegReceiverStatus); | |
a433686c AA |
5421 | |
5422 | get_random_bytes(&low, sizeof(low)); | |
5423 | low &= NVREG_SLOTTIME_MASK; | |
5424 | if (np->desc_ver == DESC_VER_1) { | |
5425 | writel(low|NVREG_SLOTTIME_DEFAULT, base + NvRegSlotTime); | |
5426 | } else { | |
5427 | if (!(np->driver_data & DEV_HAS_GEAR_MODE)) { | |
5428 | /* setup legacy backoff */ | |
5429 | writel(NVREG_SLOTTIME_LEGBF_ENABLED|NVREG_SLOTTIME_10_100_FULL|low, base + NvRegSlotTime); | |
5430 | } else { | |
5431 | writel(NVREG_SLOTTIME_10_100_FULL, base + NvRegSlotTime); | |
5432 | nv_gear_backoff_reseed(dev); | |
5433 | } | |
5434 | } | |
9744e218 AA |
5435 | writel(NVREG_TX_DEFERRAL_DEFAULT, base + NvRegTxDeferral); |
5436 | writel(NVREG_RX_DEFERRAL_DEFAULT, base + NvRegRxDeferral); | |
a971c324 AA |
5437 | if (poll_interval == -1) { |
5438 | if (optimization_mode == NV_OPTIMIZATION_MODE_THROUGHPUT) | |
5439 | writel(NVREG_POLL_DEFAULT_THROUGHPUT, base + NvRegPollingInterval); | |
5440 | else | |
5441 | writel(NVREG_POLL_DEFAULT_CPU, base + NvRegPollingInterval); | |
78aea4fc | 5442 | } else |
a971c324 | 5443 | writel(poll_interval & 0xFFFF, base + NvRegPollingInterval); |
1da177e4 LT |
5444 | writel(NVREG_UNKSETUP6_VAL, base + NvRegUnknownSetupReg6); |
5445 | writel((np->phyaddr << NVREG_ADAPTCTL_PHYSHIFT)|NVREG_ADAPTCTL_PHYVALID|NVREG_ADAPTCTL_RUNNING, | |
5446 | base + NvRegAdapterControl); | |
5447 | writel(NVREG_MIISPEED_BIT8|NVREG_MIIDELAY, base + NvRegMIISpeed); | |
7e680c22 | 5448 | writel(NVREG_MII_LINKCHANGE, base + NvRegMIIMask); |
c42d9df9 AA |
5449 | if (np->wolenabled) |
5450 | writel(NVREG_WAKEUPFLAGS_ENABLE , base + NvRegWakeUpFlags); | |
1da177e4 LT |
5451 | |
5452 | i = readl(base + NvRegPowerState); | |
78aea4fc | 5453 | if ((i & NVREG_POWERSTATE_POWEREDUP) == 0) |
1da177e4 LT |
5454 | writel(NVREG_POWERSTATE_POWEREDUP|i, base + NvRegPowerState); |
5455 | ||
5456 | pci_push(base); | |
5457 | udelay(10); | |
5458 | writel(readl(base + NvRegPowerState) | NVREG_POWERSTATE_VALID, base + NvRegPowerState); | |
5459 | ||
84b3932b | 5460 | nv_disable_hw_interrupts(dev, np->irqmask); |
1da177e4 | 5461 | pci_push(base); |
eb798428 | 5462 | writel(NVREG_MIISTAT_MASK_ALL, base + NvRegMIIStatus); |
1da177e4 LT |
5463 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); |
5464 | pci_push(base); | |
5465 | ||
78aea4fc | 5466 | if (nv_request_irq(dev, 0)) |
84b3932b | 5467 | goto out_drain; |
1da177e4 LT |
5468 | |
5469 | /* ask for interrupts */ | |
84b3932b | 5470 | nv_enable_hw_interrupts(dev, np->irqmask); |
1da177e4 LT |
5471 | |
5472 | spin_lock_irq(&np->lock); | |
5473 | writel(NVREG_MCASTADDRA_FORCE, base + NvRegMulticastAddrA); | |
5474 | writel(0, base + NvRegMulticastAddrB); | |
bb9a4fd1 AA |
5475 | writel(NVREG_MCASTMASKA_NONE, base + NvRegMulticastMaskA); |
5476 | writel(NVREG_MCASTMASKB_NONE, base + NvRegMulticastMaskB); | |
1da177e4 LT |
5477 | writel(NVREG_PFF_ALWAYS|NVREG_PFF_MYADDR, base + NvRegPacketFilterFlags); |
5478 | /* One manual link speed update: Interrupts are enabled, future link | |
5479 | * speed changes cause interrupts and are handled by nv_link_irq(). | |
5480 | */ | |
5481 | { | |
5482 | u32 miistat; | |
5483 | miistat = readl(base + NvRegMIIStatus); | |
eb798428 | 5484 | writel(NVREG_MIISTAT_MASK_ALL, base + NvRegMIIStatus); |
1da177e4 | 5485 | } |
1b1b3c9b MS |
5486 | /* set linkspeed to invalid value, thus force nv_update_linkspeed |
5487 | * to init hw */ | |
5488 | np->linkspeed = 0; | |
1da177e4 | 5489 | ret = nv_update_linkspeed(dev); |
36b30ea9 | 5490 | nv_start_rxtx(dev); |
1da177e4 | 5491 | netif_start_queue(dev); |
08d93575 | 5492 | nv_napi_enable(dev); |
e27cdba5 | 5493 | |
1da177e4 LT |
5494 | if (ret) { |
5495 | netif_carrier_on(dev); | |
5496 | } else { | |
1d397f36 | 5497 | netdev_info(dev, "no link during initialization\n"); |
1da177e4 LT |
5498 | netif_carrier_off(dev); |
5499 | } | |
5500 | if (oom) | |
5501 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
52da3578 AA |
5502 | |
5503 | /* start statistics timer */ | |
9c662435 | 5504 | if (np->driver_data & (DEV_HAS_STATISTICS_V1|DEV_HAS_STATISTICS_V2|DEV_HAS_STATISTICS_V3)) |
bfebbb88 DD |
5505 | mod_timer(&np->stats_poll, |
5506 | round_jiffies(jiffies + STATS_INTERVAL)); | |
52da3578 | 5507 | |
1da177e4 LT |
5508 | spin_unlock_irq(&np->lock); |
5509 | ||
e19df76a SH |
5510 | /* If the loopback feature was set while the device was down, make sure |
5511 | * that it's set correctly now. | |
5512 | */ | |
5513 | if (dev->features & NETIF_F_LOOPBACK) | |
5514 | nv_set_loopback(dev, dev->features); | |
5515 | ||
1da177e4 LT |
5516 | return 0; |
5517 | out_drain: | |
36b30ea9 | 5518 | nv_drain_rxtx(dev); |
1da177e4 LT |
5519 | return ret; |
5520 | } | |
5521 | ||
5522 | static int nv_close(struct net_device *dev) | |
5523 | { | |
ac9c1897 | 5524 | struct fe_priv *np = netdev_priv(dev); |
1da177e4 LT |
5525 | u8 __iomem *base; |
5526 | ||
5527 | spin_lock_irq(&np->lock); | |
5528 | np->in_shutdown = 1; | |
5529 | spin_unlock_irq(&np->lock); | |
08d93575 | 5530 | nv_napi_disable(dev); |
a7475906 | 5531 | synchronize_irq(np->pci_dev->irq); |
1da177e4 LT |
5532 | |
5533 | del_timer_sync(&np->oom_kick); | |
5534 | del_timer_sync(&np->nic_poll); | |
52da3578 | 5535 | del_timer_sync(&np->stats_poll); |
1da177e4 LT |
5536 | |
5537 | netif_stop_queue(dev); | |
5538 | spin_lock_irq(&np->lock); | |
1ff39eb6 | 5539 | nv_update_pause(dev, 0); /* otherwise stop_tx bricks NIC */ |
36b30ea9 | 5540 | nv_stop_rxtx(dev); |
1da177e4 LT |
5541 | nv_txrx_reset(dev); |
5542 | ||
5543 | /* disable interrupts on the nic or we will lock up */ | |
5544 | base = get_hwbase(dev); | |
84b3932b | 5545 | nv_disable_hw_interrupts(dev, np->irqmask); |
1da177e4 | 5546 | pci_push(base); |
1da177e4 LT |
5547 | |
5548 | spin_unlock_irq(&np->lock); | |
5549 | ||
84b3932b | 5550 | nv_free_irq(dev); |
1da177e4 | 5551 | |
36b30ea9 | 5552 | nv_drain_rxtx(dev); |
1da177e4 | 5553 | |
5a9a8e32 | 5554 | if (np->wolenabled || !phy_power_down) { |
88d7d8b0 | 5555 | nv_txrx_gate(dev, false); |
2cc49a5c | 5556 | writel(NVREG_PFF_ALWAYS|NVREG_PFF_MYADDR, base + NvRegPacketFilterFlags); |
1da177e4 | 5557 | nv_start_rx(dev); |
cb52deba ES |
5558 | } else { |
5559 | /* power down phy */ | |
5560 | mii_rw(dev, np->phyaddr, MII_BMCR, | |
5561 | mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ)|BMCR_PDOWN); | |
88d7d8b0 | 5562 | nv_txrx_gate(dev, true); |
2cc49a5c | 5563 | } |
1da177e4 LT |
5564 | |
5565 | /* FIXME: power down nic */ | |
5566 | ||
5567 | return 0; | |
5568 | } | |
5569 | ||
b94426bd SH |
5570 | static const struct net_device_ops nv_netdev_ops = { |
5571 | .ndo_open = nv_open, | |
5572 | .ndo_stop = nv_close, | |
f5d827ae | 5573 | .ndo_get_stats64 = nv_get_stats64, |
00829823 SH |
5574 | .ndo_start_xmit = nv_start_xmit, |
5575 | .ndo_tx_timeout = nv_tx_timeout, | |
5576 | .ndo_change_mtu = nv_change_mtu, | |
569e1463 MM |
5577 | .ndo_fix_features = nv_fix_features, |
5578 | .ndo_set_features = nv_set_features, | |
00829823 SH |
5579 | .ndo_validate_addr = eth_validate_addr, |
5580 | .ndo_set_mac_address = nv_set_mac_address, | |
afc4b13d | 5581 | .ndo_set_rx_mode = nv_set_multicast, |
00829823 SH |
5582 | #ifdef CONFIG_NET_POLL_CONTROLLER |
5583 | .ndo_poll_controller = nv_poll_controller, | |
5584 | #endif | |
5585 | }; | |
5586 | ||
5587 | static const struct net_device_ops nv_netdev_ops_optimized = { | |
5588 | .ndo_open = nv_open, | |
5589 | .ndo_stop = nv_close, | |
f5d827ae | 5590 | .ndo_get_stats64 = nv_get_stats64, |
00829823 | 5591 | .ndo_start_xmit = nv_start_xmit_optimized, |
b94426bd SH |
5592 | .ndo_tx_timeout = nv_tx_timeout, |
5593 | .ndo_change_mtu = nv_change_mtu, | |
569e1463 MM |
5594 | .ndo_fix_features = nv_fix_features, |
5595 | .ndo_set_features = nv_set_features, | |
b94426bd SH |
5596 | .ndo_validate_addr = eth_validate_addr, |
5597 | .ndo_set_mac_address = nv_set_mac_address, | |
afc4b13d | 5598 | .ndo_set_rx_mode = nv_set_multicast, |
b94426bd SH |
5599 | #ifdef CONFIG_NET_POLL_CONTROLLER |
5600 | .ndo_poll_controller = nv_poll_controller, | |
5601 | #endif | |
5602 | }; | |
5603 | ||
d05919a1 | 5604 | static int nv_probe(struct pci_dev *pci_dev, const struct pci_device_id *id) |
1da177e4 LT |
5605 | { |
5606 | struct net_device *dev; | |
5607 | struct fe_priv *np; | |
5608 | unsigned long addr; | |
5609 | u8 __iomem *base; | |
5610 | int err, i; | |
5070d340 | 5611 | u32 powerstate, txreg; |
7e680c22 AA |
5612 | u32 phystate_orig = 0, phystate; |
5613 | int phyinitialized = 0; | |
3f88ce49 JG |
5614 | static int printed_version; |
5615 | ||
5616 | if (!printed_version++) | |
294a554e JP |
5617 | pr_info("Reverse Engineered nForce ethernet driver. Version %s.\n", |
5618 | FORCEDETH_VERSION); | |
1da177e4 LT |
5619 | |
5620 | dev = alloc_etherdev(sizeof(struct fe_priv)); | |
5621 | err = -ENOMEM; | |
5622 | if (!dev) | |
5623 | goto out; | |
5624 | ||
ac9c1897 | 5625 | np = netdev_priv(dev); |
bea3348e | 5626 | np->dev = dev; |
1da177e4 LT |
5627 | np->pci_dev = pci_dev; |
5628 | spin_lock_init(&np->lock); | |
f5d827ae | 5629 | spin_lock_init(&np->hwstats_lock); |
1da177e4 | 5630 | SET_NETDEV_DEV(dev, &pci_dev->dev); |
827da44c JS |
5631 | u64_stats_init(&np->swstats_rx_syncp); |
5632 | u64_stats_init(&np->swstats_tx_syncp); | |
1da177e4 LT |
5633 | |
5634 | init_timer(&np->oom_kick); | |
5635 | np->oom_kick.data = (unsigned long) dev; | |
c061b18d | 5636 | np->oom_kick.function = nv_do_rx_refill; /* timer handler */ |
1da177e4 LT |
5637 | init_timer(&np->nic_poll); |
5638 | np->nic_poll.data = (unsigned long) dev; | |
c061b18d | 5639 | np->nic_poll.function = nv_do_nic_poll; /* timer handler */ |
8f5f6982 | 5640 | init_timer_deferrable(&np->stats_poll); |
52da3578 | 5641 | np->stats_poll.data = (unsigned long) dev; |
c061b18d | 5642 | np->stats_poll.function = nv_do_stats_poll; /* timer handler */ |
1da177e4 LT |
5643 | |
5644 | err = pci_enable_device(pci_dev); | |
3f88ce49 | 5645 | if (err) |
1da177e4 | 5646 | goto out_free; |
1da177e4 LT |
5647 | |
5648 | pci_set_master(pci_dev); | |
5649 | ||
5650 | err = pci_request_regions(pci_dev, DRV_NAME); | |
5651 | if (err < 0) | |
5652 | goto out_disable; | |
5653 | ||
9c662435 | 5654 | if (id->driver_data & (DEV_HAS_VLAN|DEV_HAS_MSI_X|DEV_HAS_POWER_CNTRL|DEV_HAS_STATISTICS_V2|DEV_HAS_STATISTICS_V3)) |
57fff698 AA |
5655 | np->register_size = NV_PCI_REGSZ_VER3; |
5656 | else if (id->driver_data & DEV_HAS_STATISTICS_V1) | |
86a0f043 AA |
5657 | np->register_size = NV_PCI_REGSZ_VER2; |
5658 | else | |
5659 | np->register_size = NV_PCI_REGSZ_VER1; | |
5660 | ||
1da177e4 LT |
5661 | err = -EINVAL; |
5662 | addr = 0; | |
5663 | for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { | |
1da177e4 | 5664 | if (pci_resource_flags(pci_dev, i) & IORESOURCE_MEM && |
86a0f043 | 5665 | pci_resource_len(pci_dev, i) >= np->register_size) { |
1da177e4 LT |
5666 | addr = pci_resource_start(pci_dev, i); |
5667 | break; | |
5668 | } | |
5669 | } | |
5670 | if (i == DEVICE_COUNT_RESOURCE) { | |
b2ba08e6 | 5671 | dev_info(&pci_dev->dev, "Couldn't find register window\n"); |
1da177e4 LT |
5672 | goto out_relreg; |
5673 | } | |
5674 | ||
86a0f043 AA |
5675 | /* copy of driver data */ |
5676 | np->driver_data = id->driver_data; | |
9f3f7910 AA |
5677 | /* copy of device id */ |
5678 | np->device_id = id->device; | |
86a0f043 | 5679 | |
1da177e4 | 5680 | /* handle different descriptor versions */ |
ee73362c MS |
5681 | if (id->driver_data & DEV_HAS_HIGH_DMA) { |
5682 | /* packet format 3: supports 40-bit addressing */ | |
5683 | np->desc_ver = DESC_VER_3; | |
84b3932b | 5684 | np->txrxctl_bits = NVREG_TXRXCTL_DESC_3; |
69fe3fd7 | 5685 | if (dma_64bit) { |
6afd142f | 5686 | if (pci_set_dma_mask(pci_dev, DMA_BIT_MASK(39))) |
b2ba08e6 JP |
5687 | dev_info(&pci_dev->dev, |
5688 | "64-bit DMA failed, using 32-bit addressing\n"); | |
3f88ce49 | 5689 | else |
69fe3fd7 | 5690 | dev->features |= NETIF_F_HIGHDMA; |
6afd142f | 5691 | if (pci_set_consistent_dma_mask(pci_dev, DMA_BIT_MASK(39))) { |
b2ba08e6 JP |
5692 | dev_info(&pci_dev->dev, |
5693 | "64-bit DMA (consistent) failed, using 32-bit ring buffers\n"); | |
69fe3fd7 | 5694 | } |
ee73362c MS |
5695 | } |
5696 | } else if (id->driver_data & DEV_HAS_LARGEDESC) { | |
5697 | /* packet format 2: supports jumbo frames */ | |
1da177e4 | 5698 | np->desc_ver = DESC_VER_2; |
8a4ae7f2 | 5699 | np->txrxctl_bits = NVREG_TXRXCTL_DESC_2; |
ee73362c MS |
5700 | } else { |
5701 | /* original packet format */ | |
5702 | np->desc_ver = DESC_VER_1; | |
8a4ae7f2 | 5703 | np->txrxctl_bits = NVREG_TXRXCTL_DESC_1; |
d81c0983 | 5704 | } |
ee73362c MS |
5705 | |
5706 | np->pkt_limit = NV_PKTLIMIT_1; | |
5707 | if (id->driver_data & DEV_HAS_LARGEDESC) | |
5708 | np->pkt_limit = NV_PKTLIMIT_2; | |
5709 | ||
8a4ae7f2 MS |
5710 | if (id->driver_data & DEV_HAS_CHECKSUM) { |
5711 | np->txrxctl_bits |= NVREG_TXRXCTL_RXCHECK; | |
569e1463 MM |
5712 | dev->hw_features |= NETIF_F_IP_CSUM | NETIF_F_SG | |
5713 | NETIF_F_TSO | NETIF_F_RXCSUM; | |
21828163 | 5714 | } |
8a4ae7f2 | 5715 | |
ee407b02 AA |
5716 | np->vlanctl_bits = 0; |
5717 | if (id->driver_data & DEV_HAS_VLAN) { | |
5718 | np->vlanctl_bits = NVREG_VLANCONTROL_ENABLE; | |
f646968f PM |
5719 | dev->hw_features |= NETIF_F_HW_VLAN_CTAG_RX | |
5720 | NETIF_F_HW_VLAN_CTAG_TX; | |
ee407b02 AA |
5721 | } |
5722 | ||
0891b0e0 JP |
5723 | dev->features |= dev->hw_features; |
5724 | ||
e19df76a SH |
5725 | /* Add loopback capability to the device. */ |
5726 | dev->hw_features |= NETIF_F_LOOPBACK; | |
5727 | ||
b6d0773f | 5728 | np->pause_flags = NV_PAUSEFRAME_RX_CAPABLE | NV_PAUSEFRAME_RX_REQ | NV_PAUSEFRAME_AUTONEG; |
5289b4c4 AA |
5729 | if ((id->driver_data & DEV_HAS_PAUSEFRAME_TX_V1) || |
5730 | (id->driver_data & DEV_HAS_PAUSEFRAME_TX_V2) || | |
5731 | (id->driver_data & DEV_HAS_PAUSEFRAME_TX_V3)) { | |
b6d0773f | 5732 | np->pause_flags |= NV_PAUSEFRAME_TX_CAPABLE | NV_PAUSEFRAME_TX_REQ; |
eb91f61b | 5733 | } |
f3b197ac | 5734 | |
1da177e4 | 5735 | err = -ENOMEM; |
86a0f043 | 5736 | np->base = ioremap(addr, np->register_size); |
1da177e4 LT |
5737 | if (!np->base) |
5738 | goto out_relreg; | |
ee73362c | 5739 | |
eafa59f6 AA |
5740 | np->rx_ring_size = RX_RING_DEFAULT; |
5741 | np->tx_ring_size = TX_RING_DEFAULT; | |
eafa59f6 | 5742 | |
36b30ea9 | 5743 | if (!nv_optimized(np)) { |
ee73362c | 5744 | np->rx_ring.orig = pci_alloc_consistent(pci_dev, |
eafa59f6 | 5745 | sizeof(struct ring_desc) * (np->rx_ring_size + np->tx_ring_size), |
ee73362c MS |
5746 | &np->ring_addr); |
5747 | if (!np->rx_ring.orig) | |
5748 | goto out_unmap; | |
eafa59f6 | 5749 | np->tx_ring.orig = &np->rx_ring.orig[np->rx_ring_size]; |
ee73362c MS |
5750 | } else { |
5751 | np->rx_ring.ex = pci_alloc_consistent(pci_dev, | |
eafa59f6 | 5752 | sizeof(struct ring_desc_ex) * (np->rx_ring_size + np->tx_ring_size), |
ee73362c MS |
5753 | &np->ring_addr); |
5754 | if (!np->rx_ring.ex) | |
5755 | goto out_unmap; | |
eafa59f6 AA |
5756 | np->tx_ring.ex = &np->rx_ring.ex[np->rx_ring_size]; |
5757 | } | |
dd00cc48 YP |
5758 | np->rx_skb = kcalloc(np->rx_ring_size, sizeof(struct nv_skb_map), GFP_KERNEL); |
5759 | np->tx_skb = kcalloc(np->tx_ring_size, sizeof(struct nv_skb_map), GFP_KERNEL); | |
761fcd9e | 5760 | if (!np->rx_skb || !np->tx_skb) |
eafa59f6 | 5761 | goto out_freering; |
1da177e4 | 5762 | |
36b30ea9 | 5763 | if (!nv_optimized(np)) |
00829823 | 5764 | dev->netdev_ops = &nv_netdev_ops; |
86b22b0d | 5765 | else |
00829823 | 5766 | dev->netdev_ops = &nv_netdev_ops_optimized; |
b94426bd | 5767 | |
bea3348e | 5768 | netif_napi_add(dev, &np->napi, nv_napi_poll, RX_WORK_PER_LOOP); |
7ad24ea4 | 5769 | dev->ethtool_ops = &ops; |
1da177e4 LT |
5770 | dev->watchdog_timeo = NV_WATCHDOG_TIMEO; |
5771 | ||
5772 | pci_set_drvdata(pci_dev, dev); | |
5773 | ||
5774 | /* read the mac address */ | |
5775 | base = get_hwbase(dev); | |
5776 | np->orig_mac[0] = readl(base + NvRegMacAddrA); | |
5777 | np->orig_mac[1] = readl(base + NvRegMacAddrB); | |
5778 | ||
5070d340 AA |
5779 | /* check the workaround bit for correct mac address order */ |
5780 | txreg = readl(base + NvRegTransmitPoll); | |
a376e79c | 5781 | if (id->driver_data & DEV_HAS_CORRECT_MACADDR) { |
5070d340 AA |
5782 | /* mac address is already in correct order */ |
5783 | dev->dev_addr[0] = (np->orig_mac[0] >> 0) & 0xff; | |
5784 | dev->dev_addr[1] = (np->orig_mac[0] >> 8) & 0xff; | |
5785 | dev->dev_addr[2] = (np->orig_mac[0] >> 16) & 0xff; | |
5786 | dev->dev_addr[3] = (np->orig_mac[0] >> 24) & 0xff; | |
5787 | dev->dev_addr[4] = (np->orig_mac[1] >> 0) & 0xff; | |
5788 | dev->dev_addr[5] = (np->orig_mac[1] >> 8) & 0xff; | |
a376e79c AA |
5789 | } else if (txreg & NVREG_TRANSMITPOLL_MAC_ADDR_REV) { |
5790 | /* mac address is already in correct order */ | |
5791 | dev->dev_addr[0] = (np->orig_mac[0] >> 0) & 0xff; | |
5792 | dev->dev_addr[1] = (np->orig_mac[0] >> 8) & 0xff; | |
5793 | dev->dev_addr[2] = (np->orig_mac[0] >> 16) & 0xff; | |
5794 | dev->dev_addr[3] = (np->orig_mac[0] >> 24) & 0xff; | |
5795 | dev->dev_addr[4] = (np->orig_mac[1] >> 0) & 0xff; | |
5796 | dev->dev_addr[5] = (np->orig_mac[1] >> 8) & 0xff; | |
5797 | /* | |
5798 | * Set orig mac address back to the reversed version. | |
5799 | * This flag will be cleared during low power transition. | |
5800 | * Therefore, we should always put back the reversed address. | |
5801 | */ | |
5802 | np->orig_mac[0] = (dev->dev_addr[5] << 0) + (dev->dev_addr[4] << 8) + | |
5803 | (dev->dev_addr[3] << 16) + (dev->dev_addr[2] << 24); | |
5804 | np->orig_mac[1] = (dev->dev_addr[1] << 0) + (dev->dev_addr[0] << 8); | |
5070d340 AA |
5805 | } else { |
5806 | /* need to reverse mac address to correct order */ | |
5807 | dev->dev_addr[0] = (np->orig_mac[1] >> 8) & 0xff; | |
5808 | dev->dev_addr[1] = (np->orig_mac[1] >> 0) & 0xff; | |
5809 | dev->dev_addr[2] = (np->orig_mac[0] >> 24) & 0xff; | |
5810 | dev->dev_addr[3] = (np->orig_mac[0] >> 16) & 0xff; | |
5811 | dev->dev_addr[4] = (np->orig_mac[0] >> 8) & 0xff; | |
5812 | dev->dev_addr[5] = (np->orig_mac[0] >> 0) & 0xff; | |
5070d340 | 5813 | writel(txreg|NVREG_TRANSMITPOLL_MAC_ADDR_REV, base + NvRegTransmitPoll); |
c20ec761 JP |
5814 | dev_dbg(&pci_dev->dev, |
5815 | "%s: set workaround bit for reversed mac addr\n", | |
5816 | __func__); | |
5070d340 | 5817 | } |
1da177e4 | 5818 | |
aaeb6cdf | 5819 | if (!is_valid_ether_addr(dev->dev_addr)) { |
1da177e4 LT |
5820 | /* |
5821 | * Bad mac address. At least one bios sets the mac address | |
5822 | * to 01:23:45:67:89:ab | |
5823 | */ | |
b2ba08e6 | 5824 | dev_err(&pci_dev->dev, |
c20ec761 | 5825 | "Invalid MAC address detected: %pM - Please complain to your hardware vendor.\n", |
78aea4fc | 5826 | dev->dev_addr); |
7ce5d222 | 5827 | eth_hw_addr_random(dev); |
c20ec761 JP |
5828 | dev_err(&pci_dev->dev, |
5829 | "Using random MAC address: %pM\n", dev->dev_addr); | |
1da177e4 LT |
5830 | } |
5831 | ||
f1489653 AA |
5832 | /* set mac address */ |
5833 | nv_copy_mac_to_hw(dev); | |
5834 | ||
1da177e4 LT |
5835 | /* disable WOL */ |
5836 | writel(0, base + NvRegWakeUpFlags); | |
5837 | np->wolenabled = 0; | |
dba5a68a | 5838 | device_set_wakeup_enable(&pci_dev->dev, false); |
1da177e4 | 5839 | |
86a0f043 | 5840 | if (id->driver_data & DEV_HAS_POWER_CNTRL) { |
86a0f043 AA |
5841 | |
5842 | /* take phy and nic out of low power mode */ | |
5843 | powerstate = readl(base + NvRegPowerState2); | |
5844 | powerstate &= ~NVREG_POWERSTATE2_POWERUP_MASK; | |
3c2e1c11 | 5845 | if ((id->driver_data & DEV_NEED_LOW_POWER_FIX) && |
44c10138 | 5846 | pci_dev->revision >= 0xA3) |
86a0f043 AA |
5847 | powerstate |= NVREG_POWERSTATE2_POWERUP_REV_A3; |
5848 | writel(powerstate, base + NvRegPowerState2); | |
5849 | } | |
5850 | ||
78aea4fc | 5851 | if (np->desc_ver == DESC_VER_1) |
ac9c1897 | 5852 | np->tx_flags = NV_TX_VALID; |
78aea4fc | 5853 | else |
ac9c1897 | 5854 | np->tx_flags = NV_TX2_VALID; |
9e184767 AA |
5855 | |
5856 | np->msi_flags = 0; | |
78aea4fc | 5857 | if ((id->driver_data & DEV_HAS_MSI) && msi) |
9e184767 | 5858 | np->msi_flags |= NV_MSI_CAPABLE; |
78aea4fc | 5859 | |
9e184767 AA |
5860 | if ((id->driver_data & DEV_HAS_MSI_X) && msix) { |
5861 | /* msix has had reported issues when modifying irqmask | |
5862 | as in the case of napi, therefore, disable for now | |
5863 | */ | |
0a12761b | 5864 | #if 0 |
9e184767 AA |
5865 | np->msi_flags |= NV_MSI_X_CAPABLE; |
5866 | #endif | |
5867 | } | |
5868 | ||
5869 | if (optimization_mode == NV_OPTIMIZATION_MODE_CPU) { | |
a971c324 | 5870 | np->irqmask = NVREG_IRQMASK_CPU; |
d33a73c8 AA |
5871 | if (np->msi_flags & NV_MSI_X_CAPABLE) /* set number of vectors */ |
5872 | np->msi_flags |= 0x0001; | |
9e184767 AA |
5873 | } else if (optimization_mode == NV_OPTIMIZATION_MODE_DYNAMIC && |
5874 | !(id->driver_data & DEV_NEED_TIMERIRQ)) { | |
5875 | /* start off in throughput mode */ | |
5876 | np->irqmask = NVREG_IRQMASK_THROUGHPUT; | |
5877 | /* remove support for msix mode */ | |
5878 | np->msi_flags &= ~NV_MSI_X_CAPABLE; | |
5879 | } else { | |
5880 | optimization_mode = NV_OPTIMIZATION_MODE_THROUGHPUT; | |
5881 | np->irqmask = NVREG_IRQMASK_THROUGHPUT; | |
5882 | if (np->msi_flags & NV_MSI_X_CAPABLE) /* set number of vectors */ | |
5883 | np->msi_flags |= 0x0003; | |
d33a73c8 | 5884 | } |
a971c324 | 5885 | |
1da177e4 LT |
5886 | if (id->driver_data & DEV_NEED_TIMERIRQ) |
5887 | np->irqmask |= NVREG_IRQ_TIMER; | |
5888 | if (id->driver_data & DEV_NEED_LINKTIMER) { | |
1da177e4 LT |
5889 | np->need_linktimer = 1; |
5890 | np->link_timeout = jiffies + LINK_TIMEOUT; | |
5891 | } else { | |
1da177e4 LT |
5892 | np->need_linktimer = 0; |
5893 | } | |
5894 | ||
3b446c3e AA |
5895 | /* Limit the number of tx's outstanding for hw bug */ |
5896 | if (id->driver_data & DEV_NEED_TX_LIMIT) { | |
5897 | np->tx_limit = 1; | |
5c659322 | 5898 | if (((id->driver_data & DEV_NEED_TX_LIMIT2) == DEV_NEED_TX_LIMIT2) && |
3b446c3e AA |
5899 | pci_dev->revision >= 0xA2) |
5900 | np->tx_limit = 0; | |
5901 | } | |
5902 | ||
7e680c22 AA |
5903 | /* clear phy state and temporarily halt phy interrupts */ |
5904 | writel(0, base + NvRegMIIMask); | |
5905 | phystate = readl(base + NvRegAdapterControl); | |
5906 | if (phystate & NVREG_ADAPTCTL_RUNNING) { | |
5907 | phystate_orig = 1; | |
5908 | phystate &= ~NVREG_ADAPTCTL_RUNNING; | |
5909 | writel(phystate, base + NvRegAdapterControl); | |
5910 | } | |
eb798428 | 5911 | writel(NVREG_MIISTAT_MASK_ALL, base + NvRegMIIStatus); |
7e680c22 AA |
5912 | |
5913 | if (id->driver_data & DEV_HAS_MGMT_UNIT) { | |
7e680c22 | 5914 | /* management unit running on the mac? */ |
cac1c52c AA |
5915 | if ((readl(base + NvRegTransmitterControl) & NVREG_XMITCTL_MGMT_ST) && |
5916 | (readl(base + NvRegTransmitterControl) & NVREG_XMITCTL_SYNC_PHY_INIT) && | |
5917 | nv_mgmt_acquire_sema(dev) && | |
5918 | nv_mgmt_get_version(dev)) { | |
5919 | np->mac_in_use = 1; | |
78aea4fc | 5920 | if (np->mgmt_version > 0) |
cac1c52c | 5921 | np->mac_in_use = readl(base + NvRegMgmtUnitControl) & NVREG_MGMTUNITCONTROL_INUSE; |
cac1c52c AA |
5922 | /* management unit setup the phy already? */ |
5923 | if (np->mac_in_use && | |
5924 | ((readl(base + NvRegTransmitterControl) & NVREG_XMITCTL_SYNC_MASK) == | |
5925 | NVREG_XMITCTL_SYNC_PHY_INIT)) { | |
5926 | /* phy is inited by mgmt unit */ | |
5927 | phyinitialized = 1; | |
cac1c52c AA |
5928 | } else { |
5929 | /* we need to init the phy */ | |
7e680c22 AA |
5930 | } |
5931 | } | |
5932 | } | |
5933 | ||
1da177e4 | 5934 | /* find a suitable phy */ |
7a33e45a | 5935 | for (i = 1; i <= 32; i++) { |
1da177e4 | 5936 | int id1, id2; |
7a33e45a | 5937 | int phyaddr = i & 0x1F; |
1da177e4 LT |
5938 | |
5939 | spin_lock_irq(&np->lock); | |
7a33e45a | 5940 | id1 = mii_rw(dev, phyaddr, MII_PHYSID1, MII_READ); |
1da177e4 LT |
5941 | spin_unlock_irq(&np->lock); |
5942 | if (id1 < 0 || id1 == 0xffff) | |
5943 | continue; | |
5944 | spin_lock_irq(&np->lock); | |
7a33e45a | 5945 | id2 = mii_rw(dev, phyaddr, MII_PHYSID2, MII_READ); |
1da177e4 LT |
5946 | spin_unlock_irq(&np->lock); |
5947 | if (id2 < 0 || id2 == 0xffff) | |
5948 | continue; | |
5949 | ||
edf7e5ec | 5950 | np->phy_model = id2 & PHYID2_MODEL_MASK; |
1da177e4 LT |
5951 | id1 = (id1 & PHYID1_OUI_MASK) << PHYID1_OUI_SHFT; |
5952 | id2 = (id2 & PHYID2_OUI_MASK) >> PHYID2_OUI_SHFT; | |
7a33e45a | 5953 | np->phyaddr = phyaddr; |
1da177e4 | 5954 | np->phy_oui = id1 | id2; |
9f3f7910 AA |
5955 | |
5956 | /* Realtek hardcoded phy id1 to all zero's on certain phys */ | |
5957 | if (np->phy_oui == PHY_OUI_REALTEK2) | |
5958 | np->phy_oui = PHY_OUI_REALTEK; | |
5959 | /* Setup phy revision for Realtek */ | |
5960 | if (np->phy_oui == PHY_OUI_REALTEK && np->phy_model == PHY_MODEL_REALTEK_8211) | |
5961 | np->phy_rev = mii_rw(dev, phyaddr, MII_RESV1, MII_READ) & PHY_REV_MASK; | |
5962 | ||
1da177e4 LT |
5963 | break; |
5964 | } | |
7a33e45a | 5965 | if (i == 33) { |
b2ba08e6 | 5966 | dev_info(&pci_dev->dev, "open: Could not find a valid PHY\n"); |
eafa59f6 | 5967 | goto out_error; |
1da177e4 | 5968 | } |
f3b197ac | 5969 | |
7e680c22 AA |
5970 | if (!phyinitialized) { |
5971 | /* reset it */ | |
5972 | phy_init(dev); | |
f35723ec AA |
5973 | } else { |
5974 | /* see if it is a gigabit phy */ | |
5975 | u32 mii_status = mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
78aea4fc | 5976 | if (mii_status & PHY_GIGABIT) |
f35723ec | 5977 | np->gigabit = PHY_GIGABIT; |
7e680c22 | 5978 | } |
1da177e4 LT |
5979 | |
5980 | /* set default link speed settings */ | |
5981 | np->linkspeed = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
5982 | np->duplex = 0; | |
5983 | np->autoneg = 1; | |
5984 | ||
5985 | err = register_netdev(dev); | |
5986 | if (err) { | |
b2ba08e6 | 5987 | dev_info(&pci_dev->dev, "unable to register netdev: %d\n", err); |
eafa59f6 | 5988 | goto out_error; |
1da177e4 | 5989 | } |
3f88ce49 | 5990 | |
3f0a1b58 | 5991 | netif_carrier_off(dev); |
5992 | ||
5993 | /* Some NICs freeze when TX pause is enabled while NIC is | |
5994 | * down, and this stays across warm reboots. The sequence | |
5995 | * below should be enough to recover from that state. | |
5996 | */ | |
5997 | nv_update_pause(dev, 0); | |
5998 | nv_start_tx(dev); | |
5999 | nv_stop_tx(dev); | |
6000 | ||
9331db4f JP |
6001 | if (id->driver_data & DEV_HAS_VLAN) |
6002 | nv_vlan_mode(dev, dev->features); | |
0891b0e0 | 6003 | |
b2ba08e6 JP |
6004 | dev_info(&pci_dev->dev, "ifname %s, PHY OUI 0x%x @ %d, addr %pM\n", |
6005 | dev->name, np->phy_oui, np->phyaddr, dev->dev_addr); | |
6006 | ||
e19df76a | 6007 | dev_info(&pci_dev->dev, "%s%s%s%s%s%s%s%s%s%s%sdesc-v%u\n", |
b2ba08e6 JP |
6008 | dev->features & NETIF_F_HIGHDMA ? "highdma " : "", |
6009 | dev->features & (NETIF_F_IP_CSUM | NETIF_F_SG) ? | |
78aea4fc | 6010 | "csum " : "", |
f646968f PM |
6011 | dev->features & (NETIF_F_HW_VLAN_CTAG_RX | |
6012 | NETIF_F_HW_VLAN_CTAG_TX) ? | |
78aea4fc | 6013 | "vlan " : "", |
e19df76a SH |
6014 | dev->features & (NETIF_F_LOOPBACK) ? |
6015 | "loopback " : "", | |
b2ba08e6 JP |
6016 | id->driver_data & DEV_HAS_POWER_CNTRL ? "pwrctl " : "", |
6017 | id->driver_data & DEV_HAS_MGMT_UNIT ? "mgmt " : "", | |
6018 | id->driver_data & DEV_NEED_TIMERIRQ ? "timirq " : "", | |
6019 | np->gigabit == PHY_GIGABIT ? "gbit " : "", | |
6020 | np->need_linktimer ? "lnktim " : "", | |
6021 | np->msi_flags & NV_MSI_CAPABLE ? "msi " : "", | |
6022 | np->msi_flags & NV_MSI_X_CAPABLE ? "msi-x " : "", | |
6023 | np->desc_ver); | |
1da177e4 LT |
6024 | |
6025 | return 0; | |
6026 | ||
eafa59f6 | 6027 | out_error: |
7e680c22 AA |
6028 | if (phystate_orig) |
6029 | writel(phystate|NVREG_ADAPTCTL_RUNNING, base + NvRegAdapterControl); | |
eafa59f6 AA |
6030 | out_freering: |
6031 | free_rings(dev); | |
1da177e4 LT |
6032 | out_unmap: |
6033 | iounmap(get_hwbase(dev)); | |
6034 | out_relreg: | |
6035 | pci_release_regions(pci_dev); | |
6036 | out_disable: | |
6037 | pci_disable_device(pci_dev); | |
6038 | out_free: | |
6039 | free_netdev(dev); | |
6040 | out: | |
6041 | return err; | |
6042 | } | |
6043 | ||
9f3f7910 AA |
6044 | static void nv_restore_phy(struct net_device *dev) |
6045 | { | |
6046 | struct fe_priv *np = netdev_priv(dev); | |
6047 | u16 phy_reserved, mii_control; | |
6048 | ||
6049 | if (np->phy_oui == PHY_OUI_REALTEK && | |
6050 | np->phy_model == PHY_MODEL_REALTEK_8201 && | |
6051 | phy_cross == NV_CROSSOVER_DETECTION_DISABLED) { | |
6052 | mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT3); | |
6053 | phy_reserved = mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG2, MII_READ); | |
6054 | phy_reserved &= ~PHY_REALTEK_INIT_MSK1; | |
6055 | phy_reserved |= PHY_REALTEK_INIT8; | |
6056 | mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG2, phy_reserved); | |
6057 | mii_rw(dev, np->phyaddr, PHY_REALTEK_INIT_REG1, PHY_REALTEK_INIT1); | |
6058 | ||
6059 | /* restart auto negotiation */ | |
6060 | mii_control = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
6061 | mii_control |= (BMCR_ANRESTART | BMCR_ANENABLE); | |
6062 | mii_rw(dev, np->phyaddr, MII_BMCR, mii_control); | |
6063 | } | |
6064 | } | |
6065 | ||
f55c21fd | 6066 | static void nv_restore_mac_addr(struct pci_dev *pci_dev) |
1da177e4 LT |
6067 | { |
6068 | struct net_device *dev = pci_get_drvdata(pci_dev); | |
f1489653 AA |
6069 | struct fe_priv *np = netdev_priv(dev); |
6070 | u8 __iomem *base = get_hwbase(dev); | |
1da177e4 | 6071 | |
f1489653 AA |
6072 | /* special op: write back the misordered MAC address - otherwise |
6073 | * the next nv_probe would see a wrong address. | |
6074 | */ | |
6075 | writel(np->orig_mac[0], base + NvRegMacAddrA); | |
6076 | writel(np->orig_mac[1], base + NvRegMacAddrB); |