projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branch 'spi/fix/atmel' into spi-linus
[deliverable/linux.git] / drivers / net / ethernet / sfc / nic.h
CommitLineData
8ceee660 1/****************************************************************************
f7a6d2c4 2 * Driver for Solarflare network controllers and boards
8ceee660 3 * Copyright 2005-2006 Fen Systems Ltd.
f7a6d2c4 4 * Copyright 2006-2013 Solarflare Communications Inc.
8ceee660
BH		 5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation, incorporated herein by reference.
9 */
10
744093c9
BH		 11#ifndef EFX_NIC_H
12#define EFX_NIC_H
8ceee660 13
7c236c43 14#include <linux/net_tstamp.h>
5c16a96c 15#include <linux/i2c-algo-bit.h>
8ceee660 16#include "net_driver.h"
177dfcd8 17#include "efx.h"
8880f4ec 18#include "mcdi.h"
8ceee660 19
daeda630
BH		 20enum {
21 EFX_REV_FALCON_A0 = 0,
22 EFX_REV_FALCON_A1 = 1,
23 EFX_REV_FALCON_B0 = 2,
8880f4ec 24 EFX_REV_SIENA_A0 = 3,
8127d661 25 EFX_REV_HUNT_A0 = 4,
8ceee660
BH		 26};
27
daeda630 28static inline int efx_nic_rev(struct efx_nic *efx)
55668611 29{
daeda630 30 return efx->type->revision;
55668611 31}
8ceee660 32
86094f7f 33extern u32 efx_farch_fpga_ver(struct efx_nic *efx);
152b6a62
BH		 34
35/* NIC has two interlinked PCI functions for the same port. */
36static inline bool efx_nic_is_dual_func(struct efx_nic *efx)
37{
38 return efx_nic_rev(efx) < EFX_REV_FALCON_B0;
39}
40
86094f7f
BH		 41/* Read the current event from the event queue */
42static inline efx_qword_t *efx_event(struct efx_channel *channel,
43 unsigned int index)
44{
45 return ((efx_qword_t *) (channel->eventq.buf.addr)) +
46 (index & channel->eventq_mask);
47}
48
49/* See if an event is present
50 *
51 * We check both the high and low dword of the event for all ones. We
52 * wrote all ones when we cleared the event, and no valid event can
53 * have all ones in either its high or low dwords. This approach is
54 * robust against reordering.
55 *
56 * Note that using a single 64-bit comparison is incorrect; even
57 * though the CPU read will be atomic, the DMA write may not be.
58 */
59static inline int efx_event_present(efx_qword_t *event)
60{
61 return !(EFX_DWORD_IS_ALL_ONES(event->dword[0]) |
62 EFX_DWORD_IS_ALL_ONES(event->dword[1]));
63}
64
65/* Returns a pointer to the specified transmit descriptor in the TX
66 * descriptor queue belonging to the specified channel.
67 */
68static inline efx_qword_t *
69efx_tx_desc(struct efx_tx_queue *tx_queue, unsigned int index)
70{
71 return ((efx_qword_t *) (tx_queue->txd.buf.addr)) + index;
72}
73
74/* Decide whether to push a TX descriptor to the NIC vs merely writing
75 * the doorbell. This can reduce latency when we are adding a single
76 * descriptor to an empty queue, but is otherwise pointless. Further,
77 * Falcon and Siena have hardware bugs (SF bug 33851) that may be
78 * triggered if we don't check this.
79 */
80static inline bool efx_nic_may_push_tx_desc(struct efx_tx_queue *tx_queue,
81 unsigned int write_count)
82{
83 unsigned empty_read_count = ACCESS_ONCE(tx_queue->empty_read_count);
84
85 if (empty_read_count == 0)
86 return false;
87
88 tx_queue->empty_read_count = 0;
89 return ((empty_read_count ^ write_count) & ~EFX_EMPTY_COUNT_VALID) == 0
90 && tx_queue->write_count - write_count == 1;
91}
92
93/* Returns a pointer to the specified descriptor in the RX descriptor queue */
94static inline efx_qword_t *
95efx_rx_desc(struct efx_rx_queue *rx_queue, unsigned int index)
96{
97 return ((efx_qword_t *) (rx_queue->rxd.buf.addr)) + index;
98}
99
c1c4f453
BH		 100enum {
101 PHY_TYPE_NONE = 0,
102 PHY_TYPE_TXC43128 = 1,
103 PHY_TYPE_88E1111 = 2,
104 PHY_TYPE_SFX7101 = 3,
105 PHY_TYPE_QT2022C2 = 4,
106 PHY_TYPE_PM8358 = 6,
107 PHY_TYPE_SFT9001A = 8,
108 PHY_TYPE_QT2025C = 9,
109 PHY_TYPE_SFT9001B = 10,
110};
111
112#define FALCON_XMAC_LOOPBACKS \
113 ((1 << LOOPBACK_XGMII) | \
114 (1 << LOOPBACK_XGXS) | \
115 (1 << LOOPBACK_XAUI))
116
5b6262d0
BH		 117/* Alignment of PCIe DMA boundaries (4KB) */
118#define EFX_PAGE_SIZE 4096
119/* Size and alignment of buffer table entries (same) */
120#define EFX_BUF_SIZE EFX_PAGE_SIZE
121
3759433d 122/**
44838a44
BH		 123 * struct falcon_board_type - board operations and type information
124 * @id: Board type id, as found in NVRAM
3759433d
BH		 125 * @init: Allocate resources and initialise peripheral hardware
126 * @init_phy: Do board-specific PHY initialisation
44838a44 127 * @fini: Shut down hardware and free resources
3759433d
BH		 128 * @set_id_led: Set state of identifying LED or revert to automatic function
129 * @monitor: Board-specific health check function
44838a44
BH		 130 */
131struct falcon_board_type {
132 u8 id;
44838a44
BH		 133 int (*init) (struct efx_nic *nic);
134 void (*init_phy) (struct efx_nic *efx);
135 void (*fini) (struct efx_nic *nic);
136 void (*set_id_led) (struct efx_nic *efx, enum efx_led_mode mode);
137 int (*monitor) (struct efx_nic *nic);
138};
139
140/**
141 * struct falcon_board - board information
142 * @type: Type of board
143 * @major: Major rev. ('A', 'B' ...)
144 * @minor: Minor rev. (0, 1, ...)
e775fb93
BH		 145 * @i2c_adap: I2C adapter for on-board peripherals
146 * @i2c_data: Data for bit-banging algorithm
3759433d
BH		 147 * @hwmon_client: I2C client for hardware monitor
148 * @ioexp_client: I2C client for power/port control
149 */
150struct falcon_board {
44838a44 151 const struct falcon_board_type *type;
3759433d
BH		 152 int major;
153 int minor;
e775fb93
BH		 154 struct i2c_adapter i2c_adap;
155 struct i2c_algo_bit_data i2c_data;
3759433d
BH		 156 struct i2c_client *hwmon_client, *ioexp_client;
157};
158
45a3fd55
BH		 159/**
160 * struct falcon_spi_device - a Falcon SPI (Serial Peripheral Interface) device
161 * @device_id: Controller's id for the device
162 * @size: Size (in bytes)
163 * @addr_len: Number of address bytes in read/write commands
164 * @munge_address: Flag whether addresses should be munged.
165 * Some devices with 9-bit addresses (e.g. AT25040A EEPROM)
166 * use bit 3 of the command byte as address bit A8, rather
167 * than having a two-byte address. If this flag is set, then
168 * commands should be munged in this way.
169 * @erase_command: Erase command (or 0 if sector erase not needed).
170 * @erase_size: Erase sector size (in bytes)
171 * Erase commands affect sectors with this size and alignment.
172 * This must be a power of two.
173 * @block_size: Write block size (in bytes).
174 * Write commands are limited to blocks with this size and alignment.
175 */
176struct falcon_spi_device {
177 int device_id;
178 unsigned int size;
179 unsigned int addr_len;
180 unsigned int munge_address:1;
181 u8 erase_command;
182 unsigned int erase_size;
183 unsigned int block_size;
184};
185
186static inline bool falcon_spi_present(const struct falcon_spi_device *spi)
187{
188 return spi->size != 0;
189}
190
cd0ecc9a
BH		 191enum {
192 FALCON_STAT_tx_bytes,
193 FALCON_STAT_tx_packets,
194 FALCON_STAT_tx_pause,
195 FALCON_STAT_tx_control,
196 FALCON_STAT_tx_unicast,
197 FALCON_STAT_tx_multicast,
198 FALCON_STAT_tx_broadcast,
199 FALCON_STAT_tx_lt64,
200 FALCON_STAT_tx_64,
201 FALCON_STAT_tx_65_to_127,
202 FALCON_STAT_tx_128_to_255,
203 FALCON_STAT_tx_256_to_511,
204 FALCON_STAT_tx_512_to_1023,
205 FALCON_STAT_tx_1024_to_15xx,
206 FALCON_STAT_tx_15xx_to_jumbo,
207 FALCON_STAT_tx_gtjumbo,
208 FALCON_STAT_tx_non_tcpudp,
209 FALCON_STAT_tx_mac_src_error,
210 FALCON_STAT_tx_ip_src_error,
211 FALCON_STAT_rx_bytes,
212 FALCON_STAT_rx_good_bytes,
213 FALCON_STAT_rx_bad_bytes,
214 FALCON_STAT_rx_packets,
215 FALCON_STAT_rx_good,
216 FALCON_STAT_rx_bad,
217 FALCON_STAT_rx_pause,
218 FALCON_STAT_rx_control,
219 FALCON_STAT_rx_unicast,
220 FALCON_STAT_rx_multicast,
221 FALCON_STAT_rx_broadcast,
222 FALCON_STAT_rx_lt64,
223 FALCON_STAT_rx_64,
224 FALCON_STAT_rx_65_to_127,
225 FALCON_STAT_rx_128_to_255,
226 FALCON_STAT_rx_256_to_511,
227 FALCON_STAT_rx_512_to_1023,
228 FALCON_STAT_rx_1024_to_15xx,
229 FALCON_STAT_rx_15xx_to_jumbo,
230 FALCON_STAT_rx_gtjumbo,
231 FALCON_STAT_rx_bad_lt64,
232 FALCON_STAT_rx_bad_gtjumbo,
233 FALCON_STAT_rx_overflow,
234 FALCON_STAT_rx_symbol_error,
235 FALCON_STAT_rx_align_error,
236 FALCON_STAT_rx_length_error,
237 FALCON_STAT_rx_internal_error,
238 FALCON_STAT_rx_nodesc_drop_cnt,
239 FALCON_STAT_COUNT
240};
241
5c16a96c
BH		 242/**
243 * struct falcon_nic_data - Falcon NIC state
8986352a 244 * @pci_dev2: Secondary function of Falcon A
3759433d 245 * @board: Board state and functions
cd0ecc9a 246 * @stats: Hardware statistics
55edc6e6
BH		 247 * @stats_disable_count: Nest count for disabling statistics fetches
248 * @stats_pending: Is there a pending DMA of MAC statistics.
249 * @stats_timer: A timer for regularly fetching MAC statistics.
4de92180
BH		 250 * @spi_flash: SPI flash device
251 * @spi_eeprom: SPI EEPROM device
252 * @spi_lock: SPI bus lock
4833f02a 253 * @mdio_lock: MDIO bus lock
cef68bde 254 * @xmac_poll_required: XMAC link state needs polling
5c16a96c
BH		 255 */
256struct falcon_nic_data {
257 struct pci_dev *pci_dev2;
3759433d 258 struct falcon_board board;
cd0ecc9a 259 u64 stats[FALCON_STAT_COUNT];
55edc6e6
BH		 260 unsigned int stats_disable_count;
261 bool stats_pending;
262 struct timer_list stats_timer;
ecd0a6f0
BH		 263 struct falcon_spi_device spi_flash;
264 struct falcon_spi_device spi_eeprom;
4de92180 265 struct mutex spi_lock;
4833f02a 266 struct mutex mdio_lock;
cef68bde 267 bool xmac_poll_required;
5c16a96c
BH		 268};
269
278c0621
BH		 270static inline struct falcon_board *falcon_board(struct efx_nic *efx)
271{
3759433d
BH		 272 struct falcon_nic_data *data = efx->nic_data;
273 return &data->board;
278c0621
BH		 274}
275
cd0ecc9a
BH		 276enum {
277 SIENA_STAT_tx_bytes,
278 SIENA_STAT_tx_good_bytes,
279 SIENA_STAT_tx_bad_bytes,
280 SIENA_STAT_tx_packets,
281 SIENA_STAT_tx_bad,
282 SIENA_STAT_tx_pause,
283 SIENA_STAT_tx_control,
284 SIENA_STAT_tx_unicast,
285 SIENA_STAT_tx_multicast,
286 SIENA_STAT_tx_broadcast,
287 SIENA_STAT_tx_lt64,
288 SIENA_STAT_tx_64,
289 SIENA_STAT_tx_65_to_127,
290 SIENA_STAT_tx_128_to_255,
291 SIENA_STAT_tx_256_to_511,
292 SIENA_STAT_tx_512_to_1023,
293 SIENA_STAT_tx_1024_to_15xx,
294 SIENA_STAT_tx_15xx_to_jumbo,
295 SIENA_STAT_tx_gtjumbo,
296 SIENA_STAT_tx_collision,
297 SIENA_STAT_tx_single_collision,
298 SIENA_STAT_tx_multiple_collision,
299 SIENA_STAT_tx_excessive_collision,
300 SIENA_STAT_tx_deferred,
301 SIENA_STAT_tx_late_collision,
302 SIENA_STAT_tx_excessive_deferred,
303 SIENA_STAT_tx_non_tcpudp,
304 SIENA_STAT_tx_mac_src_error,
305 SIENA_STAT_tx_ip_src_error,
306 SIENA_STAT_rx_bytes,
307 SIENA_STAT_rx_good_bytes,
308 SIENA_STAT_rx_bad_bytes,
309 SIENA_STAT_rx_packets,
310 SIENA_STAT_rx_good,
311 SIENA_STAT_rx_bad,
312 SIENA_STAT_rx_pause,
313 SIENA_STAT_rx_control,
314 SIENA_STAT_rx_unicast,
315 SIENA_STAT_rx_multicast,
316 SIENA_STAT_rx_broadcast,
317 SIENA_STAT_rx_lt64,
318 SIENA_STAT_rx_64,
319 SIENA_STAT_rx_65_to_127,
320 SIENA_STAT_rx_128_to_255,
321 SIENA_STAT_rx_256_to_511,
322 SIENA_STAT_rx_512_to_1023,
323 SIENA_STAT_rx_1024_to_15xx,
324 SIENA_STAT_rx_15xx_to_jumbo,
325 SIENA_STAT_rx_gtjumbo,
326 SIENA_STAT_rx_bad_gtjumbo,
327 SIENA_STAT_rx_overflow,
328 SIENA_STAT_rx_false_carrier,
329 SIENA_STAT_rx_symbol_error,
330 SIENA_STAT_rx_align_error,
331 SIENA_STAT_rx_length_error,
332 SIENA_STAT_rx_internal_error,
333 SIENA_STAT_rx_nodesc_drop_cnt,
334 SIENA_STAT_COUNT
335};
336
8880f4ec
BH		 337/**
338 * struct siena_nic_data - Siena NIC state
8880f4ec 339 * @wol_filter_id: Wake-on-LAN packet filter id
cd0ecc9a 340 * @stats: Hardware statistics
8880f4ec
BH		 341 */
342struct siena_nic_data {
8880f4ec 343 int wol_filter_id;
cd0ecc9a 344 u64 stats[SIENA_STAT_COUNT];
8880f4ec
BH		 345};
346
8127d661
BH		 347enum {
348 EF10_STAT_tx_bytes,
349 EF10_STAT_tx_packets,
350 EF10_STAT_tx_pause,
351 EF10_STAT_tx_control,
352 EF10_STAT_tx_unicast,
353 EF10_STAT_tx_multicast,
354 EF10_STAT_tx_broadcast,
355 EF10_STAT_tx_lt64,
356 EF10_STAT_tx_64,
357 EF10_STAT_tx_65_to_127,
358 EF10_STAT_tx_128_to_255,
359 EF10_STAT_tx_256_to_511,
360 EF10_STAT_tx_512_to_1023,
361 EF10_STAT_tx_1024_to_15xx,
362 EF10_STAT_tx_15xx_to_jumbo,
363 EF10_STAT_rx_bytes,
364 EF10_STAT_rx_bytes_minus_good_bytes,
365 EF10_STAT_rx_good_bytes,
366 EF10_STAT_rx_bad_bytes,
367 EF10_STAT_rx_packets,
368 EF10_STAT_rx_good,
369 EF10_STAT_rx_bad,
370 EF10_STAT_rx_pause,
371 EF10_STAT_rx_control,
372 EF10_STAT_rx_unicast,
373 EF10_STAT_rx_multicast,
374 EF10_STAT_rx_broadcast,
375 EF10_STAT_rx_lt64,
376 EF10_STAT_rx_64,
377 EF10_STAT_rx_65_to_127,
378 EF10_STAT_rx_128_to_255,
379 EF10_STAT_rx_256_to_511,
380 EF10_STAT_rx_512_to_1023,
381 EF10_STAT_rx_1024_to_15xx,
382 EF10_STAT_rx_15xx_to_jumbo,
383 EF10_STAT_rx_gtjumbo,
384 EF10_STAT_rx_bad_gtjumbo,
385 EF10_STAT_rx_overflow,
386 EF10_STAT_rx_align_error,
387 EF10_STAT_rx_length_error,
388 EF10_STAT_rx_nodesc_drops,
389 EF10_STAT_COUNT
390};
391
392/**
393 * struct efx_ef10_nic_data - EF10 architecture NIC state
394 * @mcdi_buf: DMA buffer for MCDI
395 * @warm_boot_count: Last seen MC warm boot count
396 * @vi_base: Absolute index of first VI in this function
397 * @n_allocated_vis: Number of VIs allocated to this function
398 * @must_realloc_vis: Flag: VIs have yet to be reallocated after MC reboot
399 * @must_restore_filters: Flag: filters have yet to be restored after MC reboot
400 * @rx_rss_context: Firmware handle for our RSS context
401 * @stats: Hardware statistics
402 * @workaround_35388: Flag: firmware supports workaround for bug 35388
a915ccc9
BH		 403 * @must_check_datapath_caps: Flag: @datapath_caps needs to be revalidated
404 * after MC reboot
8127d661
BH		 405 * @datapath_caps: Capabilities of datapath firmware (FLAGS1 field of
406 * %MC_CMD_GET_CAPABILITIES response)
407 */
408struct efx_ef10_nic_data {
409 struct efx_buffer mcdi_buf;
410 u16 warm_boot_count;
411 unsigned int vi_base;
412 unsigned int n_allocated_vis;
413 bool must_realloc_vis;
414 bool must_restore_filters;
415 u32 rx_rss_context;
416 u64 stats[EF10_STAT_COUNT];
417 bool workaround_35388;
a915ccc9 418 bool must_check_datapath_caps;
8127d661
BH		 419 u32 datapath_caps;
420};
421
cd2d5b52
BH		 422/*
423 * On the SFC9000 family each port is associated with 1 PCI physical
424 * function (PF) handled by sfc and a configurable number of virtual
425 * functions (VFs) that may be handled by some other driver, often in
426 * a VM guest. The queue pointer registers are mapped in both PF and
427 * VF BARs such that an 8K region provides access to a single RX, TX
428 * and event queue (collectively a Virtual Interface, VI or VNIC).
429 *
430 * The PF has access to all 1024 VIs while VFs are mapped to VIs
431 * according to VI_BASE and VI_SCALE: VF i has access to VIs numbered
432 * in range [VI_BASE + i << VI_SCALE, VI_BASE + i + 1 << VI_SCALE).
433 * The number of VIs and the VI_SCALE value are configurable but must
434 * be established at boot time by firmware.
435 */
436
437/* Maximum VI_SCALE parameter supported by Siena */
438#define EFX_VI_SCALE_MAX 6
439/* Base VI to use for SR-IOV. Must be aligned to (1 << EFX_VI_SCALE_MAX),
440 * so this is the smallest allowed value. */
441#define EFX_VI_BASE 128U
442/* Maximum number of VFs allowed */
443#define EFX_VF_COUNT_MAX 127
444/* Limit EVQs on VFs to be only 8k to reduce buffer table reservation */
445#define EFX_MAX_VF_EVQ_SIZE 8192UL
446/* The number of buffer table entries reserved for each VI on a VF */
447#define EFX_VF_BUFTBL_PER_VI \
448 ((EFX_MAX_VF_EVQ_SIZE + 2 * EFX_MAX_DMAQ_SIZE) * \
449 sizeof(efx_qword_t) / EFX_BUF_SIZE)
450
451#ifdef CONFIG_SFC_SRIOV
452
453static inline bool efx_sriov_wanted(struct efx_nic *efx)
454{
455 return efx->vf_count != 0;
456}
457static inline bool efx_sriov_enabled(struct efx_nic *efx)
458{
459 return efx->vf_init_count != 0;
460}
461static inline unsigned int efx_vf_size(struct efx_nic *efx)
462{
463 return 1 << efx->vi_scale;
464}
465
466extern int efx_init_sriov(void);
467extern void efx_sriov_probe(struct efx_nic *efx);
468extern int efx_sriov_init(struct efx_nic *efx);
469extern void efx_sriov_mac_address_changed(struct efx_nic *efx);
470extern void efx_sriov_tx_flush_done(struct efx_nic *efx, efx_qword_t *event);
471extern void efx_sriov_rx_flush_done(struct efx_nic *efx, efx_qword_t *event);
472extern void efx_sriov_event(struct efx_channel *channel, efx_qword_t *event);
473extern void efx_sriov_desc_fetch_err(struct efx_nic *efx, unsigned dmaq);
474extern void efx_sriov_flr(struct efx_nic *efx, unsigned flr);
475extern void efx_sriov_reset(struct efx_nic *efx);
476extern void efx_sriov_fini(struct efx_nic *efx);
477extern void efx_fini_sriov(void);
478
479#else
480
481static inline bool efx_sriov_wanted(struct efx_nic *efx) { return false; }
482static inline bool efx_sriov_enabled(struct efx_nic *efx) { return false; }
483static inline unsigned int efx_vf_size(struct efx_nic *efx) { return 0; }
484
485static inline int efx_init_sriov(void) { return 0; }
486static inline void efx_sriov_probe(struct efx_nic *efx) {}
487static inline int efx_sriov_init(struct efx_nic *efx) { return -EOPNOTSUPP; }
488static inline void efx_sriov_mac_address_changed(struct efx_nic *efx) {}
489static inline void efx_sriov_tx_flush_done(struct efx_nic *efx,
490 efx_qword_t *event) {}
491static inline void efx_sriov_rx_flush_done(struct efx_nic *efx,
492 efx_qword_t *event) {}
493static inline void efx_sriov_event(struct efx_channel *channel,
494 efx_qword_t *event) {}
495static inline void efx_sriov_desc_fetch_err(struct efx_nic *efx, unsigned dmaq) {}
496static inline void efx_sriov_flr(struct efx_nic *efx, unsigned flr) {}
497static inline void efx_sriov_reset(struct efx_nic *efx) {}
498static inline void efx_sriov_fini(struct efx_nic *efx) {}
499static inline void efx_fini_sriov(void) {}
500
501#endif
502
503extern int efx_sriov_set_vf_mac(struct net_device *dev, int vf, u8 *mac);
504extern int efx_sriov_set_vf_vlan(struct net_device *dev, int vf,
505 u16 vlan, u8 qos);
506extern int efx_sriov_get_vf_config(struct net_device *dev, int vf,
507 struct ifla_vf_info *ivf);
508extern int efx_sriov_set_vf_spoofchk(struct net_device *net_dev, int vf,
509 bool spoofchk);
510
7c236c43 511struct ethtool_ts_info;
7c236c43
SH		 512extern void efx_ptp_probe(struct efx_nic *efx);
513extern int efx_ptp_ioctl(struct efx_nic *efx, struct ifreq *ifr, int cmd);
62ebac92
BH		 514extern void efx_ptp_get_ts_info(struct efx_nic *efx,
515 struct ethtool_ts_info *ts_info);
7c236c43
SH		 516extern bool efx_ptp_is_ptp_tx(struct efx_nic *efx, struct sk_buff *skb);
517extern int efx_ptp_tx(struct efx_nic *efx, struct sk_buff *skb);
518extern void efx_ptp_event(struct efx_nic *efx, efx_qword_t *ev);
7c236c43 519
6c8c2513 520extern const struct efx_nic_type falcon_a1_nic_type;
521extern const struct efx_nic_type falcon_b0_nic_type;
522extern const struct efx_nic_type siena_a0_nic_type;
8127d661 523extern const struct efx_nic_type efx_hunt_a0_nic_type;
8ceee660
BH		 524
525/**************************************************************************
526 *
527 * Externs
528 *
529 **************************************************************************
530 */
531
e41c11ee 532extern int falcon_probe_board(struct efx_nic *efx, u16 revision_info);
5087b54d 533
8ceee660 534/* TX data path */
86094f7f
BH		 535static inline int efx_nic_probe_tx(struct efx_tx_queue *tx_queue)
536{
537 return tx_queue->efx->type->tx_probe(tx_queue);
538}
539static inline void efx_nic_init_tx(struct efx_tx_queue *tx_queue)
540{
541 tx_queue->efx->type->tx_init(tx_queue);
542}
543static inline void efx_nic_remove_tx(struct efx_tx_queue *tx_queue)
544{
545 tx_queue->efx->type->tx_remove(tx_queue);
546}
547static inline void efx_nic_push_buffers(struct efx_tx_queue *tx_queue)
548{
549 tx_queue->efx->type->tx_write(tx_queue);
550}
8ceee660
BH		 551
552/* RX data path */
86094f7f
BH		 553static inline int efx_nic_probe_rx(struct efx_rx_queue *rx_queue)
554{
555 return rx_queue->efx->type->rx_probe(rx_queue);
556}
557static inline void efx_nic_init_rx(struct efx_rx_queue *rx_queue)
558{
559 rx_queue->efx->type->rx_init(rx_queue);
560}
561static inline void efx_nic_remove_rx(struct efx_rx_queue *rx_queue)
562{
563 rx_queue->efx->type->rx_remove(rx_queue);
564}
565static inline void efx_nic_notify_rx_desc(struct efx_rx_queue *rx_queue)
566{
567 rx_queue->efx->type->rx_write(rx_queue);
568}
569static inline void efx_nic_generate_fill_event(struct efx_rx_queue *rx_queue)
570{
571 rx_queue->efx->type->rx_defer_refill(rx_queue);
572}
8ceee660
BH		 573
574/* Event data path */
86094f7f
BH		 575static inline int efx_nic_probe_eventq(struct efx_channel *channel)
576{
577 return channel->efx->type->ev_probe(channel);
578}
261e4d96 579static inline int efx_nic_init_eventq(struct efx_channel *channel)
86094f7f 580{
261e4d96 581 return channel->efx->type->ev_init(channel);
86094f7f
BH		 582}
583static inline void efx_nic_fini_eventq(struct efx_channel *channel)
584{
585 channel->efx->type->ev_fini(channel);
586}
587static inline void efx_nic_remove_eventq(struct efx_channel *channel)
588{
589 channel->efx->type->ev_remove(channel);
590}
591static inline int
592efx_nic_process_eventq(struct efx_channel *channel, int quota)
593{
594 return channel->efx->type->ev_process(channel, quota);
595}
596static inline void efx_nic_eventq_read_ack(struct efx_channel *channel)
597{
598 channel->efx->type->ev_read_ack(channel);
599}
600extern void efx_nic_event_test_start(struct efx_channel *channel);
601
602/* Falcon/Siena queue operations */
603extern int efx_farch_tx_probe(struct efx_tx_queue *tx_queue);
604extern void efx_farch_tx_init(struct efx_tx_queue *tx_queue);
605extern void efx_farch_tx_fini(struct efx_tx_queue *tx_queue);
606extern void efx_farch_tx_remove(struct efx_tx_queue *tx_queue);
607extern void efx_farch_tx_write(struct efx_tx_queue *tx_queue);
608extern int efx_farch_rx_probe(struct efx_rx_queue *rx_queue);
609extern void efx_farch_rx_init(struct efx_rx_queue *rx_queue);
610extern void efx_farch_rx_fini(struct efx_rx_queue *rx_queue);
611extern void efx_farch_rx_remove(struct efx_rx_queue *rx_queue);
612extern void efx_farch_rx_write(struct efx_rx_queue *rx_queue);
613extern void efx_farch_rx_defer_refill(struct efx_rx_queue *rx_queue);
614extern int efx_farch_ev_probe(struct efx_channel *channel);
261e4d96 615extern int efx_farch_ev_init(struct efx_channel *channel);
86094f7f
BH		 616extern void efx_farch_ev_fini(struct efx_channel *channel);
617extern void efx_farch_ev_remove(struct efx_channel *channel);
618extern int efx_farch_ev_process(struct efx_channel *channel, int quota);
619extern void efx_farch_ev_read_ack(struct efx_channel *channel);
620extern void efx_farch_ev_test_generate(struct efx_channel *channel);
621
add72477
BH		 622/* Falcon/Siena filter operations */
623extern int efx_farch_filter_table_probe(struct efx_nic *efx);
624extern void efx_farch_filter_table_restore(struct efx_nic *efx);
625extern void efx_farch_filter_table_remove(struct efx_nic *efx);
626extern void efx_farch_filter_update_rx_scatter(struct efx_nic *efx);
627extern s32 efx_farch_filter_insert(struct efx_nic *efx,
628 struct efx_filter_spec *spec, bool replace);
629extern int efx_farch_filter_remove_safe(struct efx_nic *efx,
630 enum efx_filter_priority priority,
631 u32 filter_id);
632extern int efx_farch_filter_get_safe(struct efx_nic *efx,
633 enum efx_filter_priority priority,
634 u32 filter_id, struct efx_filter_spec *);
635extern void efx_farch_filter_clear_rx(struct efx_nic *efx,
636 enum efx_filter_priority priority);
637extern u32 efx_farch_filter_count_rx_used(struct efx_nic *efx,
638 enum efx_filter_priority priority);
639extern u32 efx_farch_filter_get_rx_id_limit(struct efx_nic *efx);
640extern s32 efx_farch_filter_get_rx_ids(struct efx_nic *efx,
641 enum efx_filter_priority priority,
642 u32 *buf, u32 size);
643#ifdef CONFIG_RFS_ACCEL
644extern s32 efx_farch_filter_rfs_insert(struct efx_nic *efx,
645 struct efx_filter_spec *spec);
646extern bool efx_farch_filter_rfs_expire_one(struct efx_nic *efx, u32 flow_id,
647 unsigned int index);
648#endif
964e6135 649extern void efx_farch_filter_sync_rx_mode(struct efx_nic *efx);
add72477 650
d4fabcc8 651extern bool efx_nic_event_present(struct efx_channel *channel);
8ceee660 652
b7f514af
BH		 653/* Some statistics are computed as A - B where A and B each increase
654 * linearly with some hardware counter(s) and the counters are read
655 * asynchronously. If the counters contributing to B are always read
656 * after those contributing to A, the computed value may be lower than
657 * the true value by some variable amount, and may decrease between
658 * subsequent computations.
659 *
660 * We should never allow statistics to decrease or to exceed the true
661 * value. Since the computed value will never be greater than the
662 * true value, we can achieve this by only storing the computed value
663 * when it increases.
664 */
665static inline void efx_update_diff_stat(u64 *stat, u64 diff)
666{
667 if ((s64)(diff - *stat) > 0)
668 *stat = diff;
669}
670
86094f7f 671/* Interrupts */
152b6a62 672extern int efx_nic_init_interrupt(struct efx_nic *efx);
eee6f6a9 673extern void efx_nic_irq_test_start(struct efx_nic *efx);
152b6a62 674extern void efx_nic_fini_interrupt(struct efx_nic *efx);
86094f7f
BH		 675
676/* Falcon/Siena interrupts */
677extern void efx_farch_irq_enable_master(struct efx_nic *efx);
678extern void efx_farch_irq_test_generate(struct efx_nic *efx);
679extern void efx_farch_irq_disable_master(struct efx_nic *efx);
680extern irqreturn_t efx_farch_msi_interrupt(int irq, void *dev_id);
681extern irqreturn_t efx_farch_legacy_interrupt(int irq, void *dev_id);
682extern irqreturn_t efx_farch_fatal_interrupt(struct efx_nic *efx);
152b6a62 683
eee6f6a9
BH		 684static inline int efx_nic_event_test_irq_cpu(struct efx_channel *channel)
685{
dd40781e 686 return ACCESS_ONCE(channel->event_test_cpu);
eee6f6a9
BH		 687}
688static inline int efx_nic_irq_test_irq_cpu(struct efx_nic *efx)
689{
690 return ACCESS_ONCE(efx->last_irq_cpu);
691}
692
8ceee660 693/* Global Resources */
86094f7f 694extern int efx_nic_flush_queues(struct efx_nic *efx);
d5e8cc6c 695extern void siena_prepare_flush(struct efx_nic *efx);
86094f7f 696extern int efx_farch_fini_dmaq(struct efx_nic *efx);
d5e8cc6c 697extern void siena_finish_flush(struct efx_nic *efx);
55edc6e6
BH		 698extern void falcon_start_nic_stats(struct efx_nic *efx);
699extern void falcon_stop_nic_stats(struct efx_nic *efx);
8ceee660 700extern int falcon_reset_xaui(struct efx_nic *efx);
86094f7f
BH		 701extern void efx_farch_dimension_resources(struct efx_nic *efx, unsigned sram_lim_qw);
702extern void efx_farch_init_common(struct efx_nic *efx);
8127d661 703extern void efx_ef10_handle_drain_event(struct efx_nic *efx);
86094f7f
BH		 704static inline void efx_nic_push_rx_indir_table(struct efx_nic *efx)
705{
706 efx->type->rx_push_indir_table(efx);
707}
708extern void efx_farch_rx_push_indir_table(struct efx_nic *efx);
152b6a62
BH		 709
710int efx_nic_alloc_buffer(struct efx_nic *efx, struct efx_buffer *buffer,
0d19a540 711 unsigned int len, gfp_t gfp_flags);
152b6a62 712void efx_nic_free_buffer(struct efx_nic *efx, struct efx_buffer *buffer);
8ceee660 713
8c8661e4 714/* Tests */
86094f7f 715struct efx_farch_register_test {
152b6a62
BH		 716 unsigned address;
717 efx_oword_t mask;
718};
86094f7f
BH		 719extern int efx_farch_test_registers(struct efx_nic *efx,
720 const struct efx_farch_register_test *regs,
721 size_t n_regs);
8c8661e4 722
5b98c1bf
BH		 723extern size_t efx_nic_get_regs_len(struct efx_nic *efx);
724extern void efx_nic_get_regs(struct efx_nic *efx, void *buf);
725
cd0ecc9a
BH		 726extern size_t
727efx_nic_describe_stats(const struct efx_hw_stat_desc *desc, size_t count,
728 const unsigned long *mask, u8 *names);
729extern void
730efx_nic_update_stats(const struct efx_hw_stat_desc *desc, size_t count,
731 const unsigned long *mask,
732 u64 *stats, const void *dma_buf, bool accumulate);
733
ab0115fc 734#define EFX_MAX_FLUSH_TIME 5000
8ceee660 735
86094f7f
BH		 736extern void efx_farch_generate_event(struct efx_nic *efx, unsigned int evq,
737 efx_qword_t *event);
8ceee660 738
744093c9 739#endif /* EFX_NIC_H */
Linux kernel - Deliverables
This page took 0.652689 seconds and 5 git commands to generate.