Commit | Line | Data |
---|---|---|
cd2d5b52 BH |
1 | /**************************************************************************** |
2 | * Driver for Solarflare Solarstorm network controllers and boards | |
3 | * Copyright 2010-2011 Solarflare Communications Inc. | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License version 2 as published | |
7 | * by the Free Software Foundation, incorporated herein by reference. | |
8 | */ | |
9 | #include <linux/pci.h> | |
10 | #include <linux/module.h> | |
11 | #include "net_driver.h" | |
12 | #include "efx.h" | |
13 | #include "nic.h" | |
14 | #include "io.h" | |
15 | #include "mcdi.h" | |
16 | #include "filter.h" | |
17 | #include "mcdi_pcol.h" | |
18 | #include "regs.h" | |
19 | #include "vfdi.h" | |
20 | ||
21 | /* Number of longs required to track all the VIs in a VF */ | |
22 | #define VI_MASK_LENGTH BITS_TO_LONGS(1 << EFX_VI_SCALE_MAX) | |
23 | ||
45078374 BH |
24 | /* Maximum number of RX queues supported */ |
25 | #define VF_MAX_RX_QUEUES 63 | |
26 | ||
cd2d5b52 BH |
27 | /** |
28 | * enum efx_vf_tx_filter_mode - TX MAC filtering behaviour | |
29 | * @VF_TX_FILTER_OFF: Disabled | |
30 | * @VF_TX_FILTER_AUTO: Enabled if MAC address assigned to VF and only | |
31 | * 2 TX queues allowed per VF. | |
32 | * @VF_TX_FILTER_ON: Enabled | |
33 | */ | |
34 | enum efx_vf_tx_filter_mode { | |
35 | VF_TX_FILTER_OFF, | |
36 | VF_TX_FILTER_AUTO, | |
37 | VF_TX_FILTER_ON, | |
38 | }; | |
39 | ||
40 | /** | |
41 | * struct efx_vf - Back-end resource and protocol state for a PCI VF | |
42 | * @efx: The Efx NIC owning this VF | |
43 | * @pci_rid: The PCI requester ID for this VF | |
44 | * @pci_name: The PCI name (formatted address) of this VF | |
45 | * @index: Index of VF within its port and PF. | |
46 | * @req: VFDI incoming request work item. Incoming USR_EV events are received | |
47 | * by the NAPI handler, but must be handled by executing MCDI requests | |
48 | * inside a work item. | |
49 | * @req_addr: VFDI incoming request DMA address (in VF's PCI address space). | |
50 | * @req_type: Expected next incoming (from VF) %VFDI_EV_TYPE member. | |
51 | * @req_seqno: Expected next incoming (from VF) %VFDI_EV_SEQ member. | |
52 | * @msg_seqno: Next %VFDI_EV_SEQ member to reply to VF. Protected by | |
53 | * @status_lock | |
54 | * @busy: VFDI request queued to be processed or being processed. Receiving | |
55 | * a VFDI request when @busy is set is an error condition. | |
56 | * @buf: Incoming VFDI requests are DMA from the VF into this buffer. | |
57 | * @buftbl_base: Buffer table entries for this VF start at this index. | |
58 | * @rx_filtering: Receive filtering has been requested by the VF driver. | |
59 | * @rx_filter_flags: The flags sent in the %VFDI_OP_INSERT_FILTER request. | |
60 | * @rx_filter_qid: VF relative qid for RX filter requested by VF. | |
61 | * @rx_filter_id: Receive MAC filter ID. Only one filter per VF is supported. | |
62 | * @tx_filter_mode: Transmit MAC filtering mode. | |
63 | * @tx_filter_id: Transmit MAC filter ID. | |
64 | * @addr: The MAC address and outer vlan tag of the VF. | |
65 | * @status_addr: VF DMA address of page for &struct vfdi_status updates. | |
66 | * @status_lock: Mutex protecting @msg_seqno, @status_addr, @addr, | |
67 | * @peer_page_addrs and @peer_page_count from simultaneous | |
68 | * updates by the VM and consumption by | |
69 | * efx_sriov_update_vf_addr() | |
70 | * @peer_page_addrs: Pointer to an array of guest pages for local addresses. | |
71 | * @peer_page_count: Number of entries in @peer_page_count. | |
72 | * @evq0_addrs: Array of guest pages backing evq0. | |
73 | * @evq0_count: Number of entries in @evq0_addrs. | |
74 | * @flush_waitq: wait queue used by %VFDI_OP_FINI_ALL_QUEUES handler | |
75 | * to wait for flush completions. | |
76 | * @txq_lock: Mutex for TX queue allocation. | |
77 | * @txq_mask: Mask of initialized transmit queues. | |
78 | * @txq_count: Number of initialized transmit queues. | |
79 | * @rxq_mask: Mask of initialized receive queues. | |
80 | * @rxq_count: Number of initialized receive queues. | |
81 | * @rxq_retry_mask: Mask or receive queues that need to be flushed again | |
82 | * due to flush failure. | |
83 | * @rxq_retry_count: Number of receive queues in @rxq_retry_mask. | |
84 | * @reset_work: Work item to schedule a VF reset. | |
85 | */ | |
86 | struct efx_vf { | |
87 | struct efx_nic *efx; | |
88 | unsigned int pci_rid; | |
89 | char pci_name[13]; /* dddd:bb:dd.f */ | |
90 | unsigned int index; | |
91 | struct work_struct req; | |
92 | u64 req_addr; | |
93 | int req_type; | |
94 | unsigned req_seqno; | |
95 | unsigned msg_seqno; | |
96 | bool busy; | |
97 | struct efx_buffer buf; | |
98 | unsigned buftbl_base; | |
99 | bool rx_filtering; | |
100 | enum efx_filter_flags rx_filter_flags; | |
101 | unsigned rx_filter_qid; | |
102 | int rx_filter_id; | |
103 | enum efx_vf_tx_filter_mode tx_filter_mode; | |
104 | int tx_filter_id; | |
105 | struct vfdi_endpoint addr; | |
106 | u64 status_addr; | |
107 | struct mutex status_lock; | |
108 | u64 *peer_page_addrs; | |
109 | unsigned peer_page_count; | |
110 | u64 evq0_addrs[EFX_MAX_VF_EVQ_SIZE * sizeof(efx_qword_t) / | |
111 | EFX_BUF_SIZE]; | |
112 | unsigned evq0_count; | |
113 | wait_queue_head_t flush_waitq; | |
114 | struct mutex txq_lock; | |
115 | unsigned long txq_mask[VI_MASK_LENGTH]; | |
116 | unsigned txq_count; | |
117 | unsigned long rxq_mask[VI_MASK_LENGTH]; | |
118 | unsigned rxq_count; | |
119 | unsigned long rxq_retry_mask[VI_MASK_LENGTH]; | |
120 | atomic_t rxq_retry_count; | |
121 | struct work_struct reset_work; | |
122 | }; | |
123 | ||
124 | struct efx_memcpy_req { | |
125 | unsigned int from_rid; | |
126 | void *from_buf; | |
127 | u64 from_addr; | |
128 | unsigned int to_rid; | |
129 | u64 to_addr; | |
130 | unsigned length; | |
131 | }; | |
132 | ||
133 | /** | |
134 | * struct efx_local_addr - A MAC address on the vswitch without a VF. | |
135 | * | |
136 | * Siena does not have a switch, so VFs can't transmit data to each | |
137 | * other. Instead the VFs must be made aware of the local addresses | |
138 | * on the vswitch, so that they can arrange for an alternative | |
139 | * software datapath to be used. | |
140 | * | |
141 | * @link: List head for insertion into efx->local_addr_list. | |
142 | * @addr: Ethernet address | |
143 | */ | |
144 | struct efx_local_addr { | |
145 | struct list_head link; | |
146 | u8 addr[ETH_ALEN]; | |
147 | }; | |
148 | ||
149 | /** | |
150 | * struct efx_endpoint_page - Page of vfdi_endpoint structures | |
151 | * | |
152 | * @link: List head for insertion into efx->local_page_list. | |
153 | * @ptr: Pointer to page. | |
154 | * @addr: DMA address of page. | |
155 | */ | |
156 | struct efx_endpoint_page { | |
157 | struct list_head link; | |
158 | void *ptr; | |
159 | dma_addr_t addr; | |
160 | }; | |
161 | ||
162 | /* Buffer table entries are reserved txq0,rxq0,evq0,txq1,rxq1,evq1 */ | |
163 | #define EFX_BUFTBL_TXQ_BASE(_vf, _qid) \ | |
164 | ((_vf)->buftbl_base + EFX_VF_BUFTBL_PER_VI * (_qid)) | |
165 | #define EFX_BUFTBL_RXQ_BASE(_vf, _qid) \ | |
166 | (EFX_BUFTBL_TXQ_BASE(_vf, _qid) + \ | |
167 | (EFX_MAX_DMAQ_SIZE * sizeof(efx_qword_t) / EFX_BUF_SIZE)) | |
168 | #define EFX_BUFTBL_EVQ_BASE(_vf, _qid) \ | |
169 | (EFX_BUFTBL_TXQ_BASE(_vf, _qid) + \ | |
170 | (2 * EFX_MAX_DMAQ_SIZE * sizeof(efx_qword_t) / EFX_BUF_SIZE)) | |
171 | ||
172 | #define EFX_FIELD_MASK(_field) \ | |
173 | ((1 << _field ## _WIDTH) - 1) | |
174 | ||
175 | /* VFs can only use this many transmit channels */ | |
176 | static unsigned int vf_max_tx_channels = 2; | |
177 | module_param(vf_max_tx_channels, uint, 0444); | |
178 | MODULE_PARM_DESC(vf_max_tx_channels, | |
179 | "Limit the number of TX channels VFs can use"); | |
180 | ||
181 | static int max_vfs = -1; | |
182 | module_param(max_vfs, int, 0444); | |
183 | MODULE_PARM_DESC(max_vfs, | |
184 | "Reduce the number of VFs initialized by the driver"); | |
185 | ||
186 | /* Workqueue used by VFDI communication. We can't use the global | |
187 | * workqueue because it may be running the VF driver's probe() | |
188 | * routine, which will be blocked there waiting for a VFDI response. | |
189 | */ | |
190 | static struct workqueue_struct *vfdi_workqueue; | |
191 | ||
192 | static unsigned abs_index(struct efx_vf *vf, unsigned index) | |
193 | { | |
194 | return EFX_VI_BASE + vf->index * efx_vf_size(vf->efx) + index; | |
195 | } | |
196 | ||
197 | static int efx_sriov_cmd(struct efx_nic *efx, bool enable, | |
198 | unsigned *vi_scale_out, unsigned *vf_total_out) | |
199 | { | |
200 | u8 inbuf[MC_CMD_SRIOV_IN_LEN]; | |
201 | u8 outbuf[MC_CMD_SRIOV_OUT_LEN]; | |
202 | unsigned vi_scale, vf_total; | |
203 | size_t outlen; | |
204 | int rc; | |
205 | ||
206 | MCDI_SET_DWORD(inbuf, SRIOV_IN_ENABLE, enable ? 1 : 0); | |
207 | MCDI_SET_DWORD(inbuf, SRIOV_IN_VI_BASE, EFX_VI_BASE); | |
208 | MCDI_SET_DWORD(inbuf, SRIOV_IN_VF_COUNT, efx->vf_count); | |
209 | ||
210 | rc = efx_mcdi_rpc(efx, MC_CMD_SRIOV, inbuf, MC_CMD_SRIOV_IN_LEN, | |
211 | outbuf, MC_CMD_SRIOV_OUT_LEN, &outlen); | |
212 | if (rc) | |
213 | return rc; | |
214 | if (outlen < MC_CMD_SRIOV_OUT_LEN) | |
215 | return -EIO; | |
216 | ||
217 | vf_total = MCDI_DWORD(outbuf, SRIOV_OUT_VF_TOTAL); | |
218 | vi_scale = MCDI_DWORD(outbuf, SRIOV_OUT_VI_SCALE); | |
219 | if (vi_scale > EFX_VI_SCALE_MAX) | |
220 | return -EOPNOTSUPP; | |
221 | ||
222 | if (vi_scale_out) | |
223 | *vi_scale_out = vi_scale; | |
224 | if (vf_total_out) | |
225 | *vf_total_out = vf_total; | |
226 | ||
227 | return 0; | |
228 | } | |
229 | ||
230 | static void efx_sriov_usrev(struct efx_nic *efx, bool enabled) | |
231 | { | |
232 | efx_oword_t reg; | |
233 | ||
234 | EFX_POPULATE_OWORD_2(reg, | |
235 | FRF_CZ_USREV_DIS, enabled ? 0 : 1, | |
236 | FRF_CZ_DFLT_EVQ, efx->vfdi_channel->channel); | |
237 | efx_writeo(efx, ®, FR_CZ_USR_EV_CFG); | |
238 | } | |
239 | ||
240 | static int efx_sriov_memcpy(struct efx_nic *efx, struct efx_memcpy_req *req, | |
241 | unsigned int count) | |
242 | { | |
243 | u8 *inbuf, *record; | |
244 | unsigned int used; | |
245 | u32 from_rid, from_hi, from_lo; | |
246 | int rc; | |
247 | ||
248 | mb(); /* Finish writing source/reading dest before DMA starts */ | |
249 | ||
250 | used = MC_CMD_MEMCPY_IN_LEN(count); | |
251 | if (WARN_ON(used > MCDI_CTL_SDU_LEN_MAX)) | |
252 | return -ENOBUFS; | |
253 | ||
254 | /* Allocate room for the largest request */ | |
255 | inbuf = kzalloc(MCDI_CTL_SDU_LEN_MAX, GFP_KERNEL); | |
256 | if (inbuf == NULL) | |
257 | return -ENOMEM; | |
258 | ||
259 | record = inbuf; | |
260 | MCDI_SET_DWORD(record, MEMCPY_IN_RECORD, count); | |
261 | while (count-- > 0) { | |
262 | MCDI_SET_DWORD(record, MEMCPY_RECORD_TYPEDEF_TO_RID, | |
263 | req->to_rid); | |
264 | MCDI_SET_DWORD(record, MEMCPY_RECORD_TYPEDEF_TO_ADDR_LO, | |
265 | (u32)req->to_addr); | |
266 | MCDI_SET_DWORD(record, MEMCPY_RECORD_TYPEDEF_TO_ADDR_HI, | |
267 | (u32)(req->to_addr >> 32)); | |
268 | if (req->from_buf == NULL) { | |
269 | from_rid = req->from_rid; | |
270 | from_lo = (u32)req->from_addr; | |
271 | from_hi = (u32)(req->from_addr >> 32); | |
272 | } else { | |
273 | if (WARN_ON(used + req->length > MCDI_CTL_SDU_LEN_MAX)) { | |
274 | rc = -ENOBUFS; | |
275 | goto out; | |
276 | } | |
277 | ||
278 | from_rid = MC_CMD_MEMCPY_RECORD_TYPEDEF_RID_INLINE; | |
279 | from_lo = used; | |
280 | from_hi = 0; | |
281 | memcpy(inbuf + used, req->from_buf, req->length); | |
282 | used += req->length; | |
283 | } | |
284 | ||
285 | MCDI_SET_DWORD(record, MEMCPY_RECORD_TYPEDEF_FROM_RID, from_rid); | |
286 | MCDI_SET_DWORD(record, MEMCPY_RECORD_TYPEDEF_FROM_ADDR_LO, | |
287 | from_lo); | |
288 | MCDI_SET_DWORD(record, MEMCPY_RECORD_TYPEDEF_FROM_ADDR_HI, | |
289 | from_hi); | |
290 | MCDI_SET_DWORD(record, MEMCPY_RECORD_TYPEDEF_LENGTH, | |
291 | req->length); | |
292 | ||
293 | ++req; | |
294 | record += MC_CMD_MEMCPY_IN_RECORD_LEN; | |
295 | } | |
296 | ||
297 | rc = efx_mcdi_rpc(efx, MC_CMD_MEMCPY, inbuf, used, NULL, 0, NULL); | |
298 | out: | |
299 | kfree(inbuf); | |
300 | ||
301 | mb(); /* Don't write source/read dest before DMA is complete */ | |
302 | ||
303 | return rc; | |
304 | } | |
305 | ||
306 | /* The TX filter is entirely controlled by this driver, and is modified | |
307 | * underneath the feet of the VF | |
308 | */ | |
309 | static void efx_sriov_reset_tx_filter(struct efx_vf *vf) | |
310 | { | |
311 | struct efx_nic *efx = vf->efx; | |
312 | struct efx_filter_spec filter; | |
313 | u16 vlan; | |
314 | int rc; | |
315 | ||
316 | if (vf->tx_filter_id != -1) { | |
317 | efx_filter_remove_id_safe(efx, EFX_FILTER_PRI_REQUIRED, | |
318 | vf->tx_filter_id); | |
319 | netif_dbg(efx, hw, efx->net_dev, "Removed vf %s tx filter %d\n", | |
320 | vf->pci_name, vf->tx_filter_id); | |
321 | vf->tx_filter_id = -1; | |
322 | } | |
323 | ||
324 | if (is_zero_ether_addr(vf->addr.mac_addr)) | |
325 | return; | |
326 | ||
327 | /* Turn on TX filtering automatically if not explicitly | |
328 | * enabled or disabled. | |
329 | */ | |
330 | if (vf->tx_filter_mode == VF_TX_FILTER_AUTO && vf_max_tx_channels <= 2) | |
331 | vf->tx_filter_mode = VF_TX_FILTER_ON; | |
332 | ||
333 | vlan = ntohs(vf->addr.tci) & VLAN_VID_MASK; | |
334 | efx_filter_init_tx(&filter, abs_index(vf, 0)); | |
335 | rc = efx_filter_set_eth_local(&filter, | |
336 | vlan ? vlan : EFX_FILTER_VID_UNSPEC, | |
337 | vf->addr.mac_addr); | |
338 | BUG_ON(rc); | |
339 | ||
340 | rc = efx_filter_insert_filter(efx, &filter, true); | |
341 | if (rc < 0) { | |
342 | netif_warn(efx, hw, efx->net_dev, | |
343 | "Unable to migrate tx filter for vf %s\n", | |
344 | vf->pci_name); | |
345 | } else { | |
346 | netif_dbg(efx, hw, efx->net_dev, "Inserted vf %s tx filter %d\n", | |
347 | vf->pci_name, rc); | |
348 | vf->tx_filter_id = rc; | |
349 | } | |
350 | } | |
351 | ||
352 | /* The RX filter is managed here on behalf of the VF driver */ | |
353 | static void efx_sriov_reset_rx_filter(struct efx_vf *vf) | |
354 | { | |
355 | struct efx_nic *efx = vf->efx; | |
356 | struct efx_filter_spec filter; | |
357 | u16 vlan; | |
358 | int rc; | |
359 | ||
360 | if (vf->rx_filter_id != -1) { | |
361 | efx_filter_remove_id_safe(efx, EFX_FILTER_PRI_REQUIRED, | |
362 | vf->rx_filter_id); | |
363 | netif_dbg(efx, hw, efx->net_dev, "Removed vf %s rx filter %d\n", | |
364 | vf->pci_name, vf->rx_filter_id); | |
365 | vf->rx_filter_id = -1; | |
366 | } | |
367 | ||
368 | if (!vf->rx_filtering || is_zero_ether_addr(vf->addr.mac_addr)) | |
369 | return; | |
370 | ||
371 | vlan = ntohs(vf->addr.tci) & VLAN_VID_MASK; | |
372 | efx_filter_init_rx(&filter, EFX_FILTER_PRI_REQUIRED, | |
373 | vf->rx_filter_flags, | |
374 | abs_index(vf, vf->rx_filter_qid)); | |
375 | rc = efx_filter_set_eth_local(&filter, | |
376 | vlan ? vlan : EFX_FILTER_VID_UNSPEC, | |
377 | vf->addr.mac_addr); | |
378 | BUG_ON(rc); | |
379 | ||
380 | rc = efx_filter_insert_filter(efx, &filter, true); | |
381 | if (rc < 0) { | |
382 | netif_warn(efx, hw, efx->net_dev, | |
383 | "Unable to insert rx filter for vf %s\n", | |
384 | vf->pci_name); | |
385 | } else { | |
386 | netif_dbg(efx, hw, efx->net_dev, "Inserted vf %s rx filter %d\n", | |
387 | vf->pci_name, rc); | |
388 | vf->rx_filter_id = rc; | |
389 | } | |
390 | } | |
391 | ||
392 | static void __efx_sriov_update_vf_addr(struct efx_vf *vf) | |
393 | { | |
394 | efx_sriov_reset_tx_filter(vf); | |
395 | efx_sriov_reset_rx_filter(vf); | |
396 | queue_work(vfdi_workqueue, &vf->efx->peer_work); | |
397 | } | |
398 | ||
399 | /* Push the peer list to this VF. The caller must hold status_lock to interlock | |
400 | * with VFDI requests, and they must be serialised against manipulation of | |
401 | * local_page_list, either by acquiring local_lock or by running from | |
402 | * efx_sriov_peer_work() | |
403 | */ | |
404 | static void __efx_sriov_push_vf_status(struct efx_vf *vf) | |
405 | { | |
406 | struct efx_nic *efx = vf->efx; | |
407 | struct vfdi_status *status = efx->vfdi_status.addr; | |
408 | struct efx_memcpy_req copy[4]; | |
409 | struct efx_endpoint_page *epp; | |
410 | unsigned int pos, count; | |
411 | unsigned data_offset; | |
412 | efx_qword_t event; | |
413 | ||
414 | WARN_ON(!mutex_is_locked(&vf->status_lock)); | |
415 | WARN_ON(!vf->status_addr); | |
416 | ||
417 | status->local = vf->addr; | |
418 | status->generation_end = ++status->generation_start; | |
419 | ||
420 | memset(copy, '\0', sizeof(copy)); | |
421 | /* Write generation_start */ | |
422 | copy[0].from_buf = &status->generation_start; | |
423 | copy[0].to_rid = vf->pci_rid; | |
424 | copy[0].to_addr = vf->status_addr + offsetof(struct vfdi_status, | |
425 | generation_start); | |
426 | copy[0].length = sizeof(status->generation_start); | |
427 | /* DMA the rest of the structure (excluding the generations). This | |
428 | * assumes that the non-generation portion of vfdi_status is in | |
429 | * one chunk starting at the version member. | |
430 | */ | |
431 | data_offset = offsetof(struct vfdi_status, version); | |
432 | copy[1].from_rid = efx->pci_dev->devfn; | |
433 | copy[1].from_addr = efx->vfdi_status.dma_addr + data_offset; | |
434 | copy[1].to_rid = vf->pci_rid; | |
435 | copy[1].to_addr = vf->status_addr + data_offset; | |
436 | copy[1].length = status->length - data_offset; | |
437 | ||
438 | /* Copy the peer pages */ | |
439 | pos = 2; | |
440 | count = 0; | |
441 | list_for_each_entry(epp, &efx->local_page_list, link) { | |
442 | if (count == vf->peer_page_count) { | |
443 | /* The VF driver will know they need to provide more | |
444 | * pages because peer_addr_count is too large. | |
445 | */ | |
446 | break; | |
447 | } | |
448 | copy[pos].from_buf = NULL; | |
449 | copy[pos].from_rid = efx->pci_dev->devfn; | |
450 | copy[pos].from_addr = epp->addr; | |
451 | copy[pos].to_rid = vf->pci_rid; | |
452 | copy[pos].to_addr = vf->peer_page_addrs[count]; | |
453 | copy[pos].length = EFX_PAGE_SIZE; | |
454 | ||
455 | if (++pos == ARRAY_SIZE(copy)) { | |
456 | efx_sriov_memcpy(efx, copy, ARRAY_SIZE(copy)); | |
457 | pos = 0; | |
458 | } | |
459 | ++count; | |
460 | } | |
461 | ||
462 | /* Write generation_end */ | |
463 | copy[pos].from_buf = &status->generation_end; | |
464 | copy[pos].to_rid = vf->pci_rid; | |
465 | copy[pos].to_addr = vf->status_addr + offsetof(struct vfdi_status, | |
466 | generation_end); | |
467 | copy[pos].length = sizeof(status->generation_end); | |
468 | efx_sriov_memcpy(efx, copy, pos + 1); | |
469 | ||
470 | /* Notify the guest */ | |
471 | EFX_POPULATE_QWORD_3(event, | |
472 | FSF_AZ_EV_CODE, FSE_CZ_EV_CODE_USER_EV, | |
473 | VFDI_EV_SEQ, (vf->msg_seqno & 0xff), | |
474 | VFDI_EV_TYPE, VFDI_EV_TYPE_STATUS); | |
475 | ++vf->msg_seqno; | |
476 | efx_generate_event(efx, EFX_VI_BASE + vf->index * efx_vf_size(efx), | |
477 | &event); | |
478 | } | |
479 | ||
480 | static void efx_sriov_bufs(struct efx_nic *efx, unsigned offset, | |
481 | u64 *addr, unsigned count) | |
482 | { | |
483 | efx_qword_t buf; | |
484 | unsigned pos; | |
485 | ||
486 | for (pos = 0; pos < count; ++pos) { | |
487 | EFX_POPULATE_QWORD_3(buf, | |
488 | FRF_AZ_BUF_ADR_REGION, 0, | |
489 | FRF_AZ_BUF_ADR_FBUF, | |
490 | addr ? addr[pos] >> 12 : 0, | |
491 | FRF_AZ_BUF_OWNER_ID_FBUF, 0); | |
492 | efx_sram_writeq(efx, efx->membase + FR_BZ_BUF_FULL_TBL, | |
493 | &buf, offset + pos); | |
494 | } | |
495 | } | |
496 | ||
497 | static bool bad_vf_index(struct efx_nic *efx, unsigned index) | |
498 | { | |
499 | return index >= efx_vf_size(efx); | |
500 | } | |
501 | ||
502 | static bool bad_buf_count(unsigned buf_count, unsigned max_entry_count) | |
503 | { | |
504 | unsigned max_buf_count = max_entry_count * | |
505 | sizeof(efx_qword_t) / EFX_BUF_SIZE; | |
506 | ||
507 | return ((buf_count & (buf_count - 1)) || buf_count > max_buf_count); | |
508 | } | |
509 | ||
510 | /* Check that VI specified by per-port index belongs to a VF. | |
511 | * Optionally set VF index and VI index within the VF. | |
512 | */ | |
513 | static bool map_vi_index(struct efx_nic *efx, unsigned abs_index, | |
514 | struct efx_vf **vf_out, unsigned *rel_index_out) | |
515 | { | |
516 | unsigned vf_i; | |
517 | ||
518 | if (abs_index < EFX_VI_BASE) | |
519 | return true; | |
2c61c8a7 | 520 | vf_i = (abs_index - EFX_VI_BASE) / efx_vf_size(efx); |
cd2d5b52 BH |
521 | if (vf_i >= efx->vf_init_count) |
522 | return true; | |
523 | ||
524 | if (vf_out) | |
525 | *vf_out = efx->vf + vf_i; | |
526 | if (rel_index_out) | |
527 | *rel_index_out = abs_index % efx_vf_size(efx); | |
528 | return false; | |
529 | } | |
530 | ||
531 | static int efx_vfdi_init_evq(struct efx_vf *vf) | |
532 | { | |
533 | struct efx_nic *efx = vf->efx; | |
534 | struct vfdi_req *req = vf->buf.addr; | |
535 | unsigned vf_evq = req->u.init_evq.index; | |
536 | unsigned buf_count = req->u.init_evq.buf_count; | |
537 | unsigned abs_evq = abs_index(vf, vf_evq); | |
538 | unsigned buftbl = EFX_BUFTBL_EVQ_BASE(vf, vf_evq); | |
539 | efx_oword_t reg; | |
540 | ||
541 | if (bad_vf_index(efx, vf_evq) || | |
542 | bad_buf_count(buf_count, EFX_MAX_VF_EVQ_SIZE)) { | |
543 | if (net_ratelimit()) | |
544 | netif_err(efx, hw, efx->net_dev, | |
545 | "ERROR: Invalid INIT_EVQ from %s: evq %d bufs %d\n", | |
546 | vf->pci_name, vf_evq, buf_count); | |
547 | return VFDI_RC_EINVAL; | |
548 | } | |
549 | ||
550 | efx_sriov_bufs(efx, buftbl, req->u.init_evq.addr, buf_count); | |
551 | ||
552 | EFX_POPULATE_OWORD_3(reg, | |
553 | FRF_CZ_TIMER_Q_EN, 1, | |
554 | FRF_CZ_HOST_NOTIFY_MODE, 0, | |
555 | FRF_CZ_TIMER_MODE, FFE_CZ_TIMER_MODE_DIS); | |
556 | efx_writeo_table(efx, ®, FR_BZ_TIMER_TBL, abs_evq); | |
557 | EFX_POPULATE_OWORD_3(reg, | |
558 | FRF_AZ_EVQ_EN, 1, | |
559 | FRF_AZ_EVQ_SIZE, __ffs(buf_count), | |
560 | FRF_AZ_EVQ_BUF_BASE_ID, buftbl); | |
561 | efx_writeo_table(efx, ®, FR_BZ_EVQ_PTR_TBL, abs_evq); | |
562 | ||
563 | if (vf_evq == 0) { | |
564 | memcpy(vf->evq0_addrs, req->u.init_evq.addr, | |
565 | buf_count * sizeof(u64)); | |
566 | vf->evq0_count = buf_count; | |
567 | } | |
568 | ||
569 | return VFDI_RC_SUCCESS; | |
570 | } | |
571 | ||
572 | static int efx_vfdi_init_rxq(struct efx_vf *vf) | |
573 | { | |
574 | struct efx_nic *efx = vf->efx; | |
575 | struct vfdi_req *req = vf->buf.addr; | |
576 | unsigned vf_rxq = req->u.init_rxq.index; | |
577 | unsigned vf_evq = req->u.init_rxq.evq; | |
578 | unsigned buf_count = req->u.init_rxq.buf_count; | |
579 | unsigned buftbl = EFX_BUFTBL_RXQ_BASE(vf, vf_rxq); | |
580 | unsigned label; | |
581 | efx_oword_t reg; | |
582 | ||
583 | if (bad_vf_index(efx, vf_evq) || bad_vf_index(efx, vf_rxq) || | |
45078374 | 584 | vf_rxq >= VF_MAX_RX_QUEUES || |
cd2d5b52 BH |
585 | bad_buf_count(buf_count, EFX_MAX_DMAQ_SIZE)) { |
586 | if (net_ratelimit()) | |
587 | netif_err(efx, hw, efx->net_dev, | |
588 | "ERROR: Invalid INIT_RXQ from %s: rxq %d evq %d " | |
589 | "buf_count %d\n", vf->pci_name, vf_rxq, | |
590 | vf_evq, buf_count); | |
591 | return VFDI_RC_EINVAL; | |
592 | } | |
593 | if (__test_and_set_bit(req->u.init_rxq.index, vf->rxq_mask)) | |
594 | ++vf->rxq_count; | |
595 | efx_sriov_bufs(efx, buftbl, req->u.init_rxq.addr, buf_count); | |
596 | ||
597 | label = req->u.init_rxq.label & EFX_FIELD_MASK(FRF_AZ_RX_DESCQ_LABEL); | |
598 | EFX_POPULATE_OWORD_6(reg, | |
599 | FRF_AZ_RX_DESCQ_BUF_BASE_ID, buftbl, | |
600 | FRF_AZ_RX_DESCQ_EVQ_ID, abs_index(vf, vf_evq), | |
601 | FRF_AZ_RX_DESCQ_LABEL, label, | |
602 | FRF_AZ_RX_DESCQ_SIZE, __ffs(buf_count), | |
603 | FRF_AZ_RX_DESCQ_JUMBO, | |
604 | !!(req->u.init_rxq.flags & | |
605 | VFDI_RXQ_FLAG_SCATTER_EN), | |
606 | FRF_AZ_RX_DESCQ_EN, 1); | |
607 | efx_writeo_table(efx, ®, FR_BZ_RX_DESC_PTR_TBL, | |
608 | abs_index(vf, vf_rxq)); | |
609 | ||
610 | return VFDI_RC_SUCCESS; | |
611 | } | |
612 | ||
613 | static int efx_vfdi_init_txq(struct efx_vf *vf) | |
614 | { | |
615 | struct efx_nic *efx = vf->efx; | |
616 | struct vfdi_req *req = vf->buf.addr; | |
617 | unsigned vf_txq = req->u.init_txq.index; | |
618 | unsigned vf_evq = req->u.init_txq.evq; | |
619 | unsigned buf_count = req->u.init_txq.buf_count; | |
620 | unsigned buftbl = EFX_BUFTBL_TXQ_BASE(vf, vf_txq); | |
621 | unsigned label, eth_filt_en; | |
622 | efx_oword_t reg; | |
623 | ||
624 | if (bad_vf_index(efx, vf_evq) || bad_vf_index(efx, vf_txq) || | |
625 | vf_txq >= vf_max_tx_channels || | |
626 | bad_buf_count(buf_count, EFX_MAX_DMAQ_SIZE)) { | |
627 | if (net_ratelimit()) | |
628 | netif_err(efx, hw, efx->net_dev, | |
629 | "ERROR: Invalid INIT_TXQ from %s: txq %d evq %d " | |
630 | "buf_count %d\n", vf->pci_name, vf_txq, | |
631 | vf_evq, buf_count); | |
632 | return VFDI_RC_EINVAL; | |
633 | } | |
634 | ||
635 | mutex_lock(&vf->txq_lock); | |
636 | if (__test_and_set_bit(req->u.init_txq.index, vf->txq_mask)) | |
637 | ++vf->txq_count; | |
638 | mutex_unlock(&vf->txq_lock); | |
639 | efx_sriov_bufs(efx, buftbl, req->u.init_txq.addr, buf_count); | |
640 | ||
641 | eth_filt_en = vf->tx_filter_mode == VF_TX_FILTER_ON; | |
642 | ||
643 | label = req->u.init_txq.label & EFX_FIELD_MASK(FRF_AZ_TX_DESCQ_LABEL); | |
644 | EFX_POPULATE_OWORD_8(reg, | |
645 | FRF_CZ_TX_DPT_Q_MASK_WIDTH, min(efx->vi_scale, 1U), | |
646 | FRF_CZ_TX_DPT_ETH_FILT_EN, eth_filt_en, | |
647 | FRF_AZ_TX_DESCQ_EN, 1, | |
648 | FRF_AZ_TX_DESCQ_BUF_BASE_ID, buftbl, | |
649 | FRF_AZ_TX_DESCQ_EVQ_ID, abs_index(vf, vf_evq), | |
650 | FRF_AZ_TX_DESCQ_LABEL, label, | |
651 | FRF_AZ_TX_DESCQ_SIZE, __ffs(buf_count), | |
652 | FRF_BZ_TX_NON_IP_DROP_DIS, 1); | |
653 | efx_writeo_table(efx, ®, FR_BZ_TX_DESC_PTR_TBL, | |
654 | abs_index(vf, vf_txq)); | |
655 | ||
656 | return VFDI_RC_SUCCESS; | |
657 | } | |
658 | ||
659 | /* Returns true when efx_vfdi_fini_all_queues should wake */ | |
660 | static bool efx_vfdi_flush_wake(struct efx_vf *vf) | |
661 | { | |
662 | /* Ensure that all updates are visible to efx_vfdi_fini_all_queues() */ | |
663 | smp_mb(); | |
664 | ||
665 | return (!vf->txq_count && !vf->rxq_count) || | |
666 | atomic_read(&vf->rxq_retry_count); | |
667 | } | |
668 | ||
669 | static void efx_vfdi_flush_clear(struct efx_vf *vf) | |
670 | { | |
671 | memset(vf->txq_mask, 0, sizeof(vf->txq_mask)); | |
672 | vf->txq_count = 0; | |
673 | memset(vf->rxq_mask, 0, sizeof(vf->rxq_mask)); | |
674 | vf->rxq_count = 0; | |
675 | memset(vf->rxq_retry_mask, 0, sizeof(vf->rxq_retry_mask)); | |
676 | atomic_set(&vf->rxq_retry_count, 0); | |
677 | } | |
678 | ||
679 | static int efx_vfdi_fini_all_queues(struct efx_vf *vf) | |
680 | { | |
681 | struct efx_nic *efx = vf->efx; | |
682 | efx_oword_t reg; | |
683 | unsigned count = efx_vf_size(efx); | |
684 | unsigned vf_offset = EFX_VI_BASE + vf->index * efx_vf_size(efx); | |
685 | unsigned timeout = HZ; | |
686 | unsigned index, rxqs_count; | |
687 | __le32 *rxqs; | |
688 | int rc; | |
689 | ||
45078374 BH |
690 | BUILD_BUG_ON(VF_MAX_RX_QUEUES > |
691 | MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MAXNUM); | |
692 | ||
cd2d5b52 BH |
693 | rxqs = kmalloc(count * sizeof(*rxqs), GFP_KERNEL); |
694 | if (rxqs == NULL) | |
695 | return VFDI_RC_ENOMEM; | |
696 | ||
697 | rtnl_lock(); | |
d5e8cc6c | 698 | siena_prepare_flush(efx); |
cd2d5b52 BH |
699 | rtnl_unlock(); |
700 | ||
701 | /* Flush all the initialized queues */ | |
702 | rxqs_count = 0; | |
703 | for (index = 0; index < count; ++index) { | |
704 | if (test_bit(index, vf->txq_mask)) { | |
705 | EFX_POPULATE_OWORD_2(reg, | |
706 | FRF_AZ_TX_FLUSH_DESCQ_CMD, 1, | |
707 | FRF_AZ_TX_FLUSH_DESCQ, | |
708 | vf_offset + index); | |
709 | efx_writeo(efx, ®, FR_AZ_TX_FLUSH_DESCQ); | |
710 | } | |
711 | if (test_bit(index, vf->rxq_mask)) | |
712 | rxqs[rxqs_count++] = cpu_to_le32(vf_offset + index); | |
713 | } | |
714 | ||
715 | atomic_set(&vf->rxq_retry_count, 0); | |
716 | while (timeout && (vf->rxq_count || vf->txq_count)) { | |
717 | rc = efx_mcdi_rpc(efx, MC_CMD_FLUSH_RX_QUEUES, (u8 *)rxqs, | |
718 | rxqs_count * sizeof(*rxqs), NULL, 0, NULL); | |
719 | WARN_ON(rc < 0); | |
720 | ||
721 | timeout = wait_event_timeout(vf->flush_waitq, | |
722 | efx_vfdi_flush_wake(vf), | |
723 | timeout); | |
724 | rxqs_count = 0; | |
725 | for (index = 0; index < count; ++index) { | |
726 | if (test_and_clear_bit(index, vf->rxq_retry_mask)) { | |
727 | atomic_dec(&vf->rxq_retry_count); | |
728 | rxqs[rxqs_count++] = | |
729 | cpu_to_le32(vf_offset + index); | |
730 | } | |
731 | } | |
732 | } | |
733 | ||
734 | rtnl_lock(); | |
d5e8cc6c | 735 | siena_finish_flush(efx); |
cd2d5b52 BH |
736 | rtnl_unlock(); |
737 | ||
738 | /* Irrespective of success/failure, fini the queues */ | |
739 | EFX_ZERO_OWORD(reg); | |
740 | for (index = 0; index < count; ++index) { | |
741 | efx_writeo_table(efx, ®, FR_BZ_RX_DESC_PTR_TBL, | |
742 | vf_offset + index); | |
743 | efx_writeo_table(efx, ®, FR_BZ_TX_DESC_PTR_TBL, | |
744 | vf_offset + index); | |
745 | efx_writeo_table(efx, ®, FR_BZ_EVQ_PTR_TBL, | |
746 | vf_offset + index); | |
747 | efx_writeo_table(efx, ®, FR_BZ_TIMER_TBL, | |
748 | vf_offset + index); | |
749 | } | |
750 | efx_sriov_bufs(efx, vf->buftbl_base, NULL, | |
751 | EFX_VF_BUFTBL_PER_VI * efx_vf_size(efx)); | |
752 | kfree(rxqs); | |
753 | efx_vfdi_flush_clear(vf); | |
754 | ||
755 | vf->evq0_count = 0; | |
756 | ||
757 | return timeout ? 0 : VFDI_RC_ETIMEDOUT; | |
758 | } | |
759 | ||
760 | static int efx_vfdi_insert_filter(struct efx_vf *vf) | |
761 | { | |
762 | struct efx_nic *efx = vf->efx; | |
763 | struct vfdi_req *req = vf->buf.addr; | |
764 | unsigned vf_rxq = req->u.mac_filter.rxq; | |
765 | unsigned flags; | |
766 | ||
767 | if (bad_vf_index(efx, vf_rxq) || vf->rx_filtering) { | |
768 | if (net_ratelimit()) | |
769 | netif_err(efx, hw, efx->net_dev, | |
770 | "ERROR: Invalid INSERT_FILTER from %s: rxq %d " | |
771 | "flags 0x%x\n", vf->pci_name, vf_rxq, | |
772 | req->u.mac_filter.flags); | |
773 | return VFDI_RC_EINVAL; | |
774 | } | |
775 | ||
776 | flags = 0; | |
777 | if (req->u.mac_filter.flags & VFDI_MAC_FILTER_FLAG_RSS) | |
778 | flags |= EFX_FILTER_FLAG_RX_RSS; | |
779 | if (req->u.mac_filter.flags & VFDI_MAC_FILTER_FLAG_SCATTER) | |
780 | flags |= EFX_FILTER_FLAG_RX_SCATTER; | |
781 | vf->rx_filter_flags = flags; | |
782 | vf->rx_filter_qid = vf_rxq; | |
783 | vf->rx_filtering = true; | |
784 | ||
785 | efx_sriov_reset_rx_filter(vf); | |
786 | queue_work(vfdi_workqueue, &efx->peer_work); | |
787 | ||
788 | return VFDI_RC_SUCCESS; | |
789 | } | |
790 | ||
791 | static int efx_vfdi_remove_all_filters(struct efx_vf *vf) | |
792 | { | |
793 | vf->rx_filtering = false; | |
794 | efx_sriov_reset_rx_filter(vf); | |
795 | queue_work(vfdi_workqueue, &vf->efx->peer_work); | |
796 | ||
797 | return VFDI_RC_SUCCESS; | |
798 | } | |
799 | ||
800 | static int efx_vfdi_set_status_page(struct efx_vf *vf) | |
801 | { | |
802 | struct efx_nic *efx = vf->efx; | |
803 | struct vfdi_req *req = vf->buf.addr; | |
01cb543d BH |
804 | u64 page_count = req->u.set_status_page.peer_page_count; |
805 | u64 max_page_count = | |
806 | (EFX_PAGE_SIZE - | |
807 | offsetof(struct vfdi_req, u.set_status_page.peer_page_addr[0])) | |
808 | / sizeof(req->u.set_status_page.peer_page_addr[0]); | |
cd2d5b52 | 809 | |
01cb543d | 810 | if (!req->u.set_status_page.dma_addr || page_count > max_page_count) { |
cd2d5b52 BH |
811 | if (net_ratelimit()) |
812 | netif_err(efx, hw, efx->net_dev, | |
813 | "ERROR: Invalid SET_STATUS_PAGE from %s\n", | |
814 | vf->pci_name); | |
815 | return VFDI_RC_EINVAL; | |
816 | } | |
817 | ||
818 | mutex_lock(&efx->local_lock); | |
819 | mutex_lock(&vf->status_lock); | |
820 | vf->status_addr = req->u.set_status_page.dma_addr; | |
821 | ||
822 | kfree(vf->peer_page_addrs); | |
823 | vf->peer_page_addrs = NULL; | |
824 | vf->peer_page_count = 0; | |
825 | ||
826 | if (page_count) { | |
827 | vf->peer_page_addrs = kcalloc(page_count, sizeof(u64), | |
828 | GFP_KERNEL); | |
829 | if (vf->peer_page_addrs) { | |
830 | memcpy(vf->peer_page_addrs, | |
831 | req->u.set_status_page.peer_page_addr, | |
832 | page_count * sizeof(u64)); | |
833 | vf->peer_page_count = page_count; | |
834 | } | |
835 | } | |
836 | ||
837 | __efx_sriov_push_vf_status(vf); | |
838 | mutex_unlock(&vf->status_lock); | |
839 | mutex_unlock(&efx->local_lock); | |
840 | ||
841 | return VFDI_RC_SUCCESS; | |
842 | } | |
843 | ||
844 | static int efx_vfdi_clear_status_page(struct efx_vf *vf) | |
845 | { | |
846 | mutex_lock(&vf->status_lock); | |
847 | vf->status_addr = 0; | |
848 | mutex_unlock(&vf->status_lock); | |
849 | ||
850 | return VFDI_RC_SUCCESS; | |
851 | } | |
852 | ||
853 | typedef int (*efx_vfdi_op_t)(struct efx_vf *vf); | |
854 | ||
855 | static const efx_vfdi_op_t vfdi_ops[VFDI_OP_LIMIT] = { | |
856 | [VFDI_OP_INIT_EVQ] = efx_vfdi_init_evq, | |
857 | [VFDI_OP_INIT_TXQ] = efx_vfdi_init_txq, | |
858 | [VFDI_OP_INIT_RXQ] = efx_vfdi_init_rxq, | |
859 | [VFDI_OP_FINI_ALL_QUEUES] = efx_vfdi_fini_all_queues, | |
860 | [VFDI_OP_INSERT_FILTER] = efx_vfdi_insert_filter, | |
861 | [VFDI_OP_REMOVE_ALL_FILTERS] = efx_vfdi_remove_all_filters, | |
862 | [VFDI_OP_SET_STATUS_PAGE] = efx_vfdi_set_status_page, | |
863 | [VFDI_OP_CLEAR_STATUS_PAGE] = efx_vfdi_clear_status_page, | |
864 | }; | |
865 | ||
866 | static void efx_sriov_vfdi(struct work_struct *work) | |
867 | { | |
868 | struct efx_vf *vf = container_of(work, struct efx_vf, req); | |
869 | struct efx_nic *efx = vf->efx; | |
870 | struct vfdi_req *req = vf->buf.addr; | |
871 | struct efx_memcpy_req copy[2]; | |
872 | int rc; | |
873 | ||
874 | /* Copy this page into the local address space */ | |
875 | memset(copy, '\0', sizeof(copy)); | |
876 | copy[0].from_rid = vf->pci_rid; | |
877 | copy[0].from_addr = vf->req_addr; | |
878 | copy[0].to_rid = efx->pci_dev->devfn; | |
879 | copy[0].to_addr = vf->buf.dma_addr; | |
880 | copy[0].length = EFX_PAGE_SIZE; | |
881 | rc = efx_sriov_memcpy(efx, copy, 1); | |
882 | if (rc) { | |
883 | /* If we can't get the request, we can't reply to the caller */ | |
884 | if (net_ratelimit()) | |
885 | netif_err(efx, hw, efx->net_dev, | |
886 | "ERROR: Unable to fetch VFDI request from %s rc %d\n", | |
887 | vf->pci_name, -rc); | |
888 | vf->busy = false; | |
889 | return; | |
890 | } | |
891 | ||
892 | if (req->op < VFDI_OP_LIMIT && vfdi_ops[req->op] != NULL) { | |
893 | rc = vfdi_ops[req->op](vf); | |
894 | if (rc == 0) { | |
895 | netif_dbg(efx, hw, efx->net_dev, | |
896 | "vfdi request %d from %s ok\n", | |
897 | req->op, vf->pci_name); | |
898 | } | |
899 | } else { | |
900 | netif_dbg(efx, hw, efx->net_dev, | |
901 | "ERROR: Unrecognised request %d from VF %s addr " | |
902 | "%llx\n", req->op, vf->pci_name, | |
903 | (unsigned long long)vf->req_addr); | |
904 | rc = VFDI_RC_EOPNOTSUPP; | |
905 | } | |
906 | ||
907 | /* Allow subsequent VF requests */ | |
908 | vf->busy = false; | |
909 | smp_wmb(); | |
910 | ||
911 | /* Respond to the request */ | |
912 | req->rc = rc; | |
913 | req->op = VFDI_OP_RESPONSE; | |
914 | ||
915 | memset(copy, '\0', sizeof(copy)); | |
916 | copy[0].from_buf = &req->rc; | |
917 | copy[0].to_rid = vf->pci_rid; | |
918 | copy[0].to_addr = vf->req_addr + offsetof(struct vfdi_req, rc); | |
919 | copy[0].length = sizeof(req->rc); | |
920 | copy[1].from_buf = &req->op; | |
921 | copy[1].to_rid = vf->pci_rid; | |
922 | copy[1].to_addr = vf->req_addr + offsetof(struct vfdi_req, op); | |
923 | copy[1].length = sizeof(req->op); | |
924 | ||
925 | (void) efx_sriov_memcpy(efx, copy, ARRAY_SIZE(copy)); | |
926 | } | |
927 | ||
928 | ||
929 | ||
930 | /* After a reset the event queues inside the guests no longer exist. Fill the | |
931 | * event ring in guest memory with VFDI reset events, then (re-initialise) the | |
932 | * event queue to raise an interrupt. The guest driver will then recover. | |
933 | */ | |
934 | static void efx_sriov_reset_vf(struct efx_vf *vf, struct efx_buffer *buffer) | |
935 | { | |
936 | struct efx_nic *efx = vf->efx; | |
937 | struct efx_memcpy_req copy_req[4]; | |
938 | efx_qword_t event; | |
939 | unsigned int pos, count, k, buftbl, abs_evq; | |
940 | efx_oword_t reg; | |
941 | efx_dword_t ptr; | |
942 | int rc; | |
943 | ||
944 | BUG_ON(buffer->len != EFX_PAGE_SIZE); | |
945 | ||
946 | if (!vf->evq0_count) | |
947 | return; | |
948 | BUG_ON(vf->evq0_count & (vf->evq0_count - 1)); | |
949 | ||
950 | mutex_lock(&vf->status_lock); | |
951 | EFX_POPULATE_QWORD_3(event, | |
952 | FSF_AZ_EV_CODE, FSE_CZ_EV_CODE_USER_EV, | |
953 | VFDI_EV_SEQ, vf->msg_seqno, | |
954 | VFDI_EV_TYPE, VFDI_EV_TYPE_RESET); | |
955 | vf->msg_seqno++; | |
956 | for (pos = 0; pos < EFX_PAGE_SIZE; pos += sizeof(event)) | |
957 | memcpy(buffer->addr + pos, &event, sizeof(event)); | |
958 | ||
959 | for (pos = 0; pos < vf->evq0_count; pos += count) { | |
960 | count = min_t(unsigned, vf->evq0_count - pos, | |
961 | ARRAY_SIZE(copy_req)); | |
962 | for (k = 0; k < count; k++) { | |
963 | copy_req[k].from_buf = NULL; | |
964 | copy_req[k].from_rid = efx->pci_dev->devfn; | |
965 | copy_req[k].from_addr = buffer->dma_addr; | |
966 | copy_req[k].to_rid = vf->pci_rid; | |
967 | copy_req[k].to_addr = vf->evq0_addrs[pos + k]; | |
968 | copy_req[k].length = EFX_PAGE_SIZE; | |
969 | } | |
970 | rc = efx_sriov_memcpy(efx, copy_req, count); | |
971 | if (rc) { | |
972 | if (net_ratelimit()) | |
973 | netif_err(efx, hw, efx->net_dev, | |
974 | "ERROR: Unable to notify %s of reset" | |
975 | ": %d\n", vf->pci_name, -rc); | |
976 | break; | |
977 | } | |
978 | } | |
979 | ||
980 | /* Reinitialise, arm and trigger evq0 */ | |
981 | abs_evq = abs_index(vf, 0); | |
982 | buftbl = EFX_BUFTBL_EVQ_BASE(vf, 0); | |
983 | efx_sriov_bufs(efx, buftbl, vf->evq0_addrs, vf->evq0_count); | |
984 | ||
985 | EFX_POPULATE_OWORD_3(reg, | |
986 | FRF_CZ_TIMER_Q_EN, 1, | |
987 | FRF_CZ_HOST_NOTIFY_MODE, 0, | |
988 | FRF_CZ_TIMER_MODE, FFE_CZ_TIMER_MODE_DIS); | |
989 | efx_writeo_table(efx, ®, FR_BZ_TIMER_TBL, abs_evq); | |
990 | EFX_POPULATE_OWORD_3(reg, | |
991 | FRF_AZ_EVQ_EN, 1, | |
992 | FRF_AZ_EVQ_SIZE, __ffs(vf->evq0_count), | |
993 | FRF_AZ_EVQ_BUF_BASE_ID, buftbl); | |
994 | efx_writeo_table(efx, ®, FR_BZ_EVQ_PTR_TBL, abs_evq); | |
995 | EFX_POPULATE_DWORD_1(ptr, FRF_AZ_EVQ_RPTR, 0); | |
778cdaf6 | 996 | efx_writed(efx, &ptr, FR_BZ_EVQ_RPTR + FR_BZ_EVQ_RPTR_STEP * abs_evq); |
cd2d5b52 BH |
997 | |
998 | mutex_unlock(&vf->status_lock); | |
999 | } | |
1000 | ||
1001 | static void efx_sriov_reset_vf_work(struct work_struct *work) | |
1002 | { | |
1003 | struct efx_vf *vf = container_of(work, struct efx_vf, req); | |
1004 | struct efx_nic *efx = vf->efx; | |
1005 | struct efx_buffer buf; | |
1006 | ||
1007 | if (!efx_nic_alloc_buffer(efx, &buf, EFX_PAGE_SIZE)) { | |
1008 | efx_sriov_reset_vf(vf, &buf); | |
1009 | efx_nic_free_buffer(efx, &buf); | |
1010 | } | |
1011 | } | |
1012 | ||
1013 | static void efx_sriov_handle_no_channel(struct efx_nic *efx) | |
1014 | { | |
1015 | netif_err(efx, drv, efx->net_dev, | |
1016 | "ERROR: IOV requires MSI-X and 1 additional interrupt" | |
1017 | "vector. IOV disabled\n"); | |
1018 | efx->vf_count = 0; | |
1019 | } | |
1020 | ||
1021 | static int efx_sriov_probe_channel(struct efx_channel *channel) | |
1022 | { | |
1023 | channel->efx->vfdi_channel = channel; | |
1024 | return 0; | |
1025 | } | |
1026 | ||
1027 | static void | |
1028 | efx_sriov_get_channel_name(struct efx_channel *channel, char *buf, size_t len) | |
1029 | { | |
1030 | snprintf(buf, len, "%s-iov", channel->efx->name); | |
1031 | } | |
1032 | ||
1033 | static const struct efx_channel_type efx_sriov_channel_type = { | |
1034 | .handle_no_channel = efx_sriov_handle_no_channel, | |
1035 | .pre_probe = efx_sriov_probe_channel, | |
726ba0e1 | 1036 | .post_remove = efx_channel_dummy_op_void, |
cd2d5b52 BH |
1037 | .get_name = efx_sriov_get_channel_name, |
1038 | /* no copy operation; channel must not be reallocated */ | |
1039 | .keep_eventq = true, | |
1040 | }; | |
1041 | ||
1042 | void efx_sriov_probe(struct efx_nic *efx) | |
1043 | { | |
1044 | unsigned count; | |
1045 | ||
1046 | if (!max_vfs) | |
1047 | return; | |
1048 | ||
1049 | if (efx_sriov_cmd(efx, false, &efx->vi_scale, &count)) | |
1050 | return; | |
1051 | if (count > 0 && count > max_vfs) | |
1052 | count = max_vfs; | |
1053 | ||
1054 | /* efx_nic_dimension_resources() will reduce vf_count as appopriate */ | |
1055 | efx->vf_count = count; | |
1056 | ||
1057 | efx->extra_channel_type[EFX_EXTRA_CHANNEL_IOV] = &efx_sriov_channel_type; | |
1058 | } | |
1059 | ||
1060 | /* Copy the list of individual addresses into the vfdi_status.peers | |
1061 | * array and auxillary pages, protected by %local_lock. Drop that lock | |
1062 | * and then broadcast the address list to every VF. | |
1063 | */ | |
1064 | static void efx_sriov_peer_work(struct work_struct *data) | |
1065 | { | |
1066 | struct efx_nic *efx = container_of(data, struct efx_nic, peer_work); | |
1067 | struct vfdi_status *vfdi_status = efx->vfdi_status.addr; | |
1068 | struct efx_vf *vf; | |
1069 | struct efx_local_addr *local_addr; | |
1070 | struct vfdi_endpoint *peer; | |
1071 | struct efx_endpoint_page *epp; | |
1072 | struct list_head pages; | |
1073 | unsigned int peer_space; | |
1074 | unsigned int peer_count; | |
1075 | unsigned int pos; | |
1076 | ||
1077 | mutex_lock(&efx->local_lock); | |
1078 | ||
1079 | /* Move the existing peer pages off %local_page_list */ | |
1080 | INIT_LIST_HEAD(&pages); | |
1081 | list_splice_tail_init(&efx->local_page_list, &pages); | |
1082 | ||
1083 | /* Populate the VF addresses starting from entry 1 (entry 0 is | |
1084 | * the PF address) | |
1085 | */ | |
1086 | peer = vfdi_status->peers + 1; | |
1087 | peer_space = ARRAY_SIZE(vfdi_status->peers) - 1; | |
1088 | peer_count = 1; | |
1089 | for (pos = 0; pos < efx->vf_count; ++pos) { | |
1090 | vf = efx->vf + pos; | |
1091 | ||
1092 | mutex_lock(&vf->status_lock); | |
1093 | if (vf->rx_filtering && !is_zero_ether_addr(vf->addr.mac_addr)) { | |
1094 | *peer++ = vf->addr; | |
1095 | ++peer_count; | |
1096 | --peer_space; | |
1097 | BUG_ON(peer_space == 0); | |
1098 | } | |
1099 | mutex_unlock(&vf->status_lock); | |
1100 | } | |
1101 | ||
1102 | /* Fill the remaining addresses */ | |
1103 | list_for_each_entry(local_addr, &efx->local_addr_list, link) { | |
1104 | memcpy(peer->mac_addr, local_addr->addr, ETH_ALEN); | |
1105 | peer->tci = 0; | |
1106 | ++peer; | |
1107 | ++peer_count; | |
1108 | if (--peer_space == 0) { | |
1109 | if (list_empty(&pages)) { | |
1110 | epp = kmalloc(sizeof(*epp), GFP_KERNEL); | |
1111 | if (!epp) | |
1112 | break; | |
1113 | epp->ptr = dma_alloc_coherent( | |
1114 | &efx->pci_dev->dev, EFX_PAGE_SIZE, | |
1115 | &epp->addr, GFP_KERNEL); | |
1116 | if (!epp->ptr) { | |
1117 | kfree(epp); | |
1118 | break; | |
1119 | } | |
1120 | } else { | |
1121 | epp = list_first_entry( | |
1122 | &pages, struct efx_endpoint_page, link); | |
1123 | list_del(&epp->link); | |
1124 | } | |
1125 | ||
1126 | list_add_tail(&epp->link, &efx->local_page_list); | |
1127 | peer = (struct vfdi_endpoint *)epp->ptr; | |
1128 | peer_space = EFX_PAGE_SIZE / sizeof(struct vfdi_endpoint); | |
1129 | } | |
1130 | } | |
1131 | vfdi_status->peer_count = peer_count; | |
1132 | mutex_unlock(&efx->local_lock); | |
1133 | ||
1134 | /* Free any now unused endpoint pages */ | |
1135 | while (!list_empty(&pages)) { | |
1136 | epp = list_first_entry( | |
1137 | &pages, struct efx_endpoint_page, link); | |
1138 | list_del(&epp->link); | |
1139 | dma_free_coherent(&efx->pci_dev->dev, EFX_PAGE_SIZE, | |
1140 | epp->ptr, epp->addr); | |
1141 | kfree(epp); | |
1142 | } | |
1143 | ||
1144 | /* Finally, push the pages */ | |
1145 | for (pos = 0; pos < efx->vf_count; ++pos) { | |
1146 | vf = efx->vf + pos; | |
1147 | ||
1148 | mutex_lock(&vf->status_lock); | |
1149 | if (vf->status_addr) | |
1150 | __efx_sriov_push_vf_status(vf); | |
1151 | mutex_unlock(&vf->status_lock); | |
1152 | } | |
1153 | } | |
1154 | ||
1155 | static void efx_sriov_free_local(struct efx_nic *efx) | |
1156 | { | |
1157 | struct efx_local_addr *local_addr; | |
1158 | struct efx_endpoint_page *epp; | |
1159 | ||
1160 | while (!list_empty(&efx->local_addr_list)) { | |
1161 | local_addr = list_first_entry(&efx->local_addr_list, | |
1162 | struct efx_local_addr, link); | |
1163 | list_del(&local_addr->link); | |
1164 | kfree(local_addr); | |
1165 | } | |
1166 | ||
1167 | while (!list_empty(&efx->local_page_list)) { | |
1168 | epp = list_first_entry(&efx->local_page_list, | |
1169 | struct efx_endpoint_page, link); | |
1170 | list_del(&epp->link); | |
1171 | dma_free_coherent(&efx->pci_dev->dev, EFX_PAGE_SIZE, | |
1172 | epp->ptr, epp->addr); | |
1173 | kfree(epp); | |
1174 | } | |
1175 | } | |
1176 | ||
1177 | static int efx_sriov_vf_alloc(struct efx_nic *efx) | |
1178 | { | |
1179 | unsigned index; | |
1180 | struct efx_vf *vf; | |
1181 | ||
1182 | efx->vf = kzalloc(sizeof(struct efx_vf) * efx->vf_count, GFP_KERNEL); | |
1183 | if (!efx->vf) | |
1184 | return -ENOMEM; | |
1185 | ||
1186 | for (index = 0; index < efx->vf_count; ++index) { | |
1187 | vf = efx->vf + index; | |
1188 | ||
1189 | vf->efx = efx; | |
1190 | vf->index = index; | |
1191 | vf->rx_filter_id = -1; | |
1192 | vf->tx_filter_mode = VF_TX_FILTER_AUTO; | |
1193 | vf->tx_filter_id = -1; | |
1194 | INIT_WORK(&vf->req, efx_sriov_vfdi); | |
1195 | INIT_WORK(&vf->reset_work, efx_sriov_reset_vf_work); | |
1196 | init_waitqueue_head(&vf->flush_waitq); | |
1197 | mutex_init(&vf->status_lock); | |
1198 | mutex_init(&vf->txq_lock); | |
1199 | } | |
1200 | ||
1201 | return 0; | |
1202 | } | |
1203 | ||
1204 | static void efx_sriov_vfs_fini(struct efx_nic *efx) | |
1205 | { | |
1206 | struct efx_vf *vf; | |
1207 | unsigned int pos; | |
1208 | ||
1209 | for (pos = 0; pos < efx->vf_count; ++pos) { | |
1210 | vf = efx->vf + pos; | |
1211 | ||
1212 | efx_nic_free_buffer(efx, &vf->buf); | |
1213 | kfree(vf->peer_page_addrs); | |
1214 | vf->peer_page_addrs = NULL; | |
1215 | vf->peer_page_count = 0; | |
1216 | ||
1217 | vf->evq0_count = 0; | |
1218 | } | |
1219 | } | |
1220 | ||
1221 | static int efx_sriov_vfs_init(struct efx_nic *efx) | |
1222 | { | |
1223 | struct pci_dev *pci_dev = efx->pci_dev; | |
1224 | unsigned index, devfn, sriov, buftbl_base; | |
1225 | u16 offset, stride; | |
1226 | struct efx_vf *vf; | |
1227 | int rc; | |
1228 | ||
1229 | sriov = pci_find_ext_capability(pci_dev, PCI_EXT_CAP_ID_SRIOV); | |
1230 | if (!sriov) | |
1231 | return -ENOENT; | |
1232 | ||
1233 | pci_read_config_word(pci_dev, sriov + PCI_SRIOV_VF_OFFSET, &offset); | |
1234 | pci_read_config_word(pci_dev, sriov + PCI_SRIOV_VF_STRIDE, &stride); | |
1235 | ||
1236 | buftbl_base = efx->vf_buftbl_base; | |
1237 | devfn = pci_dev->devfn + offset; | |
1238 | for (index = 0; index < efx->vf_count; ++index) { | |
1239 | vf = efx->vf + index; | |
1240 | ||
1241 | /* Reserve buffer entries */ | |
1242 | vf->buftbl_base = buftbl_base; | |
1243 | buftbl_base += EFX_VF_BUFTBL_PER_VI * efx_vf_size(efx); | |
1244 | ||
1245 | vf->pci_rid = devfn; | |
1246 | snprintf(vf->pci_name, sizeof(vf->pci_name), | |
1247 | "%04x:%02x:%02x.%d", | |
1248 | pci_domain_nr(pci_dev->bus), pci_dev->bus->number, | |
1249 | PCI_SLOT(devfn), PCI_FUNC(devfn)); | |
1250 | ||
1251 | rc = efx_nic_alloc_buffer(efx, &vf->buf, EFX_PAGE_SIZE); | |
1252 | if (rc) | |
1253 | goto fail; | |
1254 | ||
1255 | devfn += stride; | |
1256 | } | |
1257 | ||
1258 | return 0; | |
1259 | ||
1260 | fail: | |
1261 | efx_sriov_vfs_fini(efx); | |
1262 | return rc; | |
1263 | } | |
1264 | ||
1265 | int efx_sriov_init(struct efx_nic *efx) | |
1266 | { | |
1267 | struct net_device *net_dev = efx->net_dev; | |
1268 | struct vfdi_status *vfdi_status; | |
1269 | int rc; | |
1270 | ||
1271 | /* Ensure there's room for vf_channel */ | |
1272 | BUILD_BUG_ON(EFX_MAX_CHANNELS + 1 >= EFX_VI_BASE); | |
1273 | /* Ensure that VI_BASE is aligned on VI_SCALE */ | |
1274 | BUILD_BUG_ON(EFX_VI_BASE & ((1 << EFX_VI_SCALE_MAX) - 1)); | |
1275 | ||
1276 | if (efx->vf_count == 0) | |
1277 | return 0; | |
1278 | ||
1279 | rc = efx_sriov_cmd(efx, true, NULL, NULL); | |
1280 | if (rc) | |
1281 | goto fail_cmd; | |
1282 | ||
1283 | rc = efx_nic_alloc_buffer(efx, &efx->vfdi_status, sizeof(*vfdi_status)); | |
1284 | if (rc) | |
1285 | goto fail_status; | |
1286 | vfdi_status = efx->vfdi_status.addr; | |
1287 | memset(vfdi_status, 0, sizeof(*vfdi_status)); | |
1288 | vfdi_status->version = 1; | |
1289 | vfdi_status->length = sizeof(*vfdi_status); | |
1290 | vfdi_status->max_tx_channels = vf_max_tx_channels; | |
1291 | vfdi_status->vi_scale = efx->vi_scale; | |
1292 | vfdi_status->rss_rxq_count = efx->rss_spread; | |
1293 | vfdi_status->peer_count = 1 + efx->vf_count; | |
1294 | vfdi_status->timer_quantum_ns = efx->timer_quantum_ns; | |
1295 | ||
1296 | rc = efx_sriov_vf_alloc(efx); | |
1297 | if (rc) | |
1298 | goto fail_alloc; | |
1299 | ||
1300 | mutex_init(&efx->local_lock); | |
1301 | INIT_WORK(&efx->peer_work, efx_sriov_peer_work); | |
1302 | INIT_LIST_HEAD(&efx->local_addr_list); | |
1303 | INIT_LIST_HEAD(&efx->local_page_list); | |
1304 | ||
1305 | rc = efx_sriov_vfs_init(efx); | |
1306 | if (rc) | |
1307 | goto fail_vfs; | |
1308 | ||
1309 | rtnl_lock(); | |
1310 | memcpy(vfdi_status->peers[0].mac_addr, | |
1311 | net_dev->dev_addr, ETH_ALEN); | |
1312 | efx->vf_init_count = efx->vf_count; | |
1313 | rtnl_unlock(); | |
1314 | ||
1315 | efx_sriov_usrev(efx, true); | |
1316 | ||
1317 | /* At this point we must be ready to accept VFDI requests */ | |
1318 | ||
1319 | rc = pci_enable_sriov(efx->pci_dev, efx->vf_count); | |
1320 | if (rc) | |
1321 | goto fail_pci; | |
1322 | ||
1323 | netif_info(efx, probe, net_dev, | |
1324 | "enabled SR-IOV for %d VFs, %d VI per VF\n", | |
1325 | efx->vf_count, efx_vf_size(efx)); | |
1326 | return 0; | |
1327 | ||
1328 | fail_pci: | |
1329 | efx_sriov_usrev(efx, false); | |
1330 | rtnl_lock(); | |
1331 | efx->vf_init_count = 0; | |
1332 | rtnl_unlock(); | |
1333 | efx_sriov_vfs_fini(efx); | |
1334 | fail_vfs: | |
1335 | cancel_work_sync(&efx->peer_work); | |
1336 | efx_sriov_free_local(efx); | |
1337 | kfree(efx->vf); | |
1338 | fail_alloc: | |
1339 | efx_nic_free_buffer(efx, &efx->vfdi_status); | |
1340 | fail_status: | |
1341 | efx_sriov_cmd(efx, false, NULL, NULL); | |
1342 | fail_cmd: | |
1343 | return rc; | |
1344 | } | |
1345 | ||
1346 | void efx_sriov_fini(struct efx_nic *efx) | |
1347 | { | |
1348 | struct efx_vf *vf; | |
1349 | unsigned int pos; | |
1350 | ||
1351 | if (efx->vf_init_count == 0) | |
1352 | return; | |
1353 | ||
1354 | /* Disable all interfaces to reconfiguration */ | |
1355 | BUG_ON(efx->vfdi_channel->enabled); | |
1356 | efx_sriov_usrev(efx, false); | |
1357 | rtnl_lock(); | |
1358 | efx->vf_init_count = 0; | |
1359 | rtnl_unlock(); | |
1360 | ||
1361 | /* Flush all reconfiguration work */ | |
1362 | for (pos = 0; pos < efx->vf_count; ++pos) { | |
1363 | vf = efx->vf + pos; | |
1364 | cancel_work_sync(&vf->req); | |
1365 | cancel_work_sync(&vf->reset_work); | |
1366 | } | |
1367 | cancel_work_sync(&efx->peer_work); | |
1368 | ||
1369 | pci_disable_sriov(efx->pci_dev); | |
1370 | ||
1371 | /* Tear down back-end state */ | |
1372 | efx_sriov_vfs_fini(efx); | |
1373 | efx_sriov_free_local(efx); | |
1374 | kfree(efx->vf); | |
1375 | efx_nic_free_buffer(efx, &efx->vfdi_status); | |
1376 | efx_sriov_cmd(efx, false, NULL, NULL); | |
1377 | } | |
1378 | ||
1379 | void efx_sriov_event(struct efx_channel *channel, efx_qword_t *event) | |
1380 | { | |
1381 | struct efx_nic *efx = channel->efx; | |
1382 | struct efx_vf *vf; | |
1383 | unsigned qid, seq, type, data; | |
1384 | ||
1385 | qid = EFX_QWORD_FIELD(*event, FSF_CZ_USER_QID); | |
1386 | ||
1387 | /* USR_EV_REG_VALUE is dword0, so access the VFDI_EV fields directly */ | |
1388 | BUILD_BUG_ON(FSF_CZ_USER_EV_REG_VALUE_LBN != 0); | |
1389 | seq = EFX_QWORD_FIELD(*event, VFDI_EV_SEQ); | |
1390 | type = EFX_QWORD_FIELD(*event, VFDI_EV_TYPE); | |
1391 | data = EFX_QWORD_FIELD(*event, VFDI_EV_DATA); | |
1392 | ||
1393 | netif_vdbg(efx, hw, efx->net_dev, | |
1394 | "USR_EV event from qid %d seq 0x%x type %d data 0x%x\n", | |
1395 | qid, seq, type, data); | |
1396 | ||
1397 | if (map_vi_index(efx, qid, &vf, NULL)) | |
1398 | return; | |
1399 | if (vf->busy) | |
1400 | goto error; | |
1401 | ||
1402 | if (type == VFDI_EV_TYPE_REQ_WORD0) { | |
1403 | /* Resynchronise */ | |
1404 | vf->req_type = VFDI_EV_TYPE_REQ_WORD0; | |
1405 | vf->req_seqno = seq + 1; | |
1406 | vf->req_addr = 0; | |
1407 | } else if (seq != (vf->req_seqno++ & 0xff) || type != vf->req_type) | |
1408 | goto error; | |
1409 | ||
1410 | switch (vf->req_type) { | |
1411 | case VFDI_EV_TYPE_REQ_WORD0: | |
1412 | case VFDI_EV_TYPE_REQ_WORD1: | |
1413 | case VFDI_EV_TYPE_REQ_WORD2: | |
1414 | vf->req_addr |= (u64)data << (vf->req_type << 4); | |
1415 | ++vf->req_type; | |
1416 | return; | |
1417 | ||
1418 | case VFDI_EV_TYPE_REQ_WORD3: | |
1419 | vf->req_addr |= (u64)data << 48; | |
1420 | vf->req_type = VFDI_EV_TYPE_REQ_WORD0; | |
1421 | vf->busy = true; | |
1422 | queue_work(vfdi_workqueue, &vf->req); | |
1423 | return; | |
1424 | } | |
1425 | ||
1426 | error: | |
1427 | if (net_ratelimit()) | |
1428 | netif_err(efx, hw, efx->net_dev, | |
1429 | "ERROR: Screaming VFDI request from %s\n", | |
1430 | vf->pci_name); | |
1431 | /* Reset the request and sequence number */ | |
1432 | vf->req_type = VFDI_EV_TYPE_REQ_WORD0; | |
1433 | vf->req_seqno = seq + 1; | |
1434 | } | |
1435 | ||
1436 | void efx_sriov_flr(struct efx_nic *efx, unsigned vf_i) | |
1437 | { | |
1438 | struct efx_vf *vf; | |
1439 | ||
1440 | if (vf_i > efx->vf_init_count) | |
1441 | return; | |
1442 | vf = efx->vf + vf_i; | |
1443 | netif_info(efx, hw, efx->net_dev, | |
1444 | "FLR on VF %s\n", vf->pci_name); | |
1445 | ||
1446 | vf->status_addr = 0; | |
1447 | efx_vfdi_remove_all_filters(vf); | |
1448 | efx_vfdi_flush_clear(vf); | |
1449 | ||
1450 | vf->evq0_count = 0; | |
1451 | } | |
1452 | ||
1453 | void efx_sriov_mac_address_changed(struct efx_nic *efx) | |
1454 | { | |
1455 | struct vfdi_status *vfdi_status = efx->vfdi_status.addr; | |
1456 | ||
1457 | if (!efx->vf_init_count) | |
1458 | return; | |
1459 | memcpy(vfdi_status->peers[0].mac_addr, | |
1460 | efx->net_dev->dev_addr, ETH_ALEN); | |
1461 | queue_work(vfdi_workqueue, &efx->peer_work); | |
1462 | } | |
1463 | ||
1464 | void efx_sriov_tx_flush_done(struct efx_nic *efx, efx_qword_t *event) | |
1465 | { | |
1466 | struct efx_vf *vf; | |
1467 | unsigned queue, qid; | |
1468 | ||
1469 | queue = EFX_QWORD_FIELD(*event, FSF_AZ_DRIVER_EV_SUBDATA); | |
1470 | if (map_vi_index(efx, queue, &vf, &qid)) | |
1471 | return; | |
1472 | /* Ignore flush completions triggered by an FLR */ | |
1473 | if (!test_bit(qid, vf->txq_mask)) | |
1474 | return; | |
1475 | ||
1476 | __clear_bit(qid, vf->txq_mask); | |
1477 | --vf->txq_count; | |
1478 | ||
1479 | if (efx_vfdi_flush_wake(vf)) | |
1480 | wake_up(&vf->flush_waitq); | |
1481 | } | |
1482 | ||
1483 | void efx_sriov_rx_flush_done(struct efx_nic *efx, efx_qword_t *event) | |
1484 | { | |
1485 | struct efx_vf *vf; | |
1486 | unsigned ev_failed, queue, qid; | |
1487 | ||
1488 | queue = EFX_QWORD_FIELD(*event, FSF_AZ_DRIVER_EV_RX_DESCQ_ID); | |
1489 | ev_failed = EFX_QWORD_FIELD(*event, | |
1490 | FSF_AZ_DRIVER_EV_RX_FLUSH_FAIL); | |
1491 | if (map_vi_index(efx, queue, &vf, &qid)) | |
1492 | return; | |
1493 | if (!test_bit(qid, vf->rxq_mask)) | |
1494 | return; | |
1495 | ||
1496 | if (ev_failed) { | |
1497 | set_bit(qid, vf->rxq_retry_mask); | |
1498 | atomic_inc(&vf->rxq_retry_count); | |
1499 | } else { | |
1500 | __clear_bit(qid, vf->rxq_mask); | |
1501 | --vf->rxq_count; | |
1502 | } | |
1503 | if (efx_vfdi_flush_wake(vf)) | |
1504 | wake_up(&vf->flush_waitq); | |
1505 | } | |
1506 | ||
1507 | /* Called from napi. Schedule the reset work item */ | |
1508 | void efx_sriov_desc_fetch_err(struct efx_nic *efx, unsigned dmaq) | |
1509 | { | |
1510 | struct efx_vf *vf; | |
1511 | unsigned int rel; | |
1512 | ||
1513 | if (map_vi_index(efx, dmaq, &vf, &rel)) | |
1514 | return; | |
1515 | ||
1516 | if (net_ratelimit()) | |
1517 | netif_err(efx, hw, efx->net_dev, | |
1518 | "VF %d DMA Q %d reports descriptor fetch error.\n", | |
1519 | vf->index, rel); | |
1520 | queue_work(vfdi_workqueue, &vf->reset_work); | |
1521 | } | |
1522 | ||
1523 | /* Reset all VFs */ | |
1524 | void efx_sriov_reset(struct efx_nic *efx) | |
1525 | { | |
1526 | unsigned int vf_i; | |
1527 | struct efx_buffer buf; | |
1528 | struct efx_vf *vf; | |
1529 | ||
1530 | ASSERT_RTNL(); | |
1531 | ||
1532 | if (efx->vf_init_count == 0) | |
1533 | return; | |
1534 | ||
1535 | efx_sriov_usrev(efx, true); | |
1536 | (void)efx_sriov_cmd(efx, true, NULL, NULL); | |
1537 | ||
1538 | if (efx_nic_alloc_buffer(efx, &buf, EFX_PAGE_SIZE)) | |
1539 | return; | |
1540 | ||
1541 | for (vf_i = 0; vf_i < efx->vf_init_count; ++vf_i) { | |
1542 | vf = efx->vf + vf_i; | |
1543 | efx_sriov_reset_vf(vf, &buf); | |
1544 | } | |
1545 | ||
1546 | efx_nic_free_buffer(efx, &buf); | |
1547 | } | |
1548 | ||
1549 | int efx_init_sriov(void) | |
1550 | { | |
1551 | /* A single threaded workqueue is sufficient. efx_sriov_vfdi() and | |
1552 | * efx_sriov_peer_work() spend almost all their time sleeping for | |
1553 | * MCDI to complete anyway | |
1554 | */ | |
1555 | vfdi_workqueue = create_singlethread_workqueue("sfc_vfdi"); | |
1556 | if (!vfdi_workqueue) | |
1557 | return -ENOMEM; | |
1558 | ||
1559 | return 0; | |
1560 | } | |
1561 | ||
1562 | void efx_fini_sriov(void) | |
1563 | { | |
1564 | destroy_workqueue(vfdi_workqueue); | |
1565 | } | |
1566 | ||
1567 | int efx_sriov_set_vf_mac(struct net_device *net_dev, int vf_i, u8 *mac) | |
1568 | { | |
1569 | struct efx_nic *efx = netdev_priv(net_dev); | |
1570 | struct efx_vf *vf; | |
1571 | ||
1572 | if (vf_i >= efx->vf_init_count) | |
1573 | return -EINVAL; | |
1574 | vf = efx->vf + vf_i; | |
1575 | ||
1576 | mutex_lock(&vf->status_lock); | |
1577 | memcpy(vf->addr.mac_addr, mac, ETH_ALEN); | |
1578 | __efx_sriov_update_vf_addr(vf); | |
1579 | mutex_unlock(&vf->status_lock); | |
1580 | ||
1581 | return 0; | |
1582 | } | |
1583 | ||
1584 | int efx_sriov_set_vf_vlan(struct net_device *net_dev, int vf_i, | |
1585 | u16 vlan, u8 qos) | |
1586 | { | |
1587 | struct efx_nic *efx = netdev_priv(net_dev); | |
1588 | struct efx_vf *vf; | |
1589 | u16 tci; | |
1590 | ||
1591 | if (vf_i >= efx->vf_init_count) | |
1592 | return -EINVAL; | |
1593 | vf = efx->vf + vf_i; | |
1594 | ||
1595 | mutex_lock(&vf->status_lock); | |
1596 | tci = (vlan & VLAN_VID_MASK) | ((qos & 0x7) << VLAN_PRIO_SHIFT); | |
1597 | vf->addr.tci = htons(tci); | |
1598 | __efx_sriov_update_vf_addr(vf); | |
1599 | mutex_unlock(&vf->status_lock); | |
1600 | ||
1601 | return 0; | |
1602 | } | |
1603 | ||
1604 | int efx_sriov_set_vf_spoofchk(struct net_device *net_dev, int vf_i, | |
1605 | bool spoofchk) | |
1606 | { | |
1607 | struct efx_nic *efx = netdev_priv(net_dev); | |
1608 | struct efx_vf *vf; | |
1609 | int rc; | |
1610 | ||
1611 | if (vf_i >= efx->vf_init_count) | |
1612 | return -EINVAL; | |
1613 | vf = efx->vf + vf_i; | |
1614 | ||
1615 | mutex_lock(&vf->txq_lock); | |
1616 | if (vf->txq_count == 0) { | |
1617 | vf->tx_filter_mode = | |
1618 | spoofchk ? VF_TX_FILTER_ON : VF_TX_FILTER_OFF; | |
1619 | rc = 0; | |
1620 | } else { | |
1621 | /* This cannot be changed while TX queues are running */ | |
1622 | rc = -EBUSY; | |
1623 | } | |
1624 | mutex_unlock(&vf->txq_lock); | |
1625 | return rc; | |
1626 | } | |
1627 | ||
1628 | int efx_sriov_get_vf_config(struct net_device *net_dev, int vf_i, | |
1629 | struct ifla_vf_info *ivi) | |
1630 | { | |
1631 | struct efx_nic *efx = netdev_priv(net_dev); | |
1632 | struct efx_vf *vf; | |
1633 | u16 tci; | |
1634 | ||
1635 | if (vf_i >= efx->vf_init_count) | |
1636 | return -EINVAL; | |
1637 | vf = efx->vf + vf_i; | |
1638 | ||
1639 | ivi->vf = vf_i; | |
1640 | memcpy(ivi->mac, vf->addr.mac_addr, ETH_ALEN); | |
1641 | ivi->tx_rate = 0; | |
1642 | tci = ntohs(vf->addr.tci); | |
1643 | ivi->vlan = tci & VLAN_VID_MASK; | |
1644 | ivi->qos = (tci >> VLAN_PRIO_SHIFT) & 0x7; | |
1645 | ivi->spoofchk = vf->tx_filter_mode == VF_TX_FILTER_ON; | |
1646 | ||
1647 | return 0; | |
1648 | } | |
1649 |