projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'linux-can-next-for-4.8-20160617' of git://git.kernel.org/pub/scm/linux...
[deliverable/linux.git] / drivers / net / ethernet / ti / cpsw.c
CommitLineData
df828598
M		 1/*
2 * Texas Instruments Ethernet Switch Driver
3 *
4 * Copyright (C) 2012 Texas Instruments
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation version 2.
9 *
10 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
11 * kind, whether express or implied; without even the implied warranty
12 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15
16#include <linux/kernel.h>
17#include <linux/io.h>
18#include <linux/clk.h>
19#include <linux/timer.h>
20#include <linux/module.h>
21#include <linux/platform_device.h>
22#include <linux/irqreturn.h>
23#include <linux/interrupt.h>
24#include <linux/if_ether.h>
25#include <linux/etherdevice.h>
26#include <linux/netdevice.h>
2e5b38ab 27#include <linux/net_tstamp.h>
df828598
M		 28#include <linux/phy.h>
29#include <linux/workqueue.h>
30#include <linux/delay.h>
f150bd7f 31#include <linux/pm_runtime.h>
1d147ccb 32#include <linux/gpio.h>
2eb32b0a 33#include <linux/of.h>
9e42f715 34#include <linux/of_mdio.h>
2eb32b0a
M		 35#include <linux/of_net.h>
36#include <linux/of_device.h>
3b72c2fe 37#include <linux/if_vlan.h>
df828598 38
739683b4 39#include <linux/pinctrl/consumer.h>
df828598 40
dbe34724 41#include "cpsw.h"
df828598 42#include "cpsw_ale.h"
2e5b38ab 43#include "cpts.h"
df828598
M		 44#include "davinci_cpdma.h"
45
46#define CPSW_DEBUG (NETIF_MSG_HW | NETIF_MSG_WOL | \
47 NETIF_MSG_DRV | NETIF_MSG_LINK | \
48 NETIF_MSG_IFUP | NETIF_MSG_INTR | \
49 NETIF_MSG_PROBE | NETIF_MSG_TIMER | \
50 NETIF_MSG_IFDOWN | NETIF_MSG_RX_ERR | \
51 NETIF_MSG_TX_ERR | NETIF_MSG_TX_DONE | \
52 NETIF_MSG_PKTDATA | NETIF_MSG_TX_QUEUED | \
53 NETIF_MSG_RX_STATUS)
54
55#define cpsw_info(priv, type, format, ...) \
56do { \
57 if (netif_msg_##type(priv) && net_ratelimit()) \
58 dev_info(priv->dev, format, ## __VA_ARGS__); \
59} while (0)
60
61#define cpsw_err(priv, type, format, ...) \
62do { \
63 if (netif_msg_##type(priv) && net_ratelimit()) \
64 dev_err(priv->dev, format, ## __VA_ARGS__); \
65} while (0)
66
67#define cpsw_dbg(priv, type, format, ...) \
68do { \
69 if (netif_msg_##type(priv) && net_ratelimit()) \
70 dev_dbg(priv->dev, format, ## __VA_ARGS__); \
71} while (0)
72
73#define cpsw_notice(priv, type, format, ...) \
74do { \
75 if (netif_msg_##type(priv) && net_ratelimit()) \
76 dev_notice(priv->dev, format, ## __VA_ARGS__); \
77} while (0)
78
5c50a856
M		 79#define ALE_ALL_PORTS 0x7
80
df828598
M		 81#define CPSW_MAJOR_VERSION(reg) (reg >> 8 & 0x7)
82#define CPSW_MINOR_VERSION(reg) (reg & 0xff)
83#define CPSW_RTL_VERSION(reg) ((reg >> 11) & 0x1f)
84
e90cfac6
RC		 85#define CPSW_VERSION_1 0x19010a
86#define CPSW_VERSION_2 0x19010c
c193f365 87#define CPSW_VERSION_3 0x19010f
926489be 88#define CPSW_VERSION_4 0x190112
549985ee
RC		 89
90#define HOST_PORT_NUM 0
91#define SLIVER_SIZE 0x40
92
93#define CPSW1_HOST_PORT_OFFSET 0x028
94#define CPSW1_SLAVE_OFFSET 0x050
95#define CPSW1_SLAVE_SIZE 0x040
96#define CPSW1_CPDMA_OFFSET 0x100
97#define CPSW1_STATERAM_OFFSET 0x200
d9718546 98#define CPSW1_HW_STATS 0x400
549985ee
RC		 99#define CPSW1_CPTS_OFFSET 0x500
100#define CPSW1_ALE_OFFSET 0x600
101#define CPSW1_SLIVER_OFFSET 0x700
102
103#define CPSW2_HOST_PORT_OFFSET 0x108
104#define CPSW2_SLAVE_OFFSET 0x200
105#define CPSW2_SLAVE_SIZE 0x100
106#define CPSW2_CPDMA_OFFSET 0x800
d9718546 107#define CPSW2_HW_STATS 0x900
549985ee
RC		 108#define CPSW2_STATERAM_OFFSET 0xa00
109#define CPSW2_CPTS_OFFSET 0xc00
110#define CPSW2_ALE_OFFSET 0xd00
111#define CPSW2_SLIVER_OFFSET 0xd80
112#define CPSW2_BD_OFFSET 0x2000
113
df828598
M		 114#define CPDMA_RXTHRESH 0x0c0
115#define CPDMA_RXFREE 0x0e0
116#define CPDMA_TXHDP 0x00
117#define CPDMA_RXHDP 0x20
118#define CPDMA_TXCP 0x40
119#define CPDMA_RXCP 0x60
120
df828598
M		 121#define CPSW_POLL_WEIGHT 64
122#define CPSW_MIN_PACKET_SIZE 60
123#define CPSW_MAX_PACKET_SIZE (1500 + 14 + 4 + 4)
124
125#define RX_PRIORITY_MAPPING 0x76543210
126#define TX_PRIORITY_MAPPING 0x33221100
127#define CPDMA_TX_PRIORITY_MAP 0x76543210
128
3b72c2fe
M		 129#define CPSW_VLAN_AWARE BIT(1)
130#define CPSW_ALE_VLAN_AWARE 1
131
35717d8d
JO		 132#define CPSW_FIFO_NORMAL_MODE (0 << 16)
133#define CPSW_FIFO_DUAL_MAC_MODE (1 << 16)
134#define CPSW_FIFO_RATE_LIMIT_MODE (2 << 16)
d9ba8f9e 135
ff5b8ef2
M		 136#define CPSW_INTPACEEN (0x3f << 16)
137#define CPSW_INTPRESCALE_MASK (0x7FF << 0)
138#define CPSW_CMINTMAX_CNT 63
139#define CPSW_CMINTMIN_CNT 2
140#define CPSW_CMINTMAX_INTVL (1000 / CPSW_CMINTMIN_CNT)
141#define CPSW_CMINTMIN_INTVL ((1000 / CPSW_CMINTMAX_CNT) + 1)
142
d3bb9c58
M		 143#define cpsw_slave_index(priv) \
144 ((priv->data.dual_emac) ? priv->emac_port : \
145 priv->data.active_slave)
146
df828598
M		 147static int debug_level;
148module_param(debug_level, int, 0);
149MODULE_PARM_DESC(debug_level, "cpsw debug level (NETIF_MSG bits)");
150
151static int ale_ageout = 10;
152module_param(ale_ageout, int, 0);
153MODULE_PARM_DESC(ale_ageout, "cpsw ale ageout interval (seconds)");
154
155static int rx_packet_max = CPSW_MAX_PACKET_SIZE;
156module_param(rx_packet_max, int, 0);
157MODULE_PARM_DESC(rx_packet_max, "maximum receive packet size (bytes)");
158
996a5c27 159struct cpsw_wr_regs {
df828598
M		 160 u32 id_ver;
161 u32 soft_reset;
162 u32 control;
163 u32 int_control;
164 u32 rx_thresh_en;
165 u32 rx_en;
166 u32 tx_en;
167 u32 misc_en;
ff5b8ef2
M		 168 u32 mem_allign1[8];
169 u32 rx_thresh_stat;
170 u32 rx_stat;
171 u32 tx_stat;
172 u32 misc_stat;
173 u32 mem_allign2[8];
174 u32 rx_imax;
175 u32 tx_imax;
176
df828598
M		 177};
178
996a5c27 179struct cpsw_ss_regs {
df828598
M		 180 u32 id_ver;
181 u32 control;
182 u32 soft_reset;
183 u32 stat_port_en;
184 u32 ptype;
bd357af2
RC		 185 u32 soft_idle;
186 u32 thru_rate;
187 u32 gap_thresh;
188 u32 tx_start_wds;
189 u32 flow_control;
190 u32 vlan_ltype;
191 u32 ts_ltype;
192 u32 dlr_ltype;
df828598
M		 193};
194
9750a3ad
RC		 195/* CPSW_PORT_V1 */
196#define CPSW1_MAX_BLKS 0x00 /* Maximum FIFO Blocks */
197#define CPSW1_BLK_CNT 0x04 /* FIFO Block Usage Count (Read Only) */
198#define CPSW1_TX_IN_CTL 0x08 /* Transmit FIFO Control */
199#define CPSW1_PORT_VLAN 0x0c /* VLAN Register */
200#define CPSW1_TX_PRI_MAP 0x10 /* Tx Header Priority to Switch Pri Mapping */
201#define CPSW1_TS_CTL 0x14 /* Time Sync Control */
202#define CPSW1_TS_SEQ_LTYPE 0x18 /* Time Sync Sequence ID Offset and Msg Type */
203#define CPSW1_TS_VLAN 0x1c /* Time Sync VLAN1 and VLAN2 */
204
205/* CPSW_PORT_V2 */
206#define CPSW2_CONTROL 0x00 /* Control Register */
207#define CPSW2_MAX_BLKS 0x08 /* Maximum FIFO Blocks */
208#define CPSW2_BLK_CNT 0x0c /* FIFO Block Usage Count (Read Only) */
209#define CPSW2_TX_IN_CTL 0x10 /* Transmit FIFO Control */
210#define CPSW2_PORT_VLAN 0x14 /* VLAN Register */
211#define CPSW2_TX_PRI_MAP 0x18 /* Tx Header Priority to Switch Pri Mapping */
212#define CPSW2_TS_SEQ_MTYPE 0x1c /* Time Sync Sequence ID Offset and Msg Type */
213
214/* CPSW_PORT_V1 and V2 */
215#define SA_LO 0x20 /* CPGMAC_SL Source Address Low */
216#define SA_HI 0x24 /* CPGMAC_SL Source Address High */
217#define SEND_PERCENT 0x28 /* Transmit Queue Send Percentages */
218
219/* CPSW_PORT_V2 only */
220#define RX_DSCP_PRI_MAP0 0x30 /* Rx DSCP Priority to Rx Packet Mapping */
221#define RX_DSCP_PRI_MAP1 0x34 /* Rx DSCP Priority to Rx Packet Mapping */
222#define RX_DSCP_PRI_MAP2 0x38 /* Rx DSCP Priority to Rx Packet Mapping */
223#define RX_DSCP_PRI_MAP3 0x3c /* Rx DSCP Priority to Rx Packet Mapping */
224#define RX_DSCP_PRI_MAP4 0x40 /* Rx DSCP Priority to Rx Packet Mapping */
225#define RX_DSCP_PRI_MAP5 0x44 /* Rx DSCP Priority to Rx Packet Mapping */
226#define RX_DSCP_PRI_MAP6 0x48 /* Rx DSCP Priority to Rx Packet Mapping */
227#define RX_DSCP_PRI_MAP7 0x4c /* Rx DSCP Priority to Rx Packet Mapping */
228
229/* Bit definitions for the CPSW2_CONTROL register */
230#define PASS_PRI_TAGGED (1<<24) /* Pass Priority Tagged */
231#define VLAN_LTYPE2_EN (1<<21) /* VLAN LTYPE 2 enable */
232#define VLAN_LTYPE1_EN (1<<20) /* VLAN LTYPE 1 enable */
233#define DSCP_PRI_EN (1<<16) /* DSCP Priority Enable */
234#define TS_320 (1<<14) /* Time Sync Dest Port 320 enable */
235#define TS_319 (1<<13) /* Time Sync Dest Port 319 enable */
236#define TS_132 (1<<12) /* Time Sync Dest IP Addr 132 enable */
237#define TS_131 (1<<11) /* Time Sync Dest IP Addr 131 enable */
238#define TS_130 (1<<10) /* Time Sync Dest IP Addr 130 enable */
239#define TS_129 (1<<9) /* Time Sync Dest IP Addr 129 enable */
09c55372
GC		 240#define TS_TTL_NONZERO (1<<8) /* Time Sync Time To Live Non-zero enable */
241#define TS_ANNEX_F_EN (1<<6) /* Time Sync Annex F enable */
9750a3ad
RC		 242#define TS_ANNEX_D_EN (1<<4) /* Time Sync Annex D enable */
243#define TS_LTYPE2_EN (1<<3) /* Time Sync LTYPE 2 enable */
244#define TS_LTYPE1_EN (1<<2) /* Time Sync LTYPE 1 enable */
245#define TS_TX_EN (1<<1) /* Time Sync Transmit Enable */
246#define TS_RX_EN (1<<0) /* Time Sync Receive Enable */
247
09c55372
GC		 248#define CTRL_V2_TS_BITS \
249 (TS_320 | TS_319 | TS_132 | TS_131 | TS_130 | TS_129 |\
250 TS_TTL_NONZERO | TS_ANNEX_D_EN | TS_LTYPE1_EN)
9750a3ad 251
09c55372
GC		 252#define CTRL_V2_ALL_TS_MASK (CTRL_V2_TS_BITS | TS_TX_EN | TS_RX_EN)
253#define CTRL_V2_TX_TS_BITS (CTRL_V2_TS_BITS | TS_TX_EN)
254#define CTRL_V2_RX_TS_BITS (CTRL_V2_TS_BITS | TS_RX_EN)
255
256
257#define CTRL_V3_TS_BITS \
258 (TS_320 | TS_319 | TS_132 | TS_131 | TS_130 | TS_129 |\
259 TS_TTL_NONZERO | TS_ANNEX_F_EN | TS_ANNEX_D_EN |\
260 TS_LTYPE1_EN)
261
262#define CTRL_V3_ALL_TS_MASK (CTRL_V3_TS_BITS | TS_TX_EN | TS_RX_EN)
263#define CTRL_V3_TX_TS_BITS (CTRL_V3_TS_BITS | TS_TX_EN)
264#define CTRL_V3_RX_TS_BITS (CTRL_V3_TS_BITS | TS_RX_EN)
9750a3ad
RC		 265
266/* Bit definitions for the CPSW2_TS_SEQ_MTYPE register */
267#define TS_SEQ_ID_OFFSET_SHIFT (16) /* Time Sync Sequence ID Offset */
268#define TS_SEQ_ID_OFFSET_MASK (0x3f)
269#define TS_MSG_TYPE_EN_SHIFT (0) /* Time Sync Message Type Enable */
270#define TS_MSG_TYPE_EN_MASK (0xffff)
271
272/* The PTP event messages - Sync, Delay_Req, Pdelay_Req, and Pdelay_Resp. */
273#define EVENT_MSG_BITS ((1<<0) | (1<<1) | (1<<2) | (1<<3))
df828598 274
2e5b38ab
RC		 275/* Bit definitions for the CPSW1_TS_CTL register */
276#define CPSW_V1_TS_RX_EN BIT(0)
277#define CPSW_V1_TS_TX_EN BIT(4)
278#define CPSW_V1_MSG_TYPE_OFS 16
279
280/* Bit definitions for the CPSW1_TS_SEQ_LTYPE register */
281#define CPSW_V1_SEQ_ID_OFS_SHIFT 16
282
df828598
M		 283struct cpsw_host_regs {
284 u32 max_blks;
285 u32 blk_cnt;
d9ba8f9e 286 u32 tx_in_ctl;
df828598
M		 287 u32 port_vlan;
288 u32 tx_pri_map;
289 u32 cpdma_tx_pri_map;
290 u32 cpdma_rx_chan_map;
291};
292
293struct cpsw_sliver_regs {
294 u32 id_ver;
295 u32 mac_control;
296 u32 mac_status;
297 u32 soft_reset;
298 u32 rx_maxlen;
299 u32 __reserved_0;
300 u32 rx_pause;
301 u32 tx_pause;
302 u32 __reserved_1;
303 u32 rx_pri_map;
304};
305
d9718546
M		 306struct cpsw_hw_stats {
307 u32 rxgoodframes;
308 u32 rxbroadcastframes;
309 u32 rxmulticastframes;
310 u32 rxpauseframes;
311 u32 rxcrcerrors;
312 u32 rxaligncodeerrors;
313 u32 rxoversizedframes;
314 u32 rxjabberframes;
315 u32 rxundersizedframes;
316 u32 rxfragments;
317 u32 __pad_0[2];
318 u32 rxoctets;
319 u32 txgoodframes;
320 u32 txbroadcastframes;
321 u32 txmulticastframes;
322 u32 txpauseframes;
323 u32 txdeferredframes;
324 u32 txcollisionframes;
325 u32 txsinglecollframes;
326 u32 txmultcollframes;
327 u32 txexcessivecollisions;
328 u32 txlatecollisions;
329 u32 txunderrun;
330 u32 txcarriersenseerrors;
331 u32 txoctets;
332 u32 octetframes64;
333 u32 octetframes65t127;
334 u32 octetframes128t255;
335 u32 octetframes256t511;
336 u32 octetframes512t1023;
337 u32 octetframes1024tup;
338 u32 netoctets;
339 u32 rxsofoverruns;
340 u32 rxmofoverruns;
341 u32 rxdmaoverruns;
342};
343
df828598 344struct cpsw_slave {
9750a3ad 345 void __iomem *regs;
df828598
M		 346 struct cpsw_sliver_regs __iomem *sliver;
347 int slave_num;
348 u32 mac_control;
349 struct cpsw_slave_data *data;
350 struct phy_device *phy;
d9ba8f9e
M		 351 struct net_device *ndev;
352 u32 port_vlan;
353 u32 open_stat;
df828598
M		 354};
355
9750a3ad
RC		 356static inline u32 slave_read(struct cpsw_slave *slave, u32 offset)
357{
358 return __raw_readl(slave->regs + offset);
359}
360
361static inline void slave_write(struct cpsw_slave *slave, u32 val, u32 offset)
362{
363 __raw_writel(val, slave->regs + offset);
364}
365
df828598 366struct cpsw_priv {
df828598
M		 367 struct platform_device *pdev;
368 struct net_device *ndev;
32a7432c
M		 369 struct napi_struct napi_rx;
370 struct napi_struct napi_tx;
df828598
M		 371 struct device *dev;
372 struct cpsw_platform_data data;
996a5c27
RC		 373 struct cpsw_ss_regs __iomem *regs;
374 struct cpsw_wr_regs __iomem *wr_regs;
d9718546 375 u8 __iomem *hw_stats;
df828598
M		 376 struct cpsw_host_regs __iomem *host_port_regs;
377 u32 msg_enable;
e90cfac6 378 u32 version;
ff5b8ef2
M		 379 u32 coal_intvl;
380 u32 bus_freq_mhz;
df828598 381 int rx_packet_max;
df828598
M		 382 struct clk *clk;
383 u8 mac_addr[ETH_ALEN];
384 struct cpsw_slave *slaves;
385 struct cpdma_ctlr *dma;
386 struct cpdma_chan *txch, *rxch;
387 struct cpsw_ale *ale;
1923d6e4
M		 388 bool rx_pause;
389 bool tx_pause;
7da11600
M		 390 bool quirk_irq;
391 bool rx_irq_disabled;
392 bool tx_irq_disabled;
df828598
M		 393 /* snapshot of IRQ numbers */
394 u32 irqs_table[4];
395 u32 num_irqs;
9232b16d 396 struct cpts *cpts;
d9ba8f9e 397 u32 emac_port;
df828598
M		 398};
399
d9718546
M		 400struct cpsw_stats {
401 char stat_string[ETH_GSTRING_LEN];
402 int type;
403 int sizeof_stat;
404 int stat_offset;
405};
406
407enum {
408 CPSW_STATS,
409 CPDMA_RX_STATS,
410 CPDMA_TX_STATS,
411};
412
413#define CPSW_STAT(m) CPSW_STATS, \
414 sizeof(((struct cpsw_hw_stats *)0)->m), \
415 offsetof(struct cpsw_hw_stats, m)
416#define CPDMA_RX_STAT(m) CPDMA_RX_STATS, \
417 sizeof(((struct cpdma_chan_stats *)0)->m), \
418 offsetof(struct cpdma_chan_stats, m)
419#define CPDMA_TX_STAT(m) CPDMA_TX_STATS, \
420 sizeof(((struct cpdma_chan_stats *)0)->m), \
421 offsetof(struct cpdma_chan_stats, m)
422
423static const struct cpsw_stats cpsw_gstrings_stats[] = {
424 { "Good Rx Frames", CPSW_STAT(rxgoodframes) },
425 { "Broadcast Rx Frames", CPSW_STAT(rxbroadcastframes) },
426 { "Multicast Rx Frames", CPSW_STAT(rxmulticastframes) },
427 { "Pause Rx Frames", CPSW_STAT(rxpauseframes) },
428 { "Rx CRC Errors", CPSW_STAT(rxcrcerrors) },
429 { "Rx Align/Code Errors", CPSW_STAT(rxaligncodeerrors) },
430 { "Oversize Rx Frames", CPSW_STAT(rxoversizedframes) },
431 { "Rx Jabbers", CPSW_STAT(rxjabberframes) },
432 { "Undersize (Short) Rx Frames", CPSW_STAT(rxundersizedframes) },
433 { "Rx Fragments", CPSW_STAT(rxfragments) },
434 { "Rx Octets", CPSW_STAT(rxoctets) },
435 { "Good Tx Frames", CPSW_STAT(txgoodframes) },
436 { "Broadcast Tx Frames", CPSW_STAT(txbroadcastframes) },
437 { "Multicast Tx Frames", CPSW_STAT(txmulticastframes) },
438 { "Pause Tx Frames", CPSW_STAT(txpauseframes) },
439 { "Deferred Tx Frames", CPSW_STAT(txdeferredframes) },
440 { "Collisions", CPSW_STAT(txcollisionframes) },
441 { "Single Collision Tx Frames", CPSW_STAT(txsinglecollframes) },
442 { "Multiple Collision Tx Frames", CPSW_STAT(txmultcollframes) },
443 { "Excessive Collisions", CPSW_STAT(txexcessivecollisions) },
444 { "Late Collisions", CPSW_STAT(txlatecollisions) },
445 { "Tx Underrun", CPSW_STAT(txunderrun) },
446 { "Carrier Sense Errors", CPSW_STAT(txcarriersenseerrors) },
447 { "Tx Octets", CPSW_STAT(txoctets) },
448 { "Rx + Tx 64 Octet Frames", CPSW_STAT(octetframes64) },
449 { "Rx + Tx 65-127 Octet Frames", CPSW_STAT(octetframes65t127) },
450 { "Rx + Tx 128-255 Octet Frames", CPSW_STAT(octetframes128t255) },
451 { "Rx + Tx 256-511 Octet Frames", CPSW_STAT(octetframes256t511) },
452 { "Rx + Tx 512-1023 Octet Frames", CPSW_STAT(octetframes512t1023) },
453 { "Rx + Tx 1024-Up Octet Frames", CPSW_STAT(octetframes1024tup) },
454 { "Net Octets", CPSW_STAT(netoctets) },
455 { "Rx Start of Frame Overruns", CPSW_STAT(rxsofoverruns) },
456 { "Rx Middle of Frame Overruns", CPSW_STAT(rxmofoverruns) },
457 { "Rx DMA Overruns", CPSW_STAT(rxdmaoverruns) },
458 { "Rx DMA chan: head_enqueue", CPDMA_RX_STAT(head_enqueue) },
459 { "Rx DMA chan: tail_enqueue", CPDMA_RX_STAT(tail_enqueue) },
460 { "Rx DMA chan: pad_enqueue", CPDMA_RX_STAT(pad_enqueue) },
461 { "Rx DMA chan: misqueued", CPDMA_RX_STAT(misqueued) },
462 { "Rx DMA chan: desc_alloc_fail", CPDMA_RX_STAT(desc_alloc_fail) },
463 { "Rx DMA chan: pad_alloc_fail", CPDMA_RX_STAT(pad_alloc_fail) },
464 { "Rx DMA chan: runt_receive_buf", CPDMA_RX_STAT(runt_receive_buff) },
465 { "Rx DMA chan: runt_transmit_buf", CPDMA_RX_STAT(runt_transmit_buff) },
466 { "Rx DMA chan: empty_dequeue", CPDMA_RX_STAT(empty_dequeue) },
467 { "Rx DMA chan: busy_dequeue", CPDMA_RX_STAT(busy_dequeue) },
468 { "Rx DMA chan: good_dequeue", CPDMA_RX_STAT(good_dequeue) },
469 { "Rx DMA chan: requeue", CPDMA_RX_STAT(requeue) },
470 { "Rx DMA chan: teardown_dequeue", CPDMA_RX_STAT(teardown_dequeue) },
471 { "Tx DMA chan: head_enqueue", CPDMA_TX_STAT(head_enqueue) },
472 { "Tx DMA chan: tail_enqueue", CPDMA_TX_STAT(tail_enqueue) },
473 { "Tx DMA chan: pad_enqueue", CPDMA_TX_STAT(pad_enqueue) },
474 { "Tx DMA chan: misqueued", CPDMA_TX_STAT(misqueued) },
475 { "Tx DMA chan: desc_alloc_fail", CPDMA_TX_STAT(desc_alloc_fail) },
476 { "Tx DMA chan: pad_alloc_fail", CPDMA_TX_STAT(pad_alloc_fail) },
477 { "Tx DMA chan: runt_receive_buf", CPDMA_TX_STAT(runt_receive_buff) },
478 { "Tx DMA chan: runt_transmit_buf", CPDMA_TX_STAT(runt_transmit_buff) },
479 { "Tx DMA chan: empty_dequeue", CPDMA_TX_STAT(empty_dequeue) },
480 { "Tx DMA chan: busy_dequeue", CPDMA_TX_STAT(busy_dequeue) },
481 { "Tx DMA chan: good_dequeue", CPDMA_TX_STAT(good_dequeue) },
482 { "Tx DMA chan: requeue", CPDMA_TX_STAT(requeue) },
483 { "Tx DMA chan: teardown_dequeue", CPDMA_TX_STAT(teardown_dequeue) },
484};
485
486#define CPSW_STATS_LEN ARRAY_SIZE(cpsw_gstrings_stats)
487
df828598 488#define napi_to_priv(napi) container_of(napi, struct cpsw_priv, napi)
d9ba8f9e
M		 489#define for_each_slave(priv, func, arg...) \
490 do { \
6e6ceaed
SS		 491 struct cpsw_slave *slave; \
492 int n; \
d9ba8f9e
M		 493 if (priv->data.dual_emac) \
494 (func)((priv)->slaves + priv->emac_port, ##arg);\
495 else \
6e6ceaed
SS		 496 for (n = (priv)->data.slaves, \
497 slave = (priv)->slaves; \
498 n; n--) \
499 (func)(slave++, ##arg); \
d9ba8f9e
M		 500 } while (0)
501#define cpsw_get_slave_ndev(priv, __slave_no__) \
1973db0d
M		 502 ((__slave_no__ < priv->data.slaves) ? \
503 priv->slaves[__slave_no__].ndev : NULL)
d9ba8f9e 504#define cpsw_get_slave_priv(priv, __slave_no__) \
1973db0d
M		 505 (((__slave_no__ < priv->data.slaves) && \
506 (priv->slaves[__slave_no__].ndev)) ? \
d9ba8f9e
M		 507 netdev_priv(priv->slaves[__slave_no__].ndev) : NULL) \
508
509#define cpsw_dual_emac_src_port_detect(status, priv, ndev, skb) \
510 do { \
511 if (!priv->data.dual_emac) \
512 break; \
513 if (CPDMA_RX_SOURCE_PORT(status) == 1) { \
514 ndev = cpsw_get_slave_ndev(priv, 0); \
515 priv = netdev_priv(ndev); \
516 skb->dev = ndev; \
517 } else if (CPDMA_RX_SOURCE_PORT(status) == 2) { \
518 ndev = cpsw_get_slave_ndev(priv, 1); \
519 priv = netdev_priv(ndev); \
520 skb->dev = ndev; \
521 } \
df828598 522 } while (0)
d9ba8f9e
M		 523#define cpsw_add_mcast(priv, addr) \
524 do { \
525 if (priv->data.dual_emac) { \
526 struct cpsw_slave *slave = priv->slaves + \
527 priv->emac_port; \
528 int slave_port = cpsw_get_slave_port(priv, \
529 slave->slave_num); \
530 cpsw_ale_add_mcast(priv->ale, addr, \
71a2cbb7 531 1 << slave_port | ALE_PORT_HOST, \
d9ba8f9e
M		 532 ALE_VLAN, slave->port_vlan, 0); \
533 } else { \
534 cpsw_ale_add_mcast(priv->ale, addr, \
61f1cef9 535 ALE_ALL_PORTS, \
d9ba8f9e
M		 536 0, 0, 0); \
537 } \
538 } while (0)
539
540static inline int cpsw_get_slave_port(struct cpsw_priv *priv, u32 slave_num)
541{
71a2cbb7 542 return slave_num + 1;
d9ba8f9e 543}
df828598 544
0cd8f9cc
M		 545static void cpsw_set_promiscious(struct net_device *ndev, bool enable)
546{
547 struct cpsw_priv *priv = netdev_priv(ndev);
548 struct cpsw_ale *ale = priv->ale;
549 int i;
550
551 if (priv->data.dual_emac) {
552 bool flag = false;
553
554 /* Enabling promiscuous mode for one interface will be
555 * common for both the interface as the interface shares
556 * the same hardware resource.
557 */
0d961b3b 558 for (i = 0; i < priv->data.slaves; i++)
0cd8f9cc
M		 559 if (priv->slaves[i].ndev->flags & IFF_PROMISC)
560 flag = true;
561
562 if (!enable && flag) {
563 enable = true;
564 dev_err(&ndev->dev, "promiscuity not disabled as the other interface is still in promiscuity mode\n");
565 }
566
567 if (enable) {
568 /* Enable Bypass */
569 cpsw_ale_control_set(ale, 0, ALE_BYPASS, 1);
570
571 dev_dbg(&ndev->dev, "promiscuity enabled\n");
572 } else {
573 /* Disable Bypass */
574 cpsw_ale_control_set(ale, 0, ALE_BYPASS, 0);
575 dev_dbg(&ndev->dev, "promiscuity disabled\n");
576 }
577 } else {
578 if (enable) {
579 unsigned long timeout = jiffies + HZ;
580
6f979eb3
LS		 581 /* Disable Learn for all ports (host is port 0 and slaves are port 1 and up */
582 for (i = 0; i <= priv->data.slaves; i++) {
0cd8f9cc
M		 583 cpsw_ale_control_set(ale, i,
584 ALE_PORT_NOLEARN, 1);
585 cpsw_ale_control_set(ale, i,
586 ALE_PORT_NO_SA_UPDATE, 1);
587 }
588
589 /* Clear All Untouched entries */
590 cpsw_ale_control_set(ale, 0, ALE_AGEOUT, 1);
591 do {
592 cpu_relax();
593 if (cpsw_ale_control_get(ale, 0, ALE_AGEOUT))
594 break;
595 } while (time_after(timeout, jiffies));
596 cpsw_ale_control_set(ale, 0, ALE_AGEOUT, 1);
597
598 /* Clear all mcast from ALE */
61f1cef9 599 cpsw_ale_flush_multicast(ale, ALE_ALL_PORTS, -1);
0cd8f9cc
M		 600
601 /* Flood All Unicast Packets to Host port */
602 cpsw_ale_control_set(ale, 0, ALE_P0_UNI_FLOOD, 1);
603 dev_dbg(&ndev->dev, "promiscuity enabled\n");
604 } else {
6f979eb3 605 /* Don't Flood All Unicast Packets to Host port */
0cd8f9cc
M		 606 cpsw_ale_control_set(ale, 0, ALE_P0_UNI_FLOOD, 0);
607
6f979eb3
LS		 608 /* Enable Learn for all ports (host is port 0 and slaves are port 1 and up */
609 for (i = 0; i <= priv->data.slaves; i++) {
0cd8f9cc
M		 610 cpsw_ale_control_set(ale, i,
611 ALE_PORT_NOLEARN, 0);
612 cpsw_ale_control_set(ale, i,
613 ALE_PORT_NO_SA_UPDATE, 0);
614 }
615 dev_dbg(&ndev->dev, "promiscuity disabled\n");
616 }
617 }
618}
619
5c50a856
M		 620static void cpsw_ndo_set_rx_mode(struct net_device *ndev)
621{
622 struct cpsw_priv *priv = netdev_priv(ndev);
25906052
M		 623 int vid;
624
625 if (priv->data.dual_emac)
626 vid = priv->slaves[priv->emac_port].port_vlan;
627 else
628 vid = priv->data.default_vlan;
5c50a856
M		 629
630 if (ndev->flags & IFF_PROMISC) {
631 /* Enable promiscuous mode */
0cd8f9cc 632 cpsw_set_promiscious(ndev, true);
1e5c4bc4 633 cpsw_ale_set_allmulti(priv->ale, IFF_ALLMULTI);
5c50a856 634 return;
0cd8f9cc
M		 635 } else {
636 /* Disable promiscuous mode */
637 cpsw_set_promiscious(ndev, false);
5c50a856
M		 638 }
639
1e5c4bc4
LS		 640 /* Restore allmulti on vlans if necessary */
641 cpsw_ale_set_allmulti(priv->ale, priv->ndev->flags & IFF_ALLMULTI);
642
5c50a856 643 /* Clear all mcast from ALE */
61f1cef9 644 cpsw_ale_flush_multicast(priv->ale, ALE_ALL_PORTS, vid);
5c50a856
M		 645
646 if (!netdev_mc_empty(ndev)) {
647 struct netdev_hw_addr *ha;
648
649 /* program multicast address list into ALE register */
650 netdev_for_each_mc_addr(ha, ndev) {
d9ba8f9e 651 cpsw_add_mcast(priv, (u8 *)ha->addr);
5c50a856
M		 652 }
653 }
654}
655
df828598
M		 656static void cpsw_intr_enable(struct cpsw_priv *priv)
657{
996a5c27
RC		 658 __raw_writel(0xFF, &priv->wr_regs->tx_en);
659 __raw_writel(0xFF, &priv->wr_regs->rx_en);
df828598
M		 660
661 cpdma_ctlr_int_ctrl(priv->dma, true);
662 return;
663}
664
665static void cpsw_intr_disable(struct cpsw_priv *priv)
666{
996a5c27
RC		 667 __raw_writel(0, &priv->wr_regs->tx_en);
668 __raw_writel(0, &priv->wr_regs->rx_en);
df828598
M		 669
670 cpdma_ctlr_int_ctrl(priv->dma, false);
671 return;
672}
673
1a3b5056 674static void cpsw_tx_handler(void *token, int len, int status)
df828598
M		 675{
676 struct sk_buff *skb = token;
677 struct net_device *ndev = skb->dev;
678 struct cpsw_priv *priv = netdev_priv(ndev);
679
fae50823
M		 680 /* Check whether the queue is stopped due to stalled tx dma, if the
681 * queue is stopped then start the queue as we have free desc for tx
682 */
df828598 683 if (unlikely(netif_queue_stopped(ndev)))
b56d6b3f 684 netif_wake_queue(ndev);
9232b16d 685 cpts_tx_timestamp(priv->cpts, skb);
8dc43ddc
TK		 686 ndev->stats.tx_packets++;
687 ndev->stats.tx_bytes += len;
df828598
M		 688 dev_kfree_skb_any(skb);
689}
690
1a3b5056 691static void cpsw_rx_handler(void *token, int len, int status)
df828598
M		 692{
693 struct sk_buff *skb = token;
b4727e69 694 struct sk_buff *new_skb;
df828598
M		 695 struct net_device *ndev = skb->dev;
696 struct cpsw_priv *priv = netdev_priv(ndev);
697 int ret = 0;
698
d9ba8f9e
M		 699 cpsw_dual_emac_src_port_detect(status, priv, ndev, skb);
700
16e5c57d 701 if (unlikely(status < 0) || unlikely(!netif_running(ndev))) {
a0e2c822
M		 702 bool ndev_status = false;
703 struct cpsw_slave *slave = priv->slaves;
704 int n;
705
706 if (priv->data.dual_emac) {
707 /* In dual emac mode check for all interfaces */
708 for (n = priv->data.slaves; n; n--, slave++)
709 if (netif_running(slave->ndev))
710 ndev_status = true;
711 }
712
713 if (ndev_status && (status >= 0)) {
714 /* The packet received is for the interface which
715 * is already down and the other interface is up
dbedd44e 716 * and running, instead of freeing which results
a0e2c822
M		 717 * in reducing of the number of rx descriptor in
718 * DMA engine, requeue skb back to cpdma.
719 */
720 new_skb = skb;
721 goto requeue;
722 }
723
b4727e69 724 /* the interface is going down, skbs are purged */
df828598
M		 725 dev_kfree_skb_any(skb);
726 return;
727 }
b4727e69
SS		 728
729 new_skb = netdev_alloc_skb_ip_align(ndev, priv->rx_packet_max);
730 if (new_skb) {
df828598 731 skb_put(skb, len);
9232b16d 732 cpts_rx_timestamp(priv->cpts, skb);
df828598
M		 733 skb->protocol = eth_type_trans(skb, ndev);
734 netif_receive_skb(skb);
8dc43ddc
TK		 735 ndev->stats.rx_bytes += len;
736 ndev->stats.rx_packets++;
b4727e69 737 } else {
8dc43ddc 738 ndev->stats.rx_dropped++;
b4727e69 739 new_skb = skb;
df828598
M		 740 }
741
a0e2c822 742requeue:
b4727e69
SS		 743 ret = cpdma_chan_submit(priv->rxch, new_skb, new_skb->data,
744 skb_tailroom(new_skb), 0);
745 if (WARN_ON(ret < 0))
746 dev_kfree_skb_any(new_skb);
df828598
M		 747}
748
c03abd84 749static irqreturn_t cpsw_tx_interrupt(int irq, void *dev_id)
df828598
M		 750{
751 struct cpsw_priv *priv = dev_id;
7ce67a38 752
32a7432c 753 writel(0, &priv->wr_regs->tx_en);
c03abd84 754 cpdma_ctlr_eoi(priv->dma, CPDMA_EOI_TX);
c03abd84 755
7da11600
M		 756 if (priv->quirk_irq) {
757 disable_irq_nosync(priv->irqs_table[1]);
758 priv->tx_irq_disabled = true;
759 }
760
32a7432c 761 napi_schedule(&priv->napi_tx);
c03abd84
FB		 762 return IRQ_HANDLED;
763}
764
765static irqreturn_t cpsw_rx_interrupt(int irq, void *dev_id)
766{
767 struct cpsw_priv *priv = dev_id;
768
769 cpdma_ctlr_eoi(priv->dma, CPDMA_EOI_RX);
870915fe 770 writel(0, &priv->wr_regs->rx_en);
fd51cf19 771
7da11600
M		 772 if (priv->quirk_irq) {
773 disable_irq_nosync(priv->irqs_table[0]);
774 priv->rx_irq_disabled = true;
775 }
776
32a7432c 777 napi_schedule(&priv->napi_rx);
d354eb85 778 return IRQ_HANDLED;
df828598
M		 779}
780
32a7432c
M		 781static int cpsw_tx_poll(struct napi_struct *napi_tx, int budget)
782{
783 struct cpsw_priv *priv = napi_to_priv(napi_tx);
784 int num_tx;
785
786 num_tx = cpdma_chan_process(priv->txch, budget);
787 if (num_tx < budget) {
788 napi_complete(napi_tx);
789 writel(0xff, &priv->wr_regs->tx_en);
7da11600
M		 790 if (priv->quirk_irq && priv->tx_irq_disabled) {
791 priv->tx_irq_disabled = false;
792 enable_irq(priv->irqs_table[1]);
793 }
32a7432c
M		 794 }
795
796 if (num_tx)
797 cpsw_dbg(priv, intr, "poll %d tx pkts\n", num_tx);
798
799 return num_tx;
800}
801
802static int cpsw_rx_poll(struct napi_struct *napi_rx, int budget)
df828598 803{
32a7432c 804 struct cpsw_priv *priv = napi_to_priv(napi_rx);
1e353cdd 805 int num_rx;
df828598 806
510a1e72 807 num_rx = cpdma_chan_process(priv->rxch, budget);
df828598 808 if (num_rx < budget) {
32a7432c 809 napi_complete(napi_rx);
870915fe 810 writel(0xff, &priv->wr_regs->rx_en);
7da11600
M		 811 if (priv->quirk_irq && priv->rx_irq_disabled) {
812 priv->rx_irq_disabled = false;
813 enable_irq(priv->irqs_table[0]);
814 }
df828598
M		 815 }
816
1e353cdd
M		 817 if (num_rx)
818 cpsw_dbg(priv, intr, "poll %d rx pkts\n", num_rx);
510a1e72 819
df828598
M		 820 return num_rx;
821}
822
823static inline void soft_reset(const char *module, void __iomem *reg)
824{
825 unsigned long timeout = jiffies + HZ;
826
827 __raw_writel(1, reg);
828 do {
829 cpu_relax();
830 } while ((__raw_readl(reg) & 1) && time_after(timeout, jiffies));
831
832 WARN(__raw_readl(reg) & 1, "failed to soft-reset %s\n", module);
833}
834
835#define mac_hi(mac) (((mac)[0] << 0) | ((mac)[1] << 8) | \
836 ((mac)[2] << 16) | ((mac)[3] << 24))
837#define mac_lo(mac) (((mac)[4] << 0) | ((mac)[5] << 8))
838
839static void cpsw_set_slave_mac(struct cpsw_slave *slave,
840 struct cpsw_priv *priv)
841{
9750a3ad
RC		 842 slave_write(slave, mac_hi(priv->mac_addr), SA_HI);
843 slave_write(slave, mac_lo(priv->mac_addr), SA_LO);
df828598
M		 844}
845
846static void _cpsw_adjust_link(struct cpsw_slave *slave,
847 struct cpsw_priv *priv, bool *link)
848{
849 struct phy_device *phy = slave->phy;
850 u32 mac_control = 0;
851 u32 slave_port;
852
853 if (!phy)
854 return;
855
856 slave_port = cpsw_get_slave_port(priv, slave->slave_num);
857
858 if (phy->link) {
859 mac_control = priv->data.mac_control;
860
861 /* enable forwarding */
862 cpsw_ale_control_set(priv->ale, slave_port,
863 ALE_PORT_STATE, ALE_PORT_STATE_FORWARD);
864
865 if (phy->speed == 1000)
866 mac_control |= BIT(7); /* GIGABITEN */
867 if (phy->duplex)
868 mac_control |= BIT(0); /* FULLDUPLEXEN */
342b7b74
DM		 869
870 /* set speed_in input in case RMII mode is used in 100Mbps */
871 if (phy->speed == 100)
872 mac_control |= BIT(15);
a81d8762
M		 873 else if (phy->speed == 10)
874 mac_control |= BIT(18); /* In Band mode */
342b7b74 875
1923d6e4
M		 876 if (priv->rx_pause)
877 mac_control |= BIT(3);
878
879 if (priv->tx_pause)
880 mac_control |= BIT(4);
881
df828598
M		 882 *link = true;
883 } else {
884 mac_control = 0;
885 /* disable forwarding */
886 cpsw_ale_control_set(priv->ale, slave_port,
887 ALE_PORT_STATE, ALE_PORT_STATE_DISABLE);
888 }
889
890 if (mac_control != slave->mac_control) {
891 phy_print_status(phy);
892 __raw_writel(mac_control, &slave->sliver->mac_control);
893 }
894
895 slave->mac_control = mac_control;
896}
897
898static void cpsw_adjust_link(struct net_device *ndev)
899{
900 struct cpsw_priv *priv = netdev_priv(ndev);
901 bool link = false;
902
903 for_each_slave(priv, _cpsw_adjust_link, priv, &link);
904
905 if (link) {
906 netif_carrier_on(ndev);
907 if (netif_running(ndev))
908 netif_wake_queue(ndev);
909 } else {
910 netif_carrier_off(ndev);
911 netif_stop_queue(ndev);
912 }
913}
914
ff5b8ef2
M		 915static int cpsw_get_coalesce(struct net_device *ndev,
916 struct ethtool_coalesce *coal)
917{
918 struct cpsw_priv *priv = netdev_priv(ndev);
919
920 coal->rx_coalesce_usecs = priv->coal_intvl;
921 return 0;
922}
923
924static int cpsw_set_coalesce(struct net_device *ndev,
925 struct ethtool_coalesce *coal)
926{
927 struct cpsw_priv *priv = netdev_priv(ndev);
928 u32 int_ctrl;
929 u32 num_interrupts = 0;
930 u32 prescale = 0;
931 u32 addnl_dvdr = 1;
932 u32 coal_intvl = 0;
933
ff5b8ef2
M		 934 coal_intvl = coal->rx_coalesce_usecs;
935
936 int_ctrl = readl(&priv->wr_regs->int_control);
937 prescale = priv->bus_freq_mhz * 4;
938
a84bc2a9
M		 939 if (!coal->rx_coalesce_usecs) {
940 int_ctrl &= ~(CPSW_INTPRESCALE_MASK | CPSW_INTPACEEN);
941 goto update_return;
942 }
943
ff5b8ef2
M		 944 if (coal_intvl < CPSW_CMINTMIN_INTVL)
945 coal_intvl = CPSW_CMINTMIN_INTVL;
946
947 if (coal_intvl > CPSW_CMINTMAX_INTVL) {
948 /* Interrupt pacer works with 4us Pulse, we can
949 * throttle further by dilating the 4us pulse.
950 */
951 addnl_dvdr = CPSW_INTPRESCALE_MASK / prescale;
952
953 if (addnl_dvdr > 1) {
954 prescale *= addnl_dvdr;
955 if (coal_intvl > (CPSW_CMINTMAX_INTVL * addnl_dvdr))
956 coal_intvl = (CPSW_CMINTMAX_INTVL
957 * addnl_dvdr);
958 } else {
959 addnl_dvdr = 1;
960 coal_intvl = CPSW_CMINTMAX_INTVL;
961 }
962 }
963
964 num_interrupts = (1000 * addnl_dvdr) / coal_intvl;
965 writel(num_interrupts, &priv->wr_regs->rx_imax);
966 writel(num_interrupts, &priv->wr_regs->tx_imax);
967
968 int_ctrl |= CPSW_INTPACEEN;
969 int_ctrl &= (~CPSW_INTPRESCALE_MASK);
970 int_ctrl |= (prescale & CPSW_INTPRESCALE_MASK);
a84bc2a9
M		 971
972update_return:
ff5b8ef2
M		 973 writel(int_ctrl, &priv->wr_regs->int_control);
974
975 cpsw_notice(priv, timer, "Set coalesce to %d usecs.\n", coal_intvl);
976 if (priv->data.dual_emac) {
977 int i;
978
979 for (i = 0; i < priv->data.slaves; i++) {
980 priv = netdev_priv(priv->slaves[i].ndev);
981 priv->coal_intvl = coal_intvl;
982 }
983 } else {
984 priv->coal_intvl = coal_intvl;
985 }
986
987 return 0;
988}
989
d9718546
M		 990static int cpsw_get_sset_count(struct net_device *ndev, int sset)
991{
992 switch (sset) {
993 case ETH_SS_STATS:
994 return CPSW_STATS_LEN;
995 default:
996 return -EOPNOTSUPP;
997 }
998}
999
1000static void cpsw_get_strings(struct net_device *ndev, u32 stringset, u8 *data)
1001{
1002 u8 *p = data;
1003 int i;
1004
1005 switch (stringset) {
1006 case ETH_SS_STATS:
1007 for (i = 0; i < CPSW_STATS_LEN; i++) {
1008 memcpy(p, cpsw_gstrings_stats[i].stat_string,
1009 ETH_GSTRING_LEN);
1010 p += ETH_GSTRING_LEN;
1011 }
1012 break;
1013 }
1014}
1015
1016static void cpsw_get_ethtool_stats(struct net_device *ndev,
1017 struct ethtool_stats *stats, u64 *data)
1018{
1019 struct cpsw_priv *priv = netdev_priv(ndev);
1020 struct cpdma_chan_stats rx_stats;
1021 struct cpdma_chan_stats tx_stats;
1022 u32 val;
1023 u8 *p;
1024 int i;
1025
1026 /* Collect Davinci CPDMA stats for Rx and Tx Channel */
1027 cpdma_chan_get_stats(priv->rxch, &rx_stats);
1028 cpdma_chan_get_stats(priv->txch, &tx_stats);
1029
1030 for (i = 0; i < CPSW_STATS_LEN; i++) {
1031 switch (cpsw_gstrings_stats[i].type) {
1032 case CPSW_STATS:
1033 val = readl(priv->hw_stats +
1034 cpsw_gstrings_stats[i].stat_offset);
1035 data[i] = val;
1036 break;
1037
1038 case CPDMA_RX_STATS:
1039 p = (u8 *)&rx_stats +
1040 cpsw_gstrings_stats[i].stat_offset;
1041 data[i] = *(u32 *)p;
1042 break;
1043
1044 case CPDMA_TX_STATS:
1045 p = (u8 *)&tx_stats +
1046 cpsw_gstrings_stats[i].stat_offset;
1047 data[i] = *(u32 *)p;
1048 break;
1049 }
1050 }
1051}
1052
d9ba8f9e
M		 1053static int cpsw_common_res_usage_state(struct cpsw_priv *priv)
1054{
1055 u32 i;
1056 u32 usage_count = 0;
1057
1058 if (!priv->data.dual_emac)
1059 return 0;
1060
1061 for (i = 0; i < priv->data.slaves; i++)
1062 if (priv->slaves[i].open_stat)
1063 usage_count++;
1064
1065 return usage_count;
1066}
1067
1068static inline int cpsw_tx_packet_submit(struct net_device *ndev,
1069 struct cpsw_priv *priv, struct sk_buff *skb)
1070{
1071 if (!priv->data.dual_emac)
1072 return cpdma_chan_submit(priv->txch, skb, skb->data,
aef614e1 1073 skb->len, 0);
d9ba8f9e
M		 1074
1075 if (ndev == cpsw_get_slave_ndev(priv, 0))
1076 return cpdma_chan_submit(priv->txch, skb, skb->data,
aef614e1 1077 skb->len, 1);
d9ba8f9e
M		 1078 else
1079 return cpdma_chan_submit(priv->txch, skb, skb->data,
aef614e1 1080 skb->len, 2);
d9ba8f9e
M		 1081}
1082
1083static inline void cpsw_add_dual_emac_def_ale_entries(
1084 struct cpsw_priv *priv, struct cpsw_slave *slave,
1085 u32 slave_port)
1086{
71a2cbb7 1087 u32 port_mask = 1 << slave_port | ALE_PORT_HOST;
d9ba8f9e
M		 1088
1089 if (priv->version == CPSW_VERSION_1)
1090 slave_write(slave, slave->port_vlan, CPSW1_PORT_VLAN);
1091 else
1092 slave_write(slave, slave->port_vlan, CPSW2_PORT_VLAN);
1093 cpsw_ale_add_vlan(priv->ale, slave->port_vlan, port_mask,
1094 port_mask, port_mask, 0);
1095 cpsw_ale_add_mcast(priv->ale, priv->ndev->broadcast,
1096 port_mask, ALE_VLAN, slave->port_vlan, 0);
1097 cpsw_ale_add_ucast(priv->ale, priv->mac_addr,
71a2cbb7 1098 HOST_PORT_NUM, ALE_VLAN | ALE_SECURE, slave->port_vlan);
d9ba8f9e
M		 1099}
1100
1e7a2e21 1101static void soft_reset_slave(struct cpsw_slave *slave)
df828598
M		 1102{
1103 char name[32];
df828598 1104
1e7a2e21 1105 snprintf(name, sizeof(name), "slave-%d", slave->slave_num);
df828598 1106 soft_reset(name, &slave->sliver->soft_reset);
1e7a2e21
DM		 1107}
1108
1109static void cpsw_slave_open(struct cpsw_slave *slave, struct cpsw_priv *priv)
1110{
1111 u32 slave_port;
1112
1113 soft_reset_slave(slave);
df828598
M		 1114
1115 /* setup priority mapping */
1116 __raw_writel(RX_PRIORITY_MAPPING, &slave->sliver->rx_pri_map);
9750a3ad
RC		 1117
1118 switch (priv->version) {
1119 case CPSW_VERSION_1:
1120 slave_write(slave, TX_PRIORITY_MAPPING, CPSW1_TX_PRI_MAP);
1121 break;
1122 case CPSW_VERSION_2:
c193f365 1123 case CPSW_VERSION_3:
926489be 1124 case CPSW_VERSION_4:
9750a3ad
RC		 1125 slave_write(slave, TX_PRIORITY_MAPPING, CPSW2_TX_PRI_MAP);
1126 break;
1127 }
df828598
M		 1128
1129 /* setup max packet size, and mac address */
1130 __raw_writel(priv->rx_packet_max, &slave->sliver->rx_maxlen);
1131 cpsw_set_slave_mac(slave, priv);
1132
1133 slave->mac_control = 0; /* no link yet */
1134
1135 slave_port = cpsw_get_slave_port(priv, slave->slave_num);
1136
d9ba8f9e
M		 1137 if (priv->data.dual_emac)
1138 cpsw_add_dual_emac_def_ale_entries(priv, slave, slave_port);
1139 else
1140 cpsw_ale_add_mcast(priv->ale, priv->ndev->broadcast,
1141 1 << slave_port, 0, 0, ALE_MCAST_FWD_2);
df828598 1142
d733f754 1143 if (slave->data->phy_node) {
552165bc 1144 slave->phy = of_phy_connect(priv->ndev, slave->data->phy_node,
9e42f715 1145 &cpsw_adjust_link, 0, slave->data->phy_if);
d733f754
DR		 1146 if (!slave->phy) {
1147 dev_err(priv->dev, "phy \"%s\" not found on slave %d\n",
1148 slave->data->phy_node->full_name,
1149 slave->slave_num);
1150 return;
1151 }
1152 } else {
9e42f715 1153 slave->phy = phy_connect(priv->ndev, slave->data->phy_id,
f9a8f83b 1154 &cpsw_adjust_link, slave->data->phy_if);
d733f754
DR		 1155 if (IS_ERR(slave->phy)) {
1156 dev_err(priv->dev,
1157 "phy \"%s\" not found on slave %d, err %ld\n",
1158 slave->data->phy_id, slave->slave_num,
1159 PTR_ERR(slave->phy));
1160 slave->phy = NULL;
1161 return;
1162 }
1163 }
2220943a 1164
d733f754 1165 phy_attached_info(slave->phy);
388367a5 1166
d733f754
DR		 1167 phy_start(slave->phy);
1168
1169 /* Configure GMII_SEL register */
1170 cpsw_phy_sel(&priv->pdev->dev, slave->phy->interface, slave->slave_num);
df828598
M		 1171}
1172
3b72c2fe
M		 1173static inline void cpsw_add_default_vlan(struct cpsw_priv *priv)
1174{
1175 const int vlan = priv->data.default_vlan;
3b72c2fe
M		 1176 u32 reg;
1177 int i;
1e5c4bc4 1178 int unreg_mcast_mask;
3b72c2fe
M		 1179
1180 reg = (priv->version == CPSW_VERSION_1) ? CPSW1_PORT_VLAN :
1181 CPSW2_PORT_VLAN;
1182
1183 writel(vlan, &priv->host_port_regs->port_vlan);
1184
0237c110 1185 for (i = 0; i < priv->data.slaves; i++)
3b72c2fe
M		 1186 slave_write(priv->slaves + i, vlan, reg);
1187
1e5c4bc4
LS		 1188 if (priv->ndev->flags & IFF_ALLMULTI)
1189 unreg_mcast_mask = ALE_ALL_PORTS;
1190 else
1191 unreg_mcast_mask = ALE_PORT_1 | ALE_PORT_2;
1192
61f1cef9
GS		 1193 cpsw_ale_add_vlan(priv->ale, vlan, ALE_ALL_PORTS,
1194 ALE_ALL_PORTS, ALE_ALL_PORTS,
1195 unreg_mcast_mask);
3b72c2fe
M		 1196}
1197
df828598
M		 1198static void cpsw_init_host_port(struct cpsw_priv *priv)
1199{
3b72c2fe 1200 u32 control_reg;
d9ba8f9e 1201 u32 fifo_mode;
3b72c2fe 1202
df828598
M		 1203 /* soft reset the controller and initialize ale */
1204 soft_reset("cpsw", &priv->regs->soft_reset);
1205 cpsw_ale_start(priv->ale);
1206
1207 /* switch to vlan unaware mode */
71a2cbb7 1208 cpsw_ale_control_set(priv->ale, HOST_PORT_NUM, ALE_VLAN_AWARE,
3b72c2fe
M		 1209 CPSW_ALE_VLAN_AWARE);
1210 control_reg = readl(&priv->regs->control);
1211 control_reg |= CPSW_VLAN_AWARE;
1212 writel(control_reg, &priv->regs->control);
d9ba8f9e
M		 1213 fifo_mode = (priv->data.dual_emac) ? CPSW_FIFO_DUAL_MAC_MODE :
1214 CPSW_FIFO_NORMAL_MODE;
1215 writel(fifo_mode, &priv->host_port_regs->tx_in_ctl);
df828598
M		 1216
1217 /* setup host port priority mapping */
1218 __raw_writel(CPDMA_TX_PRIORITY_MAP,
1219 &priv->host_port_regs->cpdma_tx_pri_map);
1220 __raw_writel(0, &priv->host_port_regs->cpdma_rx_chan_map);
1221
71a2cbb7 1222 cpsw_ale_control_set(priv->ale, HOST_PORT_NUM,
df828598
M		 1223 ALE_PORT_STATE, ALE_PORT_STATE_FORWARD);
1224
d9ba8f9e 1225 if (!priv->data.dual_emac) {
71a2cbb7 1226 cpsw_ale_add_ucast(priv->ale, priv->mac_addr, HOST_PORT_NUM,
d9ba8f9e
M		 1227 0, 0);
1228 cpsw_ale_add_mcast(priv->ale, priv->ndev->broadcast,
71a2cbb7 1229 ALE_PORT_HOST, 0, 0, ALE_MCAST_FWD_2);
d9ba8f9e 1230 }
df828598
M		 1231}
1232
aacebbf8
SS		 1233static void cpsw_slave_stop(struct cpsw_slave *slave, struct cpsw_priv *priv)
1234{
3995d265
SP		 1235 u32 slave_port;
1236
1237 slave_port = cpsw_get_slave_port(priv, slave->slave_num);
1238
aacebbf8
SS		 1239 if (!slave->phy)
1240 return;
1241 phy_stop(slave->phy);
1242 phy_disconnect(slave->phy);
1243 slave->phy = NULL;
3995d265
SP		 1244 cpsw_ale_control_set(priv->ale, slave_port,
1245 ALE_PORT_STATE, ALE_PORT_STATE_DISABLE);
aacebbf8
SS		 1246}
1247
df828598
M		 1248static int cpsw_ndo_open(struct net_device *ndev)
1249{
1250 struct cpsw_priv *priv = netdev_priv(ndev);
1251 int i, ret;
1252 u32 reg;
1253
3fa88c51
GS		 1254 pm_runtime_get_sync(&priv->pdev->dev);
1255
d9ba8f9e
M		 1256 if (!cpsw_common_res_usage_state(priv))
1257 cpsw_intr_disable(priv);
df828598
M		 1258 netif_carrier_off(ndev);
1259
549985ee 1260 reg = priv->version;
df828598
M		 1261
1262 dev_info(priv->dev, "initializing cpsw version %d.%d (%d)\n",
1263 CPSW_MAJOR_VERSION(reg), CPSW_MINOR_VERSION(reg),
1264 CPSW_RTL_VERSION(reg));
1265
1266 /* initialize host and slave ports */
d9ba8f9e
M		 1267 if (!cpsw_common_res_usage_state(priv))
1268 cpsw_init_host_port(priv);
df828598
M		 1269 for_each_slave(priv, cpsw_slave_open, priv);
1270
3b72c2fe 1271 /* Add default VLAN */
e6afea0b
M		 1272 if (!priv->data.dual_emac)
1273 cpsw_add_default_vlan(priv);
1274 else
1275 cpsw_ale_add_vlan(priv->ale, priv->data.default_vlan,
61f1cef9 1276 ALE_ALL_PORTS, ALE_ALL_PORTS, 0, 0);
3b72c2fe 1277
d9ba8f9e 1278 if (!cpsw_common_res_usage_state(priv)) {
d354eb85 1279 struct cpsw_priv *priv_sl0 = cpsw_get_slave_priv(priv, 0);
1793331e 1280 int buf_num;
d354eb85 1281
d9ba8f9e
M		 1282 /* setup tx dma to fixed prio and zero offset */
1283 cpdma_control_set(priv->dma, CPDMA_TX_PRIO_FIXED, 1);
1284 cpdma_control_set(priv->dma, CPDMA_RX_BUFFER_OFFSET, 0);
df828598 1285
d9ba8f9e
M		 1286 /* disable priority elevation */
1287 __raw_writel(0, &priv->regs->ptype);
df828598 1288
d9ba8f9e
M		 1289 /* enable statistics collection only on all ports */
1290 __raw_writel(0x7, &priv->regs->stat_port_en);
df828598 1291
1923d6e4
M		 1292 /* Enable internal fifo flow control */
1293 writel(0x7, &priv->regs->flow_control);
1294
32a7432c
M		 1295 napi_enable(&priv_sl0->napi_rx);
1296 napi_enable(&priv_sl0->napi_tx);
d354eb85 1297
7da11600
M		 1298 if (priv_sl0->tx_irq_disabled) {
1299 priv_sl0->tx_irq_disabled = false;
1300 enable_irq(priv->irqs_table[1]);
1301 }
1302
1303 if (priv_sl0->rx_irq_disabled) {
1304 priv_sl0->rx_irq_disabled = false;
1305 enable_irq(priv->irqs_table[0]);
1306 }
1307
1793331e
IK		 1308 buf_num = cpdma_chan_get_rx_buf_num(priv->dma);
1309 for (i = 0; i < buf_num; i++) {
d9ba8f9e 1310 struct sk_buff *skb;
df828598 1311
d9ba8f9e 1312 ret = -ENOMEM;
aacebbf8
SS		 1313 skb = __netdev_alloc_skb_ip_align(priv->ndev,
1314 priv->rx_packet_max, GFP_KERNEL);
d9ba8f9e 1315 if (!skb)
aacebbf8 1316 goto err_cleanup;
d9ba8f9e 1317 ret = cpdma_chan_submit(priv->rxch, skb, skb->data,
aef614e1 1318 skb_tailroom(skb), 0);
aacebbf8
SS		 1319 if (ret < 0) {
1320 kfree_skb(skb);
1321 goto err_cleanup;
1322 }
d9ba8f9e
M		 1323 }
1324 /* continue even if we didn't manage to submit all
1325 * receive descs
1326 */
1327 cpsw_info(priv, ifup, "submitted %d rx descriptors\n", i);
f280e89a
M		 1328
1329 if (cpts_register(&priv->pdev->dev, priv->cpts,
1330 priv->data.cpts_clock_mult,
1331 priv->data.cpts_clock_shift))
1332 dev_err(priv->dev, "error registering cpts device\n");
1333
df828598 1334 }
df828598 1335
ff5b8ef2
M		 1336 /* Enable Interrupt pacing if configured */
1337 if (priv->coal_intvl != 0) {
1338 struct ethtool_coalesce coal;
1339
8478b6cd 1340 coal.rx_coalesce_usecs = priv->coal_intvl;
ff5b8ef2
M		 1341 cpsw_set_coalesce(ndev, &coal);
1342 }
1343
f63a975e
M		 1344 cpdma_ctlr_start(priv->dma);
1345 cpsw_intr_enable(priv);
f63a975e 1346
d9ba8f9e
M		 1347 if (priv->data.dual_emac)
1348 priv->slaves[priv->emac_port].open_stat = true;
df828598 1349 return 0;
df828598 1350
aacebbf8
SS		 1351err_cleanup:
1352 cpdma_ctlr_stop(priv->dma);
1353 for_each_slave(priv, cpsw_slave_stop, priv);
1354 pm_runtime_put_sync(&priv->pdev->dev);
1355 netif_carrier_off(priv->ndev);
1356 return ret;
df828598
M		 1357}
1358
1359static int cpsw_ndo_stop(struct net_device *ndev)
1360{
1361 struct cpsw_priv *priv = netdev_priv(ndev);
1362
1363 cpsw_info(priv, ifdown, "shutting down cpsw device\n");
df828598 1364 netif_stop_queue(priv->ndev);
df828598 1365 netif_carrier_off(priv->ndev);
d9ba8f9e
M		 1366
1367 if (cpsw_common_res_usage_state(priv) <= 1) {
d354eb85
M		 1368 struct cpsw_priv *priv_sl0 = cpsw_get_slave_priv(priv, 0);
1369
32a7432c
M		 1370 napi_disable(&priv_sl0->napi_rx);
1371 napi_disable(&priv_sl0->napi_tx);
f280e89a 1372 cpts_unregister(priv->cpts);
d9ba8f9e 1373 cpsw_intr_disable(priv);
d9ba8f9e
M		 1374 cpdma_ctlr_stop(priv->dma);
1375 cpsw_ale_stop(priv->ale);
1376 }
df828598 1377 for_each_slave(priv, cpsw_slave_stop, priv);
f150bd7f 1378 pm_runtime_put_sync(&priv->pdev->dev);
d9ba8f9e
M		 1379 if (priv->data.dual_emac)
1380 priv->slaves[priv->emac_port].open_stat = false;
df828598
M		 1381 return 0;
1382}
1383
1384static netdev_tx_t cpsw_ndo_start_xmit(struct sk_buff *skb,
1385 struct net_device *ndev)
1386{
1387 struct cpsw_priv *priv = netdev_priv(ndev);
1388 int ret;
1389
860e9538 1390 netif_trans_update(ndev);
df828598
M		 1391
1392 if (skb_padto(skb, CPSW_MIN_PACKET_SIZE)) {
1393 cpsw_err(priv, tx_err, "packet pad failed\n");
8dc43ddc 1394 ndev->stats.tx_dropped++;
df828598
M		 1395 return NETDEV_TX_OK;
1396 }
1397
9232b16d
M		 1398 if (skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP &&
1399 priv->cpts->tx_enable)
2e5b38ab
RC		 1400 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
1401
1402 skb_tx_timestamp(skb);
1403
d9ba8f9e 1404 ret = cpsw_tx_packet_submit(ndev, priv, skb);
df828598
M		 1405 if (unlikely(ret != 0)) {
1406 cpsw_err(priv, tx_err, "desc submit failed\n");
1407 goto fail;
1408 }
1409
fae50823
M		 1410 /* If there is no more tx desc left free then we need to
1411 * tell the kernel to stop sending us tx frames.
1412 */
d35162f8 1413 if (unlikely(!cpdma_check_free_tx_desc(priv->txch)))
fae50823
M		 1414 netif_stop_queue(ndev);
1415
df828598
M		 1416 return NETDEV_TX_OK;
1417fail:
8dc43ddc 1418 ndev->stats.tx_dropped++;
df828598
M		 1419 netif_stop_queue(ndev);
1420 return NETDEV_TX_BUSY;
1421}
1422
2e5b38ab
RC		 1423#ifdef CONFIG_TI_CPTS
1424
1425static void cpsw_hwtstamp_v1(struct cpsw_priv *priv)
1426{
e86ac13b 1427 struct cpsw_slave *slave = &priv->slaves[priv->data.active_slave];
2e5b38ab
RC		 1428 u32 ts_en, seq_id;
1429
9232b16d 1430 if (!priv->cpts->tx_enable && !priv->cpts->rx_enable) {
2e5b38ab
RC		 1431 slave_write(slave, 0, CPSW1_TS_CTL);
1432 return;
1433 }
1434
1435 seq_id = (30 << CPSW_V1_SEQ_ID_OFS_SHIFT) | ETH_P_1588;
1436 ts_en = EVENT_MSG_BITS << CPSW_V1_MSG_TYPE_OFS;
1437
9232b16d 1438 if (priv->cpts->tx_enable)
2e5b38ab
RC		 1439 ts_en |= CPSW_V1_TS_TX_EN;
1440
9232b16d 1441 if (priv->cpts->rx_enable)
2e5b38ab
RC		 1442 ts_en |= CPSW_V1_TS_RX_EN;
1443
1444 slave_write(slave, ts_en, CPSW1_TS_CTL);
1445 slave_write(slave, seq_id, CPSW1_TS_SEQ_LTYPE);
1446}
1447
1448static void cpsw_hwtstamp_v2(struct cpsw_priv *priv)
1449{
d9ba8f9e 1450 struct cpsw_slave *slave;
2e5b38ab
RC		 1451 u32 ctrl, mtype;
1452
d9ba8f9e
M		 1453 if (priv->data.dual_emac)
1454 slave = &priv->slaves[priv->emac_port];
1455 else
e86ac13b 1456 slave = &priv->slaves[priv->data.active_slave];
d9ba8f9e 1457
2e5b38ab 1458 ctrl = slave_read(slave, CPSW2_CONTROL);
09c55372
GC		 1459 switch (priv->version) {
1460 case CPSW_VERSION_2:
1461 ctrl &= ~CTRL_V2_ALL_TS_MASK;
2e5b38ab 1462
09c55372
GC		 1463 if (priv->cpts->tx_enable)
1464 ctrl |= CTRL_V2_TX_TS_BITS;
2e5b38ab 1465
09c55372
GC		 1466 if (priv->cpts->rx_enable)
1467 ctrl |= CTRL_V2_RX_TS_BITS;
26fe7eb8 1468 break;
09c55372
GC		 1469 case CPSW_VERSION_3:
1470 default:
1471 ctrl &= ~CTRL_V3_ALL_TS_MASK;
1472
1473 if (priv->cpts->tx_enable)
1474 ctrl |= CTRL_V3_TX_TS_BITS;
1475
1476 if (priv->cpts->rx_enable)
1477 ctrl |= CTRL_V3_RX_TS_BITS;
26fe7eb8 1478 break;
09c55372 1479 }
2e5b38ab
RC		 1480
1481 mtype = (30 << TS_SEQ_ID_OFFSET_SHIFT) | EVENT_MSG_BITS;
1482
1483 slave_write(slave, mtype, CPSW2_TS_SEQ_MTYPE);
1484 slave_write(slave, ctrl, CPSW2_CONTROL);
1485 __raw_writel(ETH_P_1588, &priv->regs->ts_ltype);
1486}
1487
a5b4145b 1488static int cpsw_hwtstamp_set(struct net_device *dev, struct ifreq *ifr)
2e5b38ab 1489{
3177bf6f 1490 struct cpsw_priv *priv = netdev_priv(dev);
9232b16d 1491 struct cpts *cpts = priv->cpts;
2e5b38ab
RC		 1492 struct hwtstamp_config cfg;
1493
2ee91e54 1494 if (priv->version != CPSW_VERSION_1 &&
f7d403cb
GC		 1495 priv->version != CPSW_VERSION_2 &&
1496 priv->version != CPSW_VERSION_3)
2ee91e54
BH		 1497 return -EOPNOTSUPP;
1498
2e5b38ab
RC		 1499 if (copy_from_user(&cfg, ifr->ifr_data, sizeof(cfg)))
1500 return -EFAULT;
1501
1502 /* reserved for future extensions */
1503 if (cfg.flags)
1504 return -EINVAL;
1505
2ee91e54 1506 if (cfg.tx_type != HWTSTAMP_TX_OFF && cfg.tx_type != HWTSTAMP_TX_ON)
2e5b38ab 1507 return -ERANGE;
2e5b38ab
RC		 1508
1509 switch (cfg.rx_filter) {
1510 case HWTSTAMP_FILTER_NONE:
1511 cpts->rx_enable = 0;
1512 break;
1513 case HWTSTAMP_FILTER_ALL:
1514 case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
1515 case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
1516 case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
1517 return -ERANGE;
1518 case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
1519 case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
1520 case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
1521 case HWTSTAMP_FILTER_PTP_V2_L2_EVENT:
1522 case HWTSTAMP_FILTER_PTP_V2_L2_SYNC:
1523 case HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ:
1524 case HWTSTAMP_FILTER_PTP_V2_EVENT:
1525 case HWTSTAMP_FILTER_PTP_V2_SYNC:
1526 case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
1527 cpts->rx_enable = 1;
1528 cfg.rx_filter = HWTSTAMP_FILTER_PTP_V2_EVENT;
1529 break;
1530 default:
1531 return -ERANGE;
1532 }
1533
2ee91e54
BH		 1534 cpts->tx_enable = cfg.tx_type == HWTSTAMP_TX_ON;
1535
2e5b38ab
RC		 1536 switch (priv->version) {
1537 case CPSW_VERSION_1:
1538 cpsw_hwtstamp_v1(priv);
1539 break;
1540 case CPSW_VERSION_2:
f7d403cb 1541 case CPSW_VERSION_3:
2e5b38ab
RC		 1542 cpsw_hwtstamp_v2(priv);
1543 break;
1544 default:
2ee91e54 1545 WARN_ON(1);
2e5b38ab
RC		 1546 }
1547
1548 return copy_to_user(ifr->ifr_data, &cfg, sizeof(cfg)) ? -EFAULT : 0;
1549}
1550
a5b4145b
BH		 1551static int cpsw_hwtstamp_get(struct net_device *dev, struct ifreq *ifr)
1552{
1553 struct cpsw_priv *priv = netdev_priv(dev);
1554 struct cpts *cpts = priv->cpts;
1555 struct hwtstamp_config cfg;
1556
1557 if (priv->version != CPSW_VERSION_1 &&
f7d403cb
GC		 1558 priv->version != CPSW_VERSION_2 &&
1559 priv->version != CPSW_VERSION_3)
a5b4145b
BH		 1560 return -EOPNOTSUPP;
1561
1562 cfg.flags = 0;
1563 cfg.tx_type = cpts->tx_enable ? HWTSTAMP_TX_ON : HWTSTAMP_TX_OFF;
1564 cfg.rx_filter = (cpts->rx_enable ?
1565 HWTSTAMP_FILTER_PTP_V2_EVENT : HWTSTAMP_FILTER_NONE);
1566
1567 return copy_to_user(ifr->ifr_data, &cfg, sizeof(cfg)) ? -EFAULT : 0;
1568}
1569
2e5b38ab
RC		 1570#endif /*CONFIG_TI_CPTS*/
1571
1572static int cpsw_ndo_ioctl(struct net_device *dev, struct ifreq *req, int cmd)
1573{
11f2c988 1574 struct cpsw_priv *priv = netdev_priv(dev);
11f2c988
M		 1575 int slave_no = cpsw_slave_index(priv);
1576
2e5b38ab
RC		 1577 if (!netif_running(dev))
1578 return -EINVAL;
1579
11f2c988 1580 switch (cmd) {
2e5b38ab 1581#ifdef CONFIG_TI_CPTS
11f2c988 1582 case SIOCSHWTSTAMP:
a5b4145b
BH		 1583 return cpsw_hwtstamp_set(dev, req);
1584 case SIOCGHWTSTAMP:
1585 return cpsw_hwtstamp_get(dev, req);
2e5b38ab 1586#endif
11f2c988
M		 1587 }
1588
c1b59947
SS		 1589 if (!priv->slaves[slave_no].phy)
1590 return -EOPNOTSUPP;
1591 return phy_mii_ioctl(priv->slaves[slave_no].phy, req, cmd);
2e5b38ab
RC		 1592}
1593
df828598
M		 1594static void cpsw_ndo_tx_timeout(struct net_device *ndev)
1595{
1596 struct cpsw_priv *priv = netdev_priv(ndev);
1597
1598 cpsw_err(priv, tx_err, "transmit timeout, restarting dma\n");
8dc43ddc 1599 ndev->stats.tx_errors++;
df828598 1600 cpsw_intr_disable(priv);
df828598
M		 1601 cpdma_chan_stop(priv->txch);
1602 cpdma_chan_start(priv->txch);
df828598 1603 cpsw_intr_enable(priv);
df828598
M		 1604}
1605
dcfd8d58
M		 1606static int cpsw_ndo_set_mac_address(struct net_device *ndev, void *p)
1607{
1608 struct cpsw_priv *priv = netdev_priv(ndev);
1609 struct sockaddr *addr = (struct sockaddr *)p;
1610 int flags = 0;
1611 u16 vid = 0;
1612
1613 if (!is_valid_ether_addr(addr->sa_data))
1614 return -EADDRNOTAVAIL;
1615
1616 if (priv->data.dual_emac) {
1617 vid = priv->slaves[priv->emac_port].port_vlan;
1618 flags = ALE_VLAN;
1619 }
1620
71a2cbb7 1621 cpsw_ale_del_ucast(priv->ale, priv->mac_addr, HOST_PORT_NUM,
dcfd8d58 1622 flags, vid);
71a2cbb7 1623 cpsw_ale_add_ucast(priv->ale, addr->sa_data, HOST_PORT_NUM,
dcfd8d58
M		 1624 flags, vid);
1625
1626 memcpy(priv->mac_addr, addr->sa_data, ETH_ALEN);
1627 memcpy(ndev->dev_addr, priv->mac_addr, ETH_ALEN);
1628 for_each_slave(priv, cpsw_set_slave_mac, priv);
1629
1630 return 0;
1631}
1632
df828598
M		 1633#ifdef CONFIG_NET_POLL_CONTROLLER
1634static void cpsw_ndo_poll_controller(struct net_device *ndev)
1635{
1636 struct cpsw_priv *priv = netdev_priv(ndev);
1637
1638 cpsw_intr_disable(priv);
92cb13fb
FB		 1639 cpsw_rx_interrupt(priv->irqs_table[0], priv);
1640 cpsw_tx_interrupt(priv->irqs_table[1], priv);
df828598 1641 cpsw_intr_enable(priv);
df828598
M		 1642}
1643#endif
1644
3b72c2fe
M		 1645static inline int cpsw_add_vlan_ale_entry(struct cpsw_priv *priv,
1646 unsigned short vid)
1647{
1648 int ret;
9f6bd8fa
M		 1649 int unreg_mcast_mask = 0;
1650 u32 port_mask;
1e5c4bc4 1651
9f6bd8fa
M		 1652 if (priv->data.dual_emac) {
1653 port_mask = (1 << (priv->emac_port + 1)) | ALE_PORT_HOST;
3b72c2fe 1654
9f6bd8fa
M		 1655 if (priv->ndev->flags & IFF_ALLMULTI)
1656 unreg_mcast_mask = port_mask;
1657 } else {
1658 port_mask = ALE_ALL_PORTS;
1659
1660 if (priv->ndev->flags & IFF_ALLMULTI)
1661 unreg_mcast_mask = ALE_ALL_PORTS;
1662 else
1663 unreg_mcast_mask = ALE_PORT_1 | ALE_PORT_2;
1664 }
3b72c2fe 1665
9f6bd8fa 1666 ret = cpsw_ale_add_vlan(priv->ale, vid, port_mask, 0, port_mask,
61f1cef9 1667 unreg_mcast_mask);
3b72c2fe
M		 1668 if (ret != 0)
1669 return ret;
1670
1671 ret = cpsw_ale_add_ucast(priv->ale, priv->mac_addr,
71a2cbb7 1672 HOST_PORT_NUM, ALE_VLAN, vid);
3b72c2fe
M		 1673 if (ret != 0)
1674 goto clean_vid;
1675
1676 ret = cpsw_ale_add_mcast(priv->ale, priv->ndev->broadcast,
9f6bd8fa 1677 port_mask, ALE_VLAN, vid, 0);
3b72c2fe
M		 1678 if (ret != 0)
1679 goto clean_vlan_ucast;
1680 return 0;
1681
1682clean_vlan_ucast:
1683 cpsw_ale_del_ucast(priv->ale, priv->mac_addr,
71a2cbb7 1684 HOST_PORT_NUM, ALE_VLAN, vid);
3b72c2fe
M		 1685clean_vid:
1686 cpsw_ale_del_vlan(priv->ale, vid, 0);
1687 return ret;
1688}
1689
1690static int cpsw_ndo_vlan_rx_add_vid(struct net_device *ndev,
80d5c368 1691 __be16 proto, u16 vid)
3b72c2fe
M		 1692{
1693 struct cpsw_priv *priv = netdev_priv(ndev);
1694
1695 if (vid == priv->data.default_vlan)
1696 return 0;
1697
02a54164
M		 1698 if (priv->data.dual_emac) {
1699 /* In dual EMAC, reserved VLAN id should not be used for
1700 * creating VLAN interfaces as this can break the dual
1701 * EMAC port separation
1702 */
1703 int i;
1704
1705 for (i = 0; i < priv->data.slaves; i++) {
1706 if (vid == priv->slaves[i].port_vlan)
1707 return -EINVAL;
1708 }
1709 }
1710
3b72c2fe
M		 1711 dev_info(priv->dev, "Adding vlanid %d to vlan filter\n", vid);
1712 return cpsw_add_vlan_ale_entry(priv, vid);
1713}
1714
1715static int cpsw_ndo_vlan_rx_kill_vid(struct net_device *ndev,
80d5c368 1716 __be16 proto, u16 vid)
3b72c2fe
M		 1717{
1718 struct cpsw_priv *priv = netdev_priv(ndev);
1719 int ret;
1720
1721 if (vid == priv->data.default_vlan)
1722 return 0;
1723
02a54164
M		 1724 if (priv->data.dual_emac) {
1725 int i;
1726
1727 for (i = 0; i < priv->data.slaves; i++) {
1728 if (vid == priv->slaves[i].port_vlan)
1729 return -EINVAL;
1730 }
1731 }
1732
3b72c2fe
M		 1733 dev_info(priv->dev, "removing vlanid %d from vlan filter\n", vid);
1734 ret = cpsw_ale_del_vlan(priv->ale, vid, 0);
1735 if (ret != 0)
1736 return ret;
1737
1738 ret = cpsw_ale_del_ucast(priv->ale, priv->mac_addr,
61f1cef9 1739 HOST_PORT_NUM, ALE_VLAN, vid);
3b72c2fe
M		 1740 if (ret != 0)
1741 return ret;
1742
1743 return cpsw_ale_del_mcast(priv->ale, priv->ndev->broadcast,
1744 0, ALE_VLAN, vid);
1745}
1746
df828598
M		 1747static const struct net_device_ops cpsw_netdev_ops = {
1748 .ndo_open = cpsw_ndo_open,
1749 .ndo_stop = cpsw_ndo_stop,
1750 .ndo_start_xmit = cpsw_ndo_start_xmit,
dcfd8d58 1751 .ndo_set_mac_address = cpsw_ndo_set_mac_address,
2e5b38ab 1752 .ndo_do_ioctl = cpsw_ndo_ioctl,
df828598 1753 .ndo_validate_addr = eth_validate_addr,
5c473ed2 1754 .ndo_change_mtu = eth_change_mtu,
df828598 1755 .ndo_tx_timeout = cpsw_ndo_tx_timeout,
5c50a856 1756 .ndo_set_rx_mode = cpsw_ndo_set_rx_mode,
df828598
M		 1757#ifdef CONFIG_NET_POLL_CONTROLLER
1758 .ndo_poll_controller = cpsw_ndo_poll_controller,
1759#endif
3b72c2fe
M		 1760 .ndo_vlan_rx_add_vid = cpsw_ndo_vlan_rx_add_vid,
1761 .ndo_vlan_rx_kill_vid = cpsw_ndo_vlan_rx_kill_vid,
df828598
M		 1762};
1763
52c4f0ec
M		 1764static int cpsw_get_regs_len(struct net_device *ndev)
1765{
1766 struct cpsw_priv *priv = netdev_priv(ndev);
1767
1768 return priv->data.ale_entries * ALE_ENTRY_WORDS * sizeof(u32);
1769}
1770
1771static void cpsw_get_regs(struct net_device *ndev,
1772 struct ethtool_regs *regs, void *p)
1773{
1774 struct cpsw_priv *priv = netdev_priv(ndev);
1775 u32 *reg = p;
1776
1777 /* update CPSW IP version */
1778 regs->version = priv->version;
1779
1780 cpsw_ale_dump(priv->ale, reg);
1781}
1782
df828598
M		 1783static void cpsw_get_drvinfo(struct net_device *ndev,
1784 struct ethtool_drvinfo *info)
1785{
1786 struct cpsw_priv *priv = netdev_priv(ndev);
7826d43f 1787
52c4f0ec 1788 strlcpy(info->driver, "cpsw", sizeof(info->driver));
7826d43f
JP		 1789 strlcpy(info->version, "1.0", sizeof(info->version));
1790 strlcpy(info->bus_info, priv->pdev->name, sizeof(info->bus_info));
df828598
M		 1791}
1792
1793static u32 cpsw_get_msglevel(struct net_device *ndev)
1794{
1795 struct cpsw_priv *priv = netdev_priv(ndev);
1796 return priv->msg_enable;
1797}
1798
1799static void cpsw_set_msglevel(struct net_device *ndev, u32 value)
1800{
1801 struct cpsw_priv *priv = netdev_priv(ndev);
1802 priv->msg_enable = value;
1803}
1804
2e5b38ab
RC		 1805static int cpsw_get_ts_info(struct net_device *ndev,
1806 struct ethtool_ts_info *info)
1807{
1808#ifdef CONFIG_TI_CPTS
1809 struct cpsw_priv *priv = netdev_priv(ndev);
1810
1811 info->so_timestamping =
1812 SOF_TIMESTAMPING_TX_HARDWARE |
1813 SOF_TIMESTAMPING_TX_SOFTWARE |
1814 SOF_TIMESTAMPING_RX_HARDWARE |
1815 SOF_TIMESTAMPING_RX_SOFTWARE |
1816 SOF_TIMESTAMPING_SOFTWARE |
1817 SOF_TIMESTAMPING_RAW_HARDWARE;
9232b16d 1818 info->phc_index = priv->cpts->phc_index;
2e5b38ab
RC		 1819 info->tx_types =
1820 (1 << HWTSTAMP_TX_OFF) |
1821 (1 << HWTSTAMP_TX_ON);
1822 info->rx_filters =
1823 (1 << HWTSTAMP_FILTER_NONE) |
1824 (1 << HWTSTAMP_FILTER_PTP_V2_EVENT);
1825#else
1826 info->so_timestamping =
1827 SOF_TIMESTAMPING_TX_SOFTWARE |
1828 SOF_TIMESTAMPING_RX_SOFTWARE |
1829 SOF_TIMESTAMPING_SOFTWARE;
1830 info->phc_index = -1;
1831 info->tx_types = 0;
1832 info->rx_filters = 0;
1833#endif
1834 return 0;
1835}
1836
d3bb9c58
M		 1837static int cpsw_get_settings(struct net_device *ndev,
1838 struct ethtool_cmd *ecmd)
1839{
1840 struct cpsw_priv *priv = netdev_priv(ndev);
1841 int slave_no = cpsw_slave_index(priv);
1842
1843 if (priv->slaves[slave_no].phy)
1844 return phy_ethtool_gset(priv->slaves[slave_no].phy, ecmd);
1845 else
1846 return -EOPNOTSUPP;
1847}
1848
1849static int cpsw_set_settings(struct net_device *ndev, struct ethtool_cmd *ecmd)
1850{
1851 struct cpsw_priv *priv = netdev_priv(ndev);
1852 int slave_no = cpsw_slave_index(priv);
1853
1854 if (priv->slaves[slave_no].phy)
1855 return phy_ethtool_sset(priv->slaves[slave_no].phy, ecmd);
1856 else
1857 return -EOPNOTSUPP;
1858}
1859
d8a64420
MU		 1860static void cpsw_get_wol(struct net_device *ndev, struct ethtool_wolinfo *wol)
1861{
1862 struct cpsw_priv *priv = netdev_priv(ndev);
1863 int slave_no = cpsw_slave_index(priv);
1864
1865 wol->supported = 0;
1866 wol->wolopts = 0;
1867
1868 if (priv->slaves[slave_no].phy)
1869 phy_ethtool_get_wol(priv->slaves[slave_no].phy, wol);
1870}
1871
1872static int cpsw_set_wol(struct net_device *ndev, struct ethtool_wolinfo *wol)
1873{
1874 struct cpsw_priv *priv = netdev_priv(ndev);
1875 int slave_no = cpsw_slave_index(priv);
1876
1877 if (priv->slaves[slave_no].phy)
1878 return phy_ethtool_set_wol(priv->slaves[slave_no].phy, wol);
1879 else
1880 return -EOPNOTSUPP;
1881}
1882
1923d6e4
M		 1883static void cpsw_get_pauseparam(struct net_device *ndev,
1884 struct ethtool_pauseparam *pause)
1885{
1886 struct cpsw_priv *priv = netdev_priv(ndev);
1887
1888 pause->autoneg = AUTONEG_DISABLE;
1889 pause->rx_pause = priv->rx_pause ? true : false;
1890 pause->tx_pause = priv->tx_pause ? true : false;
1891}
1892
1893static int cpsw_set_pauseparam(struct net_device *ndev,
1894 struct ethtool_pauseparam *pause)
1895{
1896 struct cpsw_priv *priv = netdev_priv(ndev);
1897 bool link;
1898
1899 priv->rx_pause = pause->rx_pause ? true : false;
1900 priv->tx_pause = pause->tx_pause ? true : false;
1901
1902 for_each_slave(priv, _cpsw_adjust_link, priv, &link);
1903
1904 return 0;
1905}
1906
df828598
M		 1907static const struct ethtool_ops cpsw_ethtool_ops = {
1908 .get_drvinfo = cpsw_get_drvinfo,
1909 .get_msglevel = cpsw_get_msglevel,
1910 .set_msglevel = cpsw_set_msglevel,
1911 .get_link = ethtool_op_get_link,
2e5b38ab 1912 .get_ts_info = cpsw_get_ts_info,
d3bb9c58
M		 1913 .get_settings = cpsw_get_settings,
1914 .set_settings = cpsw_set_settings,
ff5b8ef2
M		 1915 .get_coalesce = cpsw_get_coalesce,
1916 .set_coalesce = cpsw_set_coalesce,
d9718546
M		 1917 .get_sset_count = cpsw_get_sset_count,
1918 .get_strings = cpsw_get_strings,
1919 .get_ethtool_stats = cpsw_get_ethtool_stats,
1923d6e4
M		 1920 .get_pauseparam = cpsw_get_pauseparam,
1921 .set_pauseparam = cpsw_set_pauseparam,
d8a64420
MU		 1922 .get_wol = cpsw_get_wol,
1923 .set_wol = cpsw_set_wol,
52c4f0ec
M		 1924 .get_regs_len = cpsw_get_regs_len,
1925 .get_regs = cpsw_get_regs,
df828598
M		 1926};
1927
549985ee
RC		 1928static void cpsw_slave_init(struct cpsw_slave *slave, struct cpsw_priv *priv,
1929 u32 slave_reg_ofs, u32 sliver_reg_ofs)
df828598
M		 1930{
1931 void __iomem *regs = priv->regs;
1932 int slave_num = slave->slave_num;
1933 struct cpsw_slave_data *data = priv->data.slave_data + slave_num;
1934
1935 slave->data = data;
549985ee
RC		 1936 slave->regs = regs + slave_reg_ofs;
1937 slave->sliver = regs + sliver_reg_ofs;
d9ba8f9e 1938 slave->port_vlan = data->dual_emac_res_vlan;
df828598
M		 1939}
1940
552165bc 1941static int cpsw_probe_dt(struct cpsw_platform_data *data,
2eb32b0a
M		 1942 struct platform_device *pdev)
1943{
1944 struct device_node *node = pdev->dev.of_node;
1945 struct device_node *slave_node;
1946 int i = 0, ret;
1947 u32 prop;
1948
1949 if (!node)
1950 return -EINVAL;
1951
1952 if (of_property_read_u32(node, "slaves", &prop)) {
88c99ff6 1953 dev_err(&pdev->dev, "Missing slaves property in the DT.\n");
2eb32b0a
M		 1954 return -EINVAL;
1955 }
1956 data->slaves = prop;
1957
e86ac13b 1958 if (of_property_read_u32(node, "active_slave", &prop)) {
88c99ff6 1959 dev_err(&pdev->dev, "Missing active_slave property in the DT.\n");
aa1a15e2 1960 return -EINVAL;
78ca0b28 1961 }
e86ac13b 1962 data->active_slave = prop;
78ca0b28 1963
00ab94ee 1964 if (of_property_read_u32(node, "cpts_clock_mult", &prop)) {
88c99ff6 1965 dev_err(&pdev->dev, "Missing cpts_clock_mult property in the DT.\n");
aa1a15e2 1966 return -EINVAL;
00ab94ee
RC		 1967 }
1968 data->cpts_clock_mult = prop;
1969
1970 if (of_property_read_u32(node, "cpts_clock_shift", &prop)) {
88c99ff6 1971 dev_err(&pdev->dev, "Missing cpts_clock_shift property in the DT.\n");
aa1a15e2 1972 return -EINVAL;
00ab94ee
RC		 1973 }
1974 data->cpts_clock_shift = prop;
1975
aa1a15e2
DM		 1976 data->slave_data = devm_kzalloc(&pdev->dev, data->slaves
1977 * sizeof(struct cpsw_slave_data),
1978 GFP_KERNEL);
b2adaca9 1979 if (!data->slave_data)
aa1a15e2 1980 return -ENOMEM;
2eb32b0a 1981
2eb32b0a 1982 if (of_property_read_u32(node, "cpdma_channels", &prop)) {
88c99ff6 1983 dev_err(&pdev->dev, "Missing cpdma_channels property in the DT.\n");
aa1a15e2 1984 return -EINVAL;
2eb32b0a
M		 1985 }
1986 data->channels = prop;
1987
2eb32b0a 1988 if (of_property_read_u32(node, "ale_entries", &prop)) {
88c99ff6 1989 dev_err(&pdev->dev, "Missing ale_entries property in the DT.\n");
aa1a15e2 1990 return -EINVAL;
2eb32b0a
M		 1991 }
1992 data->ale_entries = prop;
1993
2eb32b0a 1994 if (of_property_read_u32(node, "bd_ram_size", &prop)) {
88c99ff6 1995 dev_err(&pdev->dev, "Missing bd_ram_size property in the DT.\n");
aa1a15e2 1996 return -EINVAL;
2eb32b0a
M		 1997 }
1998 data->bd_ram_size = prop;
1999
2eb32b0a 2000 if (of_property_read_u32(node, "mac_control", &prop)) {
88c99ff6 2001 dev_err(&pdev->dev, "Missing mac_control property in the DT.\n");
aa1a15e2 2002 return -EINVAL;
2eb32b0a
M		 2003 }
2004 data->mac_control = prop;
2005
281abd96
MP		 2006 if (of_property_read_bool(node, "dual_emac"))
2007 data->dual_emac = 1;
d9ba8f9e 2008
549985ee
RC		 2009 /*
2010 * Populate all the child nodes here...
2011 */
2012 ret = of_platform_populate(node, NULL, NULL, &pdev->dev);
2013 /* We do not want to force this, as in some cases may not have child */
2014 if (ret)
88c99ff6 2015 dev_warn(&pdev->dev, "Doesn't have any child node\n");
549985ee 2016
f468b10e 2017 for_each_child_of_node(node, slave_node) {
2eb32b0a 2018 struct cpsw_slave_data *slave_data = data->slave_data + i;
2eb32b0a 2019 const void *mac_addr = NULL;
549985ee
RC		 2020 int lenp;
2021 const __be32 *parp;
549985ee 2022
f468b10e
MP		 2023 /* This is no slave child node, continue */
2024 if (strcmp(slave_node->name, "slave"))
2025 continue;
2026
552165bc
DR		 2027 slave_data->phy_node = of_parse_phandle(slave_node,
2028 "phy-handle", 0);
f1eea5c1 2029 parp = of_get_property(slave_node, "phy_id", &lenp);
ae092b5b
DR		 2030 if (slave_data->phy_node) {
2031 dev_dbg(&pdev->dev,
2032 "slave[%d] using phy-handle=\"%s\"\n",
2033 i, slave_data->phy_node->full_name);
2034 } else if (of_phy_is_fixed_link(slave_node)) {
dfc0a6d3
DR		 2035 /* In the case of a fixed PHY, the DT node associated
2036 * to the PHY is the Ethernet MAC DT node.
2037 */
1f71e8c9
MB		 2038 ret = of_phy_register_fixed_link(slave_node);
2039 if (ret)
2040 return ret;
06cd6d6e 2041 slave_data->phy_node = of_node_get(slave_node);
f1eea5c1
DR		 2042 } else if (parp) {
2043 u32 phyid;
2044 struct device_node *mdio_node;
2045 struct platform_device *mdio;
2046
2047 if (lenp != (sizeof(__be32) * 2)) {
2048 dev_err(&pdev->dev, "Invalid slave[%d] phy_id property\n", i);
2049 goto no_phy_slave;
2050 }
2051 mdio_node = of_find_node_by_phandle(be32_to_cpup(parp));
2052 phyid = be32_to_cpup(parp+1);
2053 mdio = of_find_device_by_node(mdio_node);
2054 of_node_put(mdio_node);
2055 if (!mdio) {
2056 dev_err(&pdev->dev, "Missing mdio platform device\n");
2057 return -EINVAL;
2058 }
2059 snprintf(slave_data->phy_id, sizeof(slave_data->phy_id),
2060 PHY_ID_FMT, mdio->name, phyid);
2061 } else {
ae092b5b
DR		 2062 dev_err(&pdev->dev,
2063 "No slave[%d] phy_id, phy-handle, or fixed-link property\n",
2064 i);
47276fcc 2065 goto no_phy_slave;
2eb32b0a 2066 }
47276fcc
M		 2067 slave_data->phy_if = of_get_phy_mode(slave_node);
2068 if (slave_data->phy_if < 0) {
2069 dev_err(&pdev->dev, "Missing or malformed slave[%d] phy-mode property\n",
2070 i);
2071 return slave_data->phy_if;
2072 }
2073
2074no_phy_slave:
2eb32b0a 2075 mac_addr = of_get_mac_address(slave_node);
0ba517b1 2076 if (mac_addr) {
2eb32b0a 2077 memcpy(slave_data->mac_addr, mac_addr, ETH_ALEN);
0ba517b1 2078 } else {
b6745f6e
M		 2079 ret = ti_cm_get_macid(&pdev->dev, i,
2080 slave_data->mac_addr);
2081 if (ret)
2082 return ret;
0ba517b1 2083 }
d9ba8f9e 2084 if (data->dual_emac) {
91c4166c 2085 if (of_property_read_u32(slave_node, "dual_emac_res_vlan",
d9ba8f9e 2086 &prop)) {
88c99ff6 2087 dev_err(&pdev->dev, "Missing dual_emac_res_vlan in DT.\n");
d9ba8f9e 2088 slave_data->dual_emac_res_vlan = i+1;
88c99ff6
GC		 2089 dev_err(&pdev->dev, "Using %d as Reserved VLAN for %d slave\n",
2090 slave_data->dual_emac_res_vlan, i);
d9ba8f9e
M		 2091 } else {
2092 slave_data->dual_emac_res_vlan = prop;
2093 }
2094 }
2095
2eb32b0a 2096 i++;
3a27bfac
M		 2097 if (i == data->slaves)
2098 break;
2eb32b0a
M		 2099 }
2100
2101 return 0;
2eb32b0a
M		 2102}
2103
d9ba8f9e
M		 2104static int cpsw_probe_dual_emac(struct platform_device *pdev,
2105 struct cpsw_priv *priv)
2106{
2107 struct cpsw_platform_data *data = &priv->data;
2108 struct net_device *ndev;
2109 struct cpsw_priv *priv_sl2;
2110 int ret = 0, i;
2111
2112 ndev = alloc_etherdev(sizeof(struct cpsw_priv));
2113 if (!ndev) {
88c99ff6 2114 dev_err(&pdev->dev, "cpsw: error allocating net_device\n");
d9ba8f9e
M		 2115 return -ENOMEM;
2116 }
2117
2118 priv_sl2 = netdev_priv(ndev);
d9ba8f9e
M		 2119 priv_sl2->data = *data;
2120 priv_sl2->pdev = pdev;
2121 priv_sl2->ndev = ndev;
2122 priv_sl2->dev = &ndev->dev;
2123 priv_sl2->msg_enable = netif_msg_init(debug_level, CPSW_DEBUG);
2124 priv_sl2->rx_packet_max = max(rx_packet_max, 128);
2125
2126 if (is_valid_ether_addr(data->slave_data[1].mac_addr)) {
2127 memcpy(priv_sl2->mac_addr, data->slave_data[1].mac_addr,
2128 ETH_ALEN);
88c99ff6 2129 dev_info(&pdev->dev, "cpsw: Detected MACID = %pM\n", priv_sl2->mac_addr);
d9ba8f9e
M		 2130 } else {
2131 random_ether_addr(priv_sl2->mac_addr);
88c99ff6 2132 dev_info(&pdev->dev, "cpsw: Random MACID = %pM\n", priv_sl2->mac_addr);
d9ba8f9e
M		 2133 }
2134 memcpy(ndev->dev_addr, priv_sl2->mac_addr, ETH_ALEN);
2135
2136 priv_sl2->slaves = priv->slaves;
2137 priv_sl2->clk = priv->clk;
2138
ff5b8ef2
M		 2139 priv_sl2->coal_intvl = 0;
2140 priv_sl2->bus_freq_mhz = priv->bus_freq_mhz;
2141
d9ba8f9e 2142 priv_sl2->regs = priv->regs;
d9ba8f9e
M		 2143 priv_sl2->host_port_regs = priv->host_port_regs;
2144 priv_sl2->wr_regs = priv->wr_regs;
d9718546 2145 priv_sl2->hw_stats = priv->hw_stats;
d9ba8f9e
M		 2146 priv_sl2->dma = priv->dma;
2147 priv_sl2->txch = priv->txch;
2148 priv_sl2->rxch = priv->rxch;
2149 priv_sl2->ale = priv->ale;
2150 priv_sl2->emac_port = 1;
2151 priv->slaves[1].ndev = ndev;
2152 priv_sl2->cpts = priv->cpts;
2153 priv_sl2->version = priv->version;
2154
2155 for (i = 0; i < priv->num_irqs; i++) {
2156 priv_sl2->irqs_table[i] = priv->irqs_table[i];
2157 priv_sl2->num_irqs = priv->num_irqs;
2158 }
f646968f 2159 ndev->features |= NETIF_F_HW_VLAN_CTAG_FILTER;
d9ba8f9e
M		 2160
2161 ndev->netdev_ops = &cpsw_netdev_ops;
7ad24ea4 2162 ndev->ethtool_ops = &cpsw_ethtool_ops;
d9ba8f9e
M		 2163
2164 /* register the network device */
2165 SET_NETDEV_DEV(ndev, &pdev->dev);
2166 ret = register_netdev(ndev);
2167 if (ret) {
88c99ff6 2168 dev_err(&pdev->dev, "cpsw: error registering net device\n");
d9ba8f9e
M		 2169 free_netdev(ndev);
2170 ret = -ENODEV;
2171 }
2172
2173 return ret;
2174}
2175
7da11600
M		 2176#define CPSW_QUIRK_IRQ BIT(0)
2177
2178static struct platform_device_id cpsw_devtype[] = {
2179 {
2180 /* keep it for existing comaptibles */
2181 .name = "cpsw",
2182 .driver_data = CPSW_QUIRK_IRQ,
2183 }, {
2184 .name = "am335x-cpsw",
2185 .driver_data = CPSW_QUIRK_IRQ,
2186 }, {
2187 .name = "am4372-cpsw",
2188 .driver_data = 0,
2189 }, {
2190 .name = "dra7-cpsw",
2191 .driver_data = 0,
2192 }, {
2193 /* sentinel */
2194 }
2195};
2196MODULE_DEVICE_TABLE(platform, cpsw_devtype);
2197
2198enum ti_cpsw_type {
2199 CPSW = 0,
2200 AM335X_CPSW,
2201 AM4372_CPSW,
2202 DRA7_CPSW,
2203};
2204
2205static const struct of_device_id cpsw_of_mtable[] = {
2206 { .compatible = "ti,cpsw", .data = &cpsw_devtype[CPSW], },
2207 { .compatible = "ti,am335x-cpsw", .data = &cpsw_devtype[AM335X_CPSW], },
2208 { .compatible = "ti,am4372-cpsw", .data = &cpsw_devtype[AM4372_CPSW], },
2209 { .compatible = "ti,dra7-cpsw", .data = &cpsw_devtype[DRA7_CPSW], },
2210 { /* sentinel */ },
2211};
2212MODULE_DEVICE_TABLE(of, cpsw_of_mtable);
2213
663e12e6 2214static int cpsw_probe(struct platform_device *pdev)
df828598 2215{
d1bd9acf 2216 struct cpsw_platform_data *data;
df828598
M		 2217 struct net_device *ndev;
2218 struct cpsw_priv *priv;
2219 struct cpdma_params dma_params;
2220 struct cpsw_ale_params ale_params;
aa1a15e2
DM		 2221 void __iomem *ss_regs;
2222 struct resource *res, *ss_res;
7da11600 2223 const struct of_device_id *of_id;
1d147ccb 2224 struct gpio_descs *mode;
549985ee 2225 u32 slave_offset, sliver_offset, slave_size;
5087b915
FB		 2226 int ret = 0, i;
2227 int irq;
df828598 2228
df828598
M		 2229 ndev = alloc_etherdev(sizeof(struct cpsw_priv));
2230 if (!ndev) {
88c99ff6 2231 dev_err(&pdev->dev, "error allocating net_device\n");
df828598
M		 2232 return -ENOMEM;
2233 }
2234
2235 platform_set_drvdata(pdev, ndev);
2236 priv = netdev_priv(ndev);
df828598
M		 2237 priv->pdev = pdev;
2238 priv->ndev = ndev;
2239 priv->dev = &ndev->dev;
2240 priv->msg_enable = netif_msg_init(debug_level, CPSW_DEBUG);
2241 priv->rx_packet_max = max(rx_packet_max, 128);
9232b16d 2242 priv->cpts = devm_kzalloc(&pdev->dev, sizeof(struct cpts), GFP_KERNEL);
ab8e99d2 2243 if (!priv->cpts) {
88c99ff6 2244 dev_err(&pdev->dev, "error allocating cpts\n");
4d507dff 2245 ret = -ENOMEM;
9232b16d
M		 2246 goto clean_ndev_ret;
2247 }
df828598 2248
1d147ccb
M		 2249 mode = devm_gpiod_get_array_optional(&pdev->dev, "mode", GPIOD_OUT_LOW);
2250 if (IS_ERR(mode)) {
2251 ret = PTR_ERR(mode);
2252 dev_err(&pdev->dev, "gpio request failed, ret %d\n", ret);
2253 goto clean_ndev_ret;
2254 }
2255
1fb19aa7
VH		 2256 /*
2257 * This may be required here for child devices.
2258 */
2259 pm_runtime_enable(&pdev->dev);
2260
739683b4
M		 2261 /* Select default pin state */
2262 pinctrl_pm_select_default_state(&pdev->dev);
2263
552165bc 2264 if (cpsw_probe_dt(&priv->data, pdev)) {
88c99ff6 2265 dev_err(&pdev->dev, "cpsw: platform data missing\n");
2eb32b0a 2266 ret = -ENODEV;
aa1a15e2 2267 goto clean_runtime_disable_ret;
2eb32b0a
M		 2268 }
2269 data = &priv->data;
2270
df828598
M		 2271 if (is_valid_ether_addr(data->slave_data[0].mac_addr)) {
2272 memcpy(priv->mac_addr, data->slave_data[0].mac_addr, ETH_ALEN);
88c99ff6 2273 dev_info(&pdev->dev, "Detected MACID = %pM\n", priv->mac_addr);
df828598 2274 } else {
7efd26d0 2275 eth_random_addr(priv->mac_addr);
88c99ff6 2276 dev_info(&pdev->dev, "Random MACID = %pM\n", priv->mac_addr);
df828598
M		 2277 }
2278
2279 memcpy(ndev->dev_addr, priv->mac_addr, ETH_ALEN);
2280
aa1a15e2
DM		 2281 priv->slaves = devm_kzalloc(&pdev->dev,
2282 sizeof(struct cpsw_slave) * data->slaves,
2283 GFP_KERNEL);
df828598 2284 if (!priv->slaves) {
aa1a15e2
DM		 2285 ret = -ENOMEM;
2286 goto clean_runtime_disable_ret;
df828598
M		 2287 }
2288 for (i = 0; i < data->slaves; i++)
2289 priv->slaves[i].slave_num = i;
2290
d9ba8f9e
M		 2291 priv->slaves[0].ndev = ndev;
2292 priv->emac_port = 0;
2293
aa1a15e2 2294 priv->clk = devm_clk_get(&pdev->dev, "fck");
df828598 2295 if (IS_ERR(priv->clk)) {
aa1a15e2 2296 dev_err(priv->dev, "fck is not found\n");
f150bd7f 2297 ret = -ENODEV;
aa1a15e2 2298 goto clean_runtime_disable_ret;
df828598 2299 }
ff5b8ef2
M		 2300 priv->coal_intvl = 0;
2301 priv->bus_freq_mhz = clk_get_rate(priv->clk) / 1000000;
df828598 2302
aa1a15e2
DM		 2303 ss_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2304 ss_regs = devm_ioremap_resource(&pdev->dev, ss_res);
2305 if (IS_ERR(ss_regs)) {
2306 ret = PTR_ERR(ss_regs);
2307 goto clean_runtime_disable_ret;
df828598 2308 }
549985ee 2309 priv->regs = ss_regs;
df828598 2310
f280e89a
M		 2311 /* Need to enable clocks with runtime PM api to access module
2312 * registers
2313 */
2314 pm_runtime_get_sync(&pdev->dev);
2315 priv->version = readl(&priv->regs->id_ver);
2316 pm_runtime_put_sync(&pdev->dev);
2317
aa1a15e2
DM		 2318 res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
2319 priv->wr_regs = devm_ioremap_resource(&pdev->dev, res);
2320 if (IS_ERR(priv->wr_regs)) {
2321 ret = PTR_ERR(priv->wr_regs);
2322 goto clean_runtime_disable_ret;
df828598 2323 }
df828598
M		 2324
2325 memset(&dma_params, 0, sizeof(dma_params));
549985ee
RC		 2326 memset(&ale_params, 0, sizeof(ale_params));
2327
2328 switch (priv->version) {
2329 case CPSW_VERSION_1:
2330 priv->host_port_regs = ss_regs + CPSW1_HOST_PORT_OFFSET;
d9718546
M		 2331 priv->cpts->reg = ss_regs + CPSW1_CPTS_OFFSET;
2332 priv->hw_stats = ss_regs + CPSW1_HW_STATS;
549985ee
RC		 2333 dma_params.dmaregs = ss_regs + CPSW1_CPDMA_OFFSET;
2334 dma_params.txhdp = ss_regs + CPSW1_STATERAM_OFFSET;
2335 ale_params.ale_regs = ss_regs + CPSW1_ALE_OFFSET;
2336 slave_offset = CPSW1_SLAVE_OFFSET;
2337 slave_size = CPSW1_SLAVE_SIZE;
2338 sliver_offset = CPSW1_SLIVER_OFFSET;
2339 dma_params.desc_mem_phys = 0;
2340 break;
2341 case CPSW_VERSION_2:
c193f365 2342 case CPSW_VERSION_3:
926489be 2343 case CPSW_VERSION_4:
549985ee 2344 priv->host_port_regs = ss_regs + CPSW2_HOST_PORT_OFFSET;
d9718546
M		 2345 priv->cpts->reg = ss_regs + CPSW2_CPTS_OFFSET;
2346 priv->hw_stats = ss_regs + CPSW2_HW_STATS;
549985ee
RC		 2347 dma_params.dmaregs = ss_regs + CPSW2_CPDMA_OFFSET;
2348 dma_params.txhdp = ss_regs + CPSW2_STATERAM_OFFSET;
2349 ale_params.ale_regs = ss_regs + CPSW2_ALE_OFFSET;
2350 slave_offset = CPSW2_SLAVE_OFFSET;
2351 slave_size = CPSW2_SLAVE_SIZE;
2352 sliver_offset = CPSW2_SLIVER_OFFSET;
2353 dma_params.desc_mem_phys =
aa1a15e2 2354 (u32 __force) ss_res->start + CPSW2_BD_OFFSET;
549985ee
RC		 2355 break;
2356 default:
2357 dev_err(priv->dev, "unknown version 0x%08x\n", priv->version);
2358 ret = -ENODEV;
aa1a15e2 2359 goto clean_runtime_disable_ret;
549985ee
RC		 2360 }
2361 for (i = 0; i < priv->data.slaves; i++) {
2362 struct cpsw_slave *slave = &priv->slaves[i];
2363 cpsw_slave_init(slave, priv, slave_offset, sliver_offset);
2364 slave_offset += slave_size;
2365 sliver_offset += SLIVER_SIZE;
2366 }
2367
df828598 2368 dma_params.dev = &pdev->dev;
549985ee
RC		 2369 dma_params.rxthresh = dma_params.dmaregs + CPDMA_RXTHRESH;
2370 dma_params.rxfree = dma_params.dmaregs + CPDMA_RXFREE;
2371 dma_params.rxhdp = dma_params.txhdp + CPDMA_RXHDP;
2372 dma_params.txcp = dma_params.txhdp + CPDMA_TXCP;
2373 dma_params.rxcp = dma_params.txhdp + CPDMA_RXCP;
df828598
M		 2374
2375 dma_params.num_chan = data->channels;
2376 dma_params.has_soft_reset = true;
2377 dma_params.min_packet_size = CPSW_MIN_PACKET_SIZE;
2378 dma_params.desc_mem_size = data->bd_ram_size;
2379 dma_params.desc_align = 16;
2380 dma_params.has_ext_regs = true;
549985ee 2381 dma_params.desc_hw_addr = dma_params.desc_mem_phys;
df828598
M		 2382
2383 priv->dma = cpdma_ctlr_create(&dma_params);
2384 if (!priv->dma) {
2385 dev_err(priv->dev, "error initializing dma\n");
2386 ret = -ENOMEM;
aa1a15e2 2387 goto clean_runtime_disable_ret;
df828598
M		 2388 }
2389
2390 priv->txch = cpdma_chan_create(priv->dma, tx_chan_num(0),
2391 cpsw_tx_handler);
2392 priv->rxch = cpdma_chan_create(priv->dma, rx_chan_num(0),
2393 cpsw_rx_handler);
2394
2395 if (WARN_ON(!priv->txch || !priv->rxch)) {
2396 dev_err(priv->dev, "error initializing dma channels\n");
2397 ret = -ENOMEM;
2398 goto clean_dma_ret;
2399 }
2400
df828598 2401 ale_params.dev = &ndev->dev;
df828598
M		 2402 ale_params.ale_ageout = ale_ageout;
2403 ale_params.ale_entries = data->ale_entries;
2404 ale_params.ale_ports = data->slaves;
2405
2406 priv->ale = cpsw_ale_create(&ale_params);
2407 if (!priv->ale) {
2408 dev_err(priv->dev, "error initializing ale engine\n");
2409 ret = -ENODEV;
2410 goto clean_dma_ret;
2411 }
2412
c03abd84 2413 ndev->irq = platform_get_irq(pdev, 1);
df828598
M		 2414 if (ndev->irq < 0) {
2415 dev_err(priv->dev, "error getting irq resource\n");
c1e3334f 2416 ret = ndev->irq;
df828598
M		 2417 goto clean_ale_ret;
2418 }
2419
7da11600
M		 2420 of_id = of_match_device(cpsw_of_mtable, &pdev->dev);
2421 if (of_id) {
2422 pdev->id_entry = of_id->data;
2423 if (pdev->id_entry->driver_data)
2424 priv->quirk_irq = true;
2425 }
2426
c03abd84
FB		 2427 /* Grab RX and TX IRQs. Note that we also have RX_THRESHOLD and
2428 * MISC IRQs which are always kept disabled with this driver so
2429 * we will not request them.
2430 *
2431 * If anyone wants to implement support for those, make sure to
2432 * first request and append them to irqs_table array.
2433 */
c2b32e58 2434
c03abd84 2435 /* RX IRQ */
5087b915 2436 irq = platform_get_irq(pdev, 1);
c1e3334f
JL		 2437 if (irq < 0) {
2438 ret = irq;
5087b915 2439 goto clean_ale_ret;
c1e3334f 2440 }
5087b915 2441
c03abd84
FB		 2442 priv->irqs_table[0] = irq;
2443 ret = devm_request_irq(&pdev->dev, irq, cpsw_rx_interrupt,
5087b915
FB		 2444 0, dev_name(&pdev->dev), priv);
2445 if (ret < 0) {
2446 dev_err(priv->dev, "error attaching irq (%d)\n", ret);
2447 goto clean_ale_ret;
2448 }
2449
c03abd84 2450 /* TX IRQ */
5087b915 2451 irq = platform_get_irq(pdev, 2);
c1e3334f
JL		 2452 if (irq < 0) {
2453 ret = irq;
5087b915 2454 goto clean_ale_ret;
c1e3334f 2455 }
5087b915 2456
c03abd84
FB		 2457 priv->irqs_table[1] = irq;
2458 ret = devm_request_irq(&pdev->dev, irq, cpsw_tx_interrupt,
5087b915
FB		 2459 0, dev_name(&pdev->dev), priv);
2460 if (ret < 0) {
2461 dev_err(priv->dev, "error attaching irq (%d)\n", ret);
2462 goto clean_ale_ret;
df828598 2463 }
c03abd84 2464 priv->num_irqs = 2;
c2b32e58 2465
f646968f 2466 ndev->features |= NETIF_F_HW_VLAN_CTAG_FILTER;
df828598
M		 2467
2468 ndev->netdev_ops = &cpsw_netdev_ops;
7ad24ea4 2469 ndev->ethtool_ops = &cpsw_ethtool_ops;
32a7432c 2470 netif_napi_add(ndev, &priv->napi_rx, cpsw_rx_poll, CPSW_POLL_WEIGHT);
d64b5e85 2471 netif_tx_napi_add(ndev, &priv->napi_tx, cpsw_tx_poll, CPSW_POLL_WEIGHT);
df828598
M		 2472
2473 /* register the network device */
2474 SET_NETDEV_DEV(ndev, &pdev->dev);
2475 ret = register_netdev(ndev);
2476 if (ret) {
2477 dev_err(priv->dev, "error registering net device\n");
2478 ret = -ENODEV;
aa1a15e2 2479 goto clean_ale_ret;
df828598
M		 2480 }
2481
1a3b5056
OJ		 2482 cpsw_notice(priv, probe, "initialized device (regs %pa, irq %d)\n",
2483 &ss_res->start, ndev->irq);
df828598 2484
d9ba8f9e
M		 2485 if (priv->data.dual_emac) {
2486 ret = cpsw_probe_dual_emac(pdev, priv);
2487 if (ret) {
2488 cpsw_err(priv, probe, "error probe slave 2 emac interface\n");
aa1a15e2 2489 goto clean_ale_ret;
d9ba8f9e
M		 2490 }
2491 }
2492
df828598
M		 2493 return 0;
2494
df828598
M		 2495clean_ale_ret:
2496 cpsw_ale_destroy(priv->ale);
2497clean_dma_ret:
2498 cpdma_chan_destroy(priv->txch);
2499 cpdma_chan_destroy(priv->rxch);
2500 cpdma_ctlr_destroy(priv->dma);
aa1a15e2 2501clean_runtime_disable_ret:
f150bd7f 2502 pm_runtime_disable(&pdev->dev);
df828598 2503clean_ndev_ret:
d1bd9acf 2504 free_netdev(priv->ndev);
df828598
M		 2505 return ret;
2506}
2507
030b16a0
M		 2508static int cpsw_remove_child_device(struct device *dev, void *c)
2509{
2510 struct platform_device *pdev = to_platform_device(dev);
2511
2512 of_device_unregister(pdev);
2513
2514 return 0;
2515}
2516
663e12e6 2517static int cpsw_remove(struct platform_device *pdev)
df828598
M		 2518{
2519 struct net_device *ndev = platform_get_drvdata(pdev);
2520 struct cpsw_priv *priv = netdev_priv(ndev);
2521
d1bd9acf
SS		 2522 if (priv->data.dual_emac)
2523 unregister_netdev(cpsw_get_slave_ndev(priv, 1));
2524 unregister_netdev(ndev);
df828598 2525
df828598
M		 2526 cpsw_ale_destroy(priv->ale);
2527 cpdma_chan_destroy(priv->txch);
2528 cpdma_chan_destroy(priv->rxch);
2529 cpdma_ctlr_destroy(priv->dma);
f150bd7f 2530 pm_runtime_disable(&pdev->dev);
030b16a0 2531 device_for_each_child(&pdev->dev, NULL, cpsw_remove_child_device);
d1bd9acf
SS		 2532 if (priv->data.dual_emac)
2533 free_netdev(cpsw_get_slave_ndev(priv, 1));
df828598 2534 free_netdev(ndev);
df828598
M		 2535 return 0;
2536}
2537
8963a504 2538#ifdef CONFIG_PM_SLEEP
df828598
M		 2539static int cpsw_suspend(struct device *dev)
2540{
2541 struct platform_device *pdev = to_platform_device(dev);
2542 struct net_device *ndev = platform_get_drvdata(pdev);
b90fc27a 2543 struct cpsw_priv *priv = netdev_priv(ndev);
df828598 2544
618073e3
M		 2545 if (priv->data.dual_emac) {
2546 int i;
1e7a2e21 2547
618073e3
M		 2548 for (i = 0; i < priv->data.slaves; i++) {
2549 if (netif_running(priv->slaves[i].ndev))
2550 cpsw_ndo_stop(priv->slaves[i].ndev);
2551 soft_reset_slave(priv->slaves + i);
2552 }
2553 } else {
2554 if (netif_running(ndev))
2555 cpsw_ndo_stop(ndev);
2556 for_each_slave(priv, soft_reset_slave);
2557 }
1e7a2e21 2558
f150bd7f
M		 2559 pm_runtime_put_sync(&pdev->dev);
2560
739683b4
M		 2561 /* Select sleep pin state */
2562 pinctrl_pm_select_sleep_state(&pdev->dev);
2563
df828598
M		 2564 return 0;
2565}
2566
2567static int cpsw_resume(struct device *dev)
2568{
2569 struct platform_device *pdev = to_platform_device(dev);
2570 struct net_device *ndev = platform_get_drvdata(pdev);
618073e3 2571 struct cpsw_priv *priv = netdev_priv(ndev);
df828598 2572
f150bd7f 2573 pm_runtime_get_sync(&pdev->dev);
739683b4
M		 2574
2575 /* Select default pin state */
2576 pinctrl_pm_select_default_state(&pdev->dev);
2577
618073e3
M		 2578 if (priv->data.dual_emac) {
2579 int i;
2580
2581 for (i = 0; i < priv->data.slaves; i++) {
2582 if (netif_running(priv->slaves[i].ndev))
2583 cpsw_ndo_open(priv->slaves[i].ndev);
2584 }
2585 } else {
2586 if (netif_running(ndev))
2587 cpsw_ndo_open(ndev);
2588 }
df828598
M		 2589 return 0;
2590}
8963a504 2591#endif
df828598 2592
8963a504 2593static SIMPLE_DEV_PM_OPS(cpsw_pm_ops, cpsw_suspend, cpsw_resume);
df828598
M		 2594
2595static struct platform_driver cpsw_driver = {
2596 .driver = {
2597 .name = "cpsw",
df828598 2598 .pm = &cpsw_pm_ops,
1e5c76d4 2599 .of_match_table = cpsw_of_mtable,
df828598
M		 2600 },
2601 .probe = cpsw_probe,
663e12e6 2602 .remove = cpsw_remove,
df828598
M		 2603};
2604
6fb3b6b5 2605module_platform_driver(cpsw_driver);
df828598
M		 2606
2607MODULE_LICENSE("GPL");
2608MODULE_AUTHOR("Cyril Chemparathy <cyril@ti.com>");
2609MODULE_AUTHOR("Mugunthan V N <mugunthanvnm@ti.com>");
2610MODULE_DESCRIPTION("TI CPSW Ethernet driver");
Linux kernel - Deliverables
This page took 0.509916 seconds and 5 git commands to generate.