Commit | Line | Data |
---|---|---|
9d5c8243 AK |
1 | /******************************************************************************* |
2 | ||
3 | Intel(R) Gigabit Ethernet Linux driver | |
86d5d38f | 4 | Copyright(c) 2007-2009 Intel Corporation. |
9d5c8243 AK |
5 | |
6 | This program is free software; you can redistribute it and/or modify it | |
7 | under the terms and conditions of the GNU General Public License, | |
8 | version 2, as published by the Free Software Foundation. | |
9 | ||
10 | This program is distributed in the hope it will be useful, but WITHOUT | |
11 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | more details. | |
14 | ||
15 | You should have received a copy of the GNU General Public License along with | |
16 | this program; if not, write to the Free Software Foundation, Inc., | |
17 | 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | |
18 | ||
19 | The full GNU General Public License is included in this distribution in | |
20 | the file called "COPYING". | |
21 | ||
22 | Contact Information: | |
23 | e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | |
24 | Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
25 | ||
26 | *******************************************************************************/ | |
27 | ||
28 | #ifndef _E1000_DEFINES_H_ | |
29 | #define _E1000_DEFINES_H_ | |
30 | ||
31 | /* Number of Transmit and Receive Descriptors must be a multiple of 8 */ | |
32 | #define REQ_TX_DESCRIPTOR_MULTIPLE 8 | |
33 | #define REQ_RX_DESCRIPTOR_MULTIPLE 8 | |
34 | ||
35 | /* Definitions for power management and wakeup registers */ | |
36 | /* Wake Up Control */ | |
37 | #define E1000_WUC_PME_EN 0x00000002 /* PME Enable */ | |
38 | ||
39 | /* Wake Up Filter Control */ | |
40 | #define E1000_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */ | |
41 | #define E1000_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */ | |
42 | #define E1000_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */ | |
43 | #define E1000_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */ | |
44 | #define E1000_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */ | |
9d5c8243 AK |
45 | |
46 | /* Extended Device Control */ | |
9d5c8243 | 47 | #define E1000_CTRL_EXT_SDP7_DATA 0x00000080 /* Value of SW Defineable Pin 7 */ |
9d5c8243 AK |
48 | #define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000 |
49 | #define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES 0x00C00000 | |
50 | #define E1000_CTRL_EXT_LINK_MODE_SGMII 0x00800000 | |
51 | #define E1000_CTRL_EXT_EIAME 0x01000000 | |
52 | #define E1000_CTRL_EXT_IRCA 0x00000001 | |
53 | /* Interrupt delay cancellation */ | |
54 | /* Driver loaded bit for FW */ | |
55 | #define E1000_CTRL_EXT_DRV_LOAD 0x10000000 | |
56 | /* Interrupt acknowledge Auto-mask */ | |
57 | /* Clear Interrupt timers after IMS clear */ | |
58 | /* packet buffer parity error detection enabled */ | |
59 | /* descriptor FIFO parity error detection enable */ | |
60 | #define E1000_CTRL_EXT_PBA_CLR 0x80000000 /* PBA Clear */ | |
61 | #define E1000_I2CCMD_REG_ADDR_SHIFT 16 | |
62 | #define E1000_I2CCMD_PHY_ADDR_SHIFT 24 | |
63 | #define E1000_I2CCMD_OPCODE_READ 0x08000000 | |
64 | #define E1000_I2CCMD_OPCODE_WRITE 0x00000000 | |
65 | #define E1000_I2CCMD_READY 0x20000000 | |
66 | #define E1000_I2CCMD_ERROR 0x80000000 | |
67 | #define E1000_MAX_SGMII_PHY_REG_ADDR 255 | |
68 | #define E1000_I2CCMD_PHY_TIMEOUT 200 | |
2d064c06 AD |
69 | #define E1000_IVAR_VALID 0x80 |
70 | #define E1000_GPIE_NSICR 0x00000001 | |
71 | #define E1000_GPIE_MSIX_MODE 0x00000010 | |
72 | #define E1000_GPIE_EIAME 0x40000000 | |
73 | #define E1000_GPIE_PBA 0x80000000 | |
9d5c8243 | 74 | |
652fff32 | 75 | /* Receive Descriptor bit definitions */ |
9d5c8243 AK |
76 | #define E1000_RXD_STAT_DD 0x01 /* Descriptor Done */ |
77 | #define E1000_RXD_STAT_EOP 0x02 /* End of Packet */ | |
78 | #define E1000_RXD_STAT_IXSM 0x04 /* Ignore checksum */ | |
79 | #define E1000_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */ | |
652fff32 | 80 | #define E1000_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */ |
9d5c8243 | 81 | #define E1000_RXD_STAT_TCPCS 0x20 /* TCP xsum calculated */ |
33af6bcc | 82 | #define E1000_RXD_STAT_TS 0x10000 /* Pkt was time stamped */ |
9d5c8243 AK |
83 | |
84 | #define E1000_RXDEXT_STATERR_CE 0x01000000 | |
85 | #define E1000_RXDEXT_STATERR_SE 0x02000000 | |
86 | #define E1000_RXDEXT_STATERR_SEQ 0x04000000 | |
87 | #define E1000_RXDEXT_STATERR_CXE 0x10000000 | |
88 | #define E1000_RXDEXT_STATERR_TCPE 0x20000000 | |
89 | #define E1000_RXDEXT_STATERR_IPE 0x40000000 | |
90 | #define E1000_RXDEXT_STATERR_RXE 0x80000000 | |
91 | ||
9d5c8243 AK |
92 | /* Same mask, but for extended and packet split descriptors */ |
93 | #define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \ | |
94 | E1000_RXDEXT_STATERR_CE | \ | |
95 | E1000_RXDEXT_STATERR_SE | \ | |
96 | E1000_RXDEXT_STATERR_SEQ | \ | |
97 | E1000_RXDEXT_STATERR_CXE | \ | |
98 | E1000_RXDEXT_STATERR_RXE) | |
99 | ||
100 | #define E1000_MRQC_RSS_FIELD_IPV4_TCP 0x00010000 | |
101 | #define E1000_MRQC_RSS_FIELD_IPV4 0x00020000 | |
102 | #define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX 0x00040000 | |
103 | #define E1000_MRQC_RSS_FIELD_IPV6 0x00100000 | |
104 | #define E1000_MRQC_RSS_FIELD_IPV6_TCP 0x00200000 | |
105 | ||
106 | ||
107 | /* Management Control */ | |
108 | #define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */ | |
109 | #define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */ | |
9d5c8243 AK |
110 | /* Enable Neighbor Discovery Filtering */ |
111 | #define E1000_MANC_RCV_TCO_EN 0x00020000 /* Receive TCO Packets Enabled */ | |
112 | #define E1000_MANC_BLK_PHY_RST_ON_IDE 0x00040000 /* Block phy resets */ | |
113 | /* Enable MAC address filtering */ | |
114 | #define E1000_MANC_EN_MAC_ADDR_FILTER 0x00100000 | |
9d5c8243 AK |
115 | |
116 | /* Receive Control */ | |
117 | #define E1000_RCTL_EN 0x00000002 /* enable */ | |
118 | #define E1000_RCTL_SBP 0x00000004 /* store bad packet */ | |
119 | #define E1000_RCTL_UPE 0x00000008 /* unicast promiscuous enable */ | |
120 | #define E1000_RCTL_MPE 0x00000010 /* multicast promiscuous enab */ | |
121 | #define E1000_RCTL_LPE 0x00000020 /* long packet enable */ | |
9d5c8243 AK |
122 | #define E1000_RCTL_LBM_MAC 0x00000040 /* MAC loopback mode */ |
123 | #define E1000_RCTL_LBM_TCVR 0x000000C0 /* tcvr loopback mode */ | |
124 | #define E1000_RCTL_RDMTS_HALF 0x00000000 /* rx desc min threshold size */ | |
125 | #define E1000_RCTL_MO_SHIFT 12 /* multicast offset shift */ | |
126 | #define E1000_RCTL_BAM 0x00008000 /* broadcast enable */ | |
9d5c8243 AK |
127 | #define E1000_RCTL_SZ_512 0x00020000 /* rx buffer size 512 */ |
128 | #define E1000_RCTL_SZ_256 0x00030000 /* rx buffer size 256 */ | |
9d5c8243 AK |
129 | #define E1000_RCTL_VFE 0x00040000 /* vlan filter enable */ |
130 | #define E1000_RCTL_CFIEN 0x00080000 /* canonical form enable */ | |
9d5c8243 AK |
131 | #define E1000_RCTL_SECRC 0x04000000 /* Strip Ethernet CRC */ |
132 | ||
133 | /* | |
134 | * Use byte values for the following shift parameters | |
135 | * Usage: | |
136 | * psrctl |= (((ROUNDUP(value0, 128) >> E1000_PSRCTL_BSIZE0_SHIFT) & | |
137 | * E1000_PSRCTL_BSIZE0_MASK) | | |
138 | * ((ROUNDUP(value1, 1024) >> E1000_PSRCTL_BSIZE1_SHIFT) & | |
139 | * E1000_PSRCTL_BSIZE1_MASK) | | |
140 | * ((ROUNDUP(value2, 1024) << E1000_PSRCTL_BSIZE2_SHIFT) & | |
141 | * E1000_PSRCTL_BSIZE2_MASK) | | |
142 | * ((ROUNDUP(value3, 1024) << E1000_PSRCTL_BSIZE3_SHIFT) |; | |
143 | * E1000_PSRCTL_BSIZE3_MASK)) | |
144 | * where value0 = [128..16256], default=256 | |
145 | * value1 = [1024..64512], default=4096 | |
146 | * value2 = [0..64512], default=4096 | |
147 | * value3 = [0..64512], default=0 | |
148 | */ | |
149 | ||
150 | #define E1000_PSRCTL_BSIZE0_MASK 0x0000007F | |
151 | #define E1000_PSRCTL_BSIZE1_MASK 0x00003F00 | |
152 | #define E1000_PSRCTL_BSIZE2_MASK 0x003F0000 | |
153 | #define E1000_PSRCTL_BSIZE3_MASK 0x3F000000 | |
154 | ||
155 | #define E1000_PSRCTL_BSIZE0_SHIFT 7 /* Shift _right_ 7 */ | |
156 | #define E1000_PSRCTL_BSIZE1_SHIFT 2 /* Shift _right_ 2 */ | |
157 | #define E1000_PSRCTL_BSIZE2_SHIFT 6 /* Shift _left_ 6 */ | |
158 | #define E1000_PSRCTL_BSIZE3_SHIFT 14 /* Shift _left_ 14 */ | |
159 | ||
160 | /* SWFW_SYNC Definitions */ | |
161 | #define E1000_SWFW_EEP_SM 0x1 | |
162 | #define E1000_SWFW_PHY0_SM 0x2 | |
163 | #define E1000_SWFW_PHY1_SM 0x4 | |
164 | ||
165 | /* FACTPS Definitions */ | |
166 | /* Device Control */ | |
167 | #define E1000_CTRL_FD 0x00000001 /* Full duplex.0=half; 1=full */ | |
168 | #define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 /*Blocks new Master requests */ | |
2d064c06 | 169 | #define E1000_CTRL_LRST 0x00000008 /* Link reset. 0=normal,1=reset */ |
9d5c8243 AK |
170 | #define E1000_CTRL_ASDE 0x00000020 /* Auto-speed detect enable */ |
171 | #define E1000_CTRL_SLU 0x00000040 /* Set link up (Force Link) */ | |
172 | #define E1000_CTRL_ILOS 0x00000080 /* Invert Loss-Of Signal */ | |
173 | #define E1000_CTRL_SPD_SEL 0x00000300 /* Speed Select Mask */ | |
174 | #define E1000_CTRL_SPD_100 0x00000100 /* Force 100Mb */ | |
175 | #define E1000_CTRL_SPD_1000 0x00000200 /* Force 1Gb */ | |
176 | #define E1000_CTRL_FRCSPD 0x00000800 /* Force Speed */ | |
177 | #define E1000_CTRL_FRCDPX 0x00001000 /* Force Duplex */ | |
178 | /* Defined polarity of Dock/Undock indication in SDP[0] */ | |
179 | /* Reset both PHY ports, through PHYRST_N pin */ | |
180 | /* enable link status from external LINK_0 and LINK_1 pins */ | |
181 | #define E1000_CTRL_SWDPIN0 0x00040000 /* SWDPIN 0 value */ | |
182 | #define E1000_CTRL_SWDPIN1 0x00080000 /* SWDPIN 1 value */ | |
9d5c8243 | 183 | #define E1000_CTRL_SWDPIO0 0x00400000 /* SWDPIN 0 Input or output */ |
9d5c8243 AK |
184 | #define E1000_CTRL_RST 0x04000000 /* Global reset */ |
185 | #define E1000_CTRL_RFCE 0x08000000 /* Receive Flow Control enable */ | |
186 | #define E1000_CTRL_TFCE 0x10000000 /* Transmit flow control enable */ | |
187 | #define E1000_CTRL_VME 0x40000000 /* IEEE VLAN mode enable */ | |
188 | #define E1000_CTRL_PHY_RST 0x80000000 /* PHY Reset */ | |
189 | /* Initiate an interrupt to manageability engine */ | |
190 | #define E1000_CTRL_I2C_ENA 0x02000000 /* I2C enable */ | |
191 | ||
192 | /* Bit definitions for the Management Data IO (MDIO) and Management Data | |
193 | * Clock (MDC) pins in the Device Control Register. | |
194 | */ | |
195 | ||
196 | #define E1000_CONNSW_ENRGSRC 0x4 | |
2d064c06 | 197 | #define E1000_PCS_CFG_PCS_EN 8 |
9d5c8243 AK |
198 | #define E1000_PCS_LCTL_FLV_LINK_UP 1 |
199 | #define E1000_PCS_LCTL_FSV_100 2 | |
200 | #define E1000_PCS_LCTL_FSV_1000 4 | |
201 | #define E1000_PCS_LCTL_FDV_FULL 8 | |
202 | #define E1000_PCS_LCTL_FSD 0x10 | |
203 | #define E1000_PCS_LCTL_FORCE_LINK 0x20 | |
726c09e7 | 204 | #define E1000_PCS_LCTL_FORCE_FCTRL 0x80 |
9d5c8243 AK |
205 | #define E1000_PCS_LCTL_AN_ENABLE 0x10000 |
206 | #define E1000_PCS_LCTL_AN_RESTART 0x20000 | |
207 | #define E1000_PCS_LCTL_AN_TIMEOUT 0x40000 | |
2d064c06 | 208 | #define E1000_ENABLE_SERDES_LOOPBACK 0x0410 |
9d5c8243 AK |
209 | |
210 | #define E1000_PCS_LSTS_LINK_OK 1 | |
211 | #define E1000_PCS_LSTS_SPEED_100 2 | |
212 | #define E1000_PCS_LSTS_SPEED_1000 4 | |
213 | #define E1000_PCS_LSTS_DUPLEX_FULL 8 | |
214 | #define E1000_PCS_LSTS_SYNK_OK 0x10 | |
215 | ||
216 | /* Device Status */ | |
217 | #define E1000_STATUS_FD 0x00000001 /* Full duplex.0=half,1=full */ | |
218 | #define E1000_STATUS_LU 0x00000002 /* Link up.0=no,1=link */ | |
219 | #define E1000_STATUS_FUNC_MASK 0x0000000C /* PCI Function Mask */ | |
220 | #define E1000_STATUS_FUNC_SHIFT 2 | |
221 | #define E1000_STATUS_FUNC_1 0x00000004 /* Function 1 */ | |
222 | #define E1000_STATUS_TXOFF 0x00000010 /* transmission paused */ | |
223 | #define E1000_STATUS_SPEED_100 0x00000040 /* Speed 100Mb/s */ | |
224 | #define E1000_STATUS_SPEED_1000 0x00000080 /* Speed 1000Mb/s */ | |
225 | /* Change in Dock/Undock state. Clear on write '0'. */ | |
226 | /* Status of Master requests. */ | |
227 | #define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 | |
228 | /* BMC external code execution disabled */ | |
229 | ||
230 | /* Constants used to intrepret the masked PCI-X bus speed. */ | |
231 | ||
232 | #define SPEED_10 10 | |
233 | #define SPEED_100 100 | |
234 | #define SPEED_1000 1000 | |
235 | #define HALF_DUPLEX 1 | |
236 | #define FULL_DUPLEX 2 | |
237 | ||
238 | ||
239 | #define ADVERTISE_10_HALF 0x0001 | |
240 | #define ADVERTISE_10_FULL 0x0002 | |
241 | #define ADVERTISE_100_HALF 0x0004 | |
242 | #define ADVERTISE_100_FULL 0x0008 | |
243 | #define ADVERTISE_1000_HALF 0x0010 /* Not used, just FYI */ | |
244 | #define ADVERTISE_1000_FULL 0x0020 | |
245 | ||
246 | /* 1000/H is not supported, nor spec-compliant. */ | |
247 | #define E1000_ALL_SPEED_DUPLEX (ADVERTISE_10_HALF | ADVERTISE_10_FULL | \ | |
248 | ADVERTISE_100_HALF | ADVERTISE_100_FULL | \ | |
249 | ADVERTISE_1000_FULL) | |
250 | #define E1000_ALL_NOT_GIG (ADVERTISE_10_HALF | ADVERTISE_10_FULL | \ | |
251 | ADVERTISE_100_HALF | ADVERTISE_100_FULL) | |
252 | #define E1000_ALL_100_SPEED (ADVERTISE_100_HALF | ADVERTISE_100_FULL) | |
253 | #define E1000_ALL_10_SPEED (ADVERTISE_10_HALF | ADVERTISE_10_FULL) | |
254 | #define E1000_ALL_FULL_DUPLEX (ADVERTISE_10_FULL | ADVERTISE_100_FULL | \ | |
255 | ADVERTISE_1000_FULL) | |
256 | #define E1000_ALL_HALF_DUPLEX (ADVERTISE_10_HALF | ADVERTISE_100_HALF) | |
257 | ||
258 | #define AUTONEG_ADVERTISE_SPEED_DEFAULT E1000_ALL_SPEED_DUPLEX | |
259 | ||
260 | /* LED Control */ | |
9d5c8243 | 261 | #define E1000_LEDCTL_LED0_MODE_SHIFT 0 |
9d5c8243 AK |
262 | #define E1000_LEDCTL_LED0_BLINK 0x00000080 |
263 | ||
264 | #define E1000_LEDCTL_MODE_LED_ON 0xE | |
265 | #define E1000_LEDCTL_MODE_LED_OFF 0xF | |
266 | ||
267 | /* Transmit Descriptor bit definitions */ | |
268 | #define E1000_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */ | |
269 | #define E1000_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */ | |
270 | #define E1000_TXD_CMD_EOP 0x01000000 /* End of Packet */ | |
271 | #define E1000_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */ | |
272 | #define E1000_TXD_CMD_RS 0x08000000 /* Report Status */ | |
273 | #define E1000_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */ | |
0e014cb1 | 274 | #define E1000_TXD_STAT_DD 0x00000001 /* Descriptor Done */ |
9d5c8243 AK |
275 | /* Extended desc bits for Linksec and timesync */ |
276 | ||
277 | /* Transmit Control */ | |
278 | #define E1000_TCTL_EN 0x00000002 /* enable tx */ | |
279 | #define E1000_TCTL_PSP 0x00000008 /* pad short packets */ | |
280 | #define E1000_TCTL_CT 0x00000ff0 /* collision threshold */ | |
281 | #define E1000_TCTL_COLD 0x003ff000 /* collision distance */ | |
282 | #define E1000_TCTL_RTLC 0x01000000 /* Re-transmit on late collision */ | |
283 | ||
284 | /* Transmit Arbitration Count */ | |
285 | ||
286 | /* SerDes Control */ | |
287 | #define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400 | |
288 | ||
289 | /* Receive Checksum Control */ | |
290 | #define E1000_RXCSUM_TUOFL 0x00000200 /* TCP / UDP checksum offload */ | |
291 | #define E1000_RXCSUM_IPPCSE 0x00001000 /* IP payload checksum enable */ | |
292 | #define E1000_RXCSUM_PCSD 0x00002000 /* packet checksum disabled */ | |
293 | ||
294 | /* Header split receive */ | |
662d7205 | 295 | #define E1000_RFCTL_LEF 0x00040000 |
9d5c8243 AK |
296 | |
297 | /* Collision related configuration parameters */ | |
298 | #define E1000_COLLISION_THRESHOLD 15 | |
299 | #define E1000_CT_SHIFT 4 | |
300 | #define E1000_COLLISION_DISTANCE 63 | |
301 | #define E1000_COLD_SHIFT 12 | |
302 | ||
303 | /* Ethertype field values */ | |
304 | #define ETHERNET_IEEE_VLAN_TYPE 0x8100 /* 802.3ac packet */ | |
305 | ||
306 | #define MAX_JUMBO_FRAME_SIZE 0x3F00 | |
307 | ||
9d5c8243 | 308 | /* PBA constants */ |
9d5c8243 | 309 | #define E1000_PBA_34K 0x0022 |
2d064c06 | 310 | #define E1000_PBA_64K 0x0040 /* 64KB */ |
9d5c8243 AK |
311 | |
312 | #define IFS_MAX 80 | |
313 | #define IFS_MIN 40 | |
314 | #define IFS_RATIO 4 | |
315 | #define IFS_STEP 10 | |
316 | #define MIN_NUM_XMITS 1000 | |
317 | ||
318 | /* SW Semaphore Register */ | |
319 | #define E1000_SWSM_SMBI 0x00000001 /* Driver Semaphore bit */ | |
320 | #define E1000_SWSM_SWESMBI 0x00000002 /* FW Semaphore bit */ | |
321 | ||
322 | /* Interrupt Cause Read */ | |
323 | #define E1000_ICR_TXDW 0x00000001 /* Transmit desc written back */ | |
9d5c8243 AK |
324 | #define E1000_ICR_LSC 0x00000004 /* Link Status Change */ |
325 | #define E1000_ICR_RXSEQ 0x00000008 /* rx sequence error */ | |
326 | #define E1000_ICR_RXDMT0 0x00000010 /* rx desc min. threshold (0) */ | |
9d5c8243 | 327 | #define E1000_ICR_RXT0 0x00000080 /* rx timer intr (ring 0) */ |
9d5c8243 AK |
328 | /* If this bit asserted, the driver should claim the interrupt */ |
329 | #define E1000_ICR_INT_ASSERTED 0x80000000 | |
9d5c8243 | 330 | /* LAN connected device generates an interrupt */ |
dda0e083 | 331 | #define E1000_ICR_DOUTSYNC 0x10000000 /* NIC DMA out of sync */ |
9d5c8243 AK |
332 | |
333 | /* Extended Interrupt Cause Read */ | |
334 | #define E1000_EICR_RX_QUEUE0 0x00000001 /* Rx Queue 0 Interrupt */ | |
335 | #define E1000_EICR_RX_QUEUE1 0x00000002 /* Rx Queue 1 Interrupt */ | |
336 | #define E1000_EICR_RX_QUEUE2 0x00000004 /* Rx Queue 2 Interrupt */ | |
337 | #define E1000_EICR_RX_QUEUE3 0x00000008 /* Rx Queue 3 Interrupt */ | |
338 | #define E1000_EICR_TX_QUEUE0 0x00000100 /* Tx Queue 0 Interrupt */ | |
339 | #define E1000_EICR_TX_QUEUE1 0x00000200 /* Tx Queue 1 Interrupt */ | |
340 | #define E1000_EICR_TX_QUEUE2 0x00000400 /* Tx Queue 2 Interrupt */ | |
341 | #define E1000_EICR_TX_QUEUE3 0x00000800 /* Tx Queue 3 Interrupt */ | |
9d5c8243 AK |
342 | #define E1000_EICR_OTHER 0x80000000 /* Interrupt Cause Active */ |
343 | /* TCP Timer */ | |
344 | ||
345 | /* | |
346 | * This defines the bits that are set in the Interrupt Mask | |
347 | * Set/Read Register. Each bit is documented below: | |
348 | * o RXT0 = Receiver Timer Interrupt (ring 0) | |
349 | * o TXDW = Transmit Descriptor Written Back | |
350 | * o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0) | |
351 | * o RXSEQ = Receive Sequence Error | |
352 | * o LSC = Link Status Change | |
353 | */ | |
354 | #define IMS_ENABLE_MASK ( \ | |
355 | E1000_IMS_RXT0 | \ | |
356 | E1000_IMS_TXDW | \ | |
357 | E1000_IMS_RXDMT0 | \ | |
358 | E1000_IMS_RXSEQ | \ | |
dda0e083 AD |
359 | E1000_IMS_LSC | \ |
360 | E1000_IMS_DOUTSYNC) | |
9d5c8243 AK |
361 | |
362 | /* Interrupt Mask Set */ | |
363 | #define E1000_IMS_TXDW E1000_ICR_TXDW /* Transmit desc written back */ | |
364 | #define E1000_IMS_LSC E1000_ICR_LSC /* Link Status Change */ | |
365 | #define E1000_IMS_RXSEQ E1000_ICR_RXSEQ /* rx sequence error */ | |
366 | #define E1000_IMS_RXDMT0 E1000_ICR_RXDMT0 /* rx desc min. threshold */ | |
367 | #define E1000_IMS_RXT0 E1000_ICR_RXT0 /* rx timer intr */ | |
dda0e083 | 368 | #define E1000_IMS_DOUTSYNC E1000_ICR_DOUTSYNC /* NIC DMA out of sync */ |
9d5c8243 AK |
369 | |
370 | /* Extended Interrupt Mask Set */ | |
9d5c8243 AK |
371 | #define E1000_EIMS_OTHER E1000_EICR_OTHER /* Interrupt Cause Active */ |
372 | ||
373 | /* Interrupt Cause Set */ | |
374 | #define E1000_ICS_LSC E1000_ICR_LSC /* Link Status Change */ | |
375 | #define E1000_ICS_RXDMT0 E1000_ICR_RXDMT0 /* rx desc min. threshold */ | |
9d5c8243 AK |
376 | |
377 | /* Extended Interrupt Cause Set */ | |
378 | ||
379 | /* Transmit Descriptor Control */ | |
380 | /* Enable the counting of descriptors still to be processed. */ | |
381 | ||
382 | /* Flow Control Constants */ | |
383 | #define FLOW_CONTROL_ADDRESS_LOW 0x00C28001 | |
384 | #define FLOW_CONTROL_ADDRESS_HIGH 0x00000100 | |
385 | #define FLOW_CONTROL_TYPE 0x8808 | |
386 | ||
387 | /* 802.1q VLAN Packet Size */ | |
388 | #define VLAN_TAG_SIZE 4 /* 802.3ac tag (not DMA'd) */ | |
389 | #define E1000_VLAN_FILTER_TBL_SIZE 128 /* VLAN Filter Table (4096 bits) */ | |
390 | ||
391 | /* Receive Address */ | |
392 | /* | |
393 | * Number of high/low register pairs in the RAR. The RAR (Receive Address | |
394 | * Registers) holds the directed and multicast addresses that we monitor. | |
395 | * Technically, we have 16 spots. However, we reserve one of these spots | |
396 | * (RAR[15]) for our directed address used by controllers with | |
397 | * manageability enabled, allowing us room for 15 multicast addresses. | |
398 | */ | |
399 | #define E1000_RAH_AV 0x80000000 /* Receive descriptor valid */ | |
40a70b38 AD |
400 | #define E1000_RAL_MAC_ADDR_LEN 4 |
401 | #define E1000_RAH_MAC_ADDR_LEN 2 | |
9d5c8243 AK |
402 | |
403 | /* Error Codes */ | |
404 | #define E1000_ERR_NVM 1 | |
405 | #define E1000_ERR_PHY 2 | |
406 | #define E1000_ERR_CONFIG 3 | |
407 | #define E1000_ERR_PARAM 4 | |
408 | #define E1000_ERR_MAC_INIT 5 | |
409 | #define E1000_ERR_RESET 9 | |
410 | #define E1000_ERR_MASTER_REQUESTS_PENDING 10 | |
9d5c8243 AK |
411 | #define E1000_BLK_PHY_RESET 12 |
412 | #define E1000_ERR_SWFW_SYNC 13 | |
413 | #define E1000_NOT_IMPLEMENTED 14 | |
414 | ||
415 | /* Loop limit on how long we wait for auto-negotiation to complete */ | |
416 | #define COPPER_LINK_UP_LIMIT 10 | |
417 | #define PHY_AUTO_NEG_LIMIT 45 | |
418 | #define PHY_FORCE_LIMIT 20 | |
419 | /* Number of 100 microseconds we wait for PCI Express master disable */ | |
420 | #define MASTER_DISABLE_TIMEOUT 800 | |
421 | /* Number of milliseconds we wait for PHY configuration done after MAC reset */ | |
422 | #define PHY_CFG_TIMEOUT 100 | |
423 | /* Number of 2 milliseconds we wait for acquiring MDIO ownership. */ | |
424 | /* Number of milliseconds for NVM auto read done after MAC reset. */ | |
425 | #define AUTO_READ_DONE_TIMEOUT 10 | |
426 | ||
427 | /* Flow Control */ | |
428 | #define E1000_FCRTL_XONE 0x80000000 /* Enable XON frame transmission */ | |
429 | ||
9d5c8243 AK |
430 | /* PHY Control Register */ |
431 | #define MII_CR_FULL_DUPLEX 0x0100 /* FDX =1, half duplex =0 */ | |
432 | #define MII_CR_RESTART_AUTO_NEG 0x0200 /* Restart auto negotiation */ | |
433 | #define MII_CR_AUTO_NEG_EN 0x1000 /* Auto Neg Enable */ | |
434 | #define MII_CR_LOOPBACK 0x4000 /* 0 = normal, 1 = loopback */ | |
435 | #define MII_CR_RESET 0x8000 /* 0 = normal, 1 = PHY reset */ | |
436 | #define MII_CR_SPEED_1000 0x0040 | |
437 | #define MII_CR_SPEED_100 0x2000 | |
438 | #define MII_CR_SPEED_10 0x0000 | |
439 | ||
440 | /* PHY Status Register */ | |
441 | #define MII_SR_LINK_STATUS 0x0004 /* Link Status 1 = link */ | |
442 | #define MII_SR_AUTONEG_COMPLETE 0x0020 /* Auto Neg Complete */ | |
443 | ||
444 | /* Autoneg Advertisement Register */ | |
445 | #define NWAY_AR_10T_HD_CAPS 0x0020 /* 10T Half Duplex Capable */ | |
446 | #define NWAY_AR_10T_FD_CAPS 0x0040 /* 10T Full Duplex Capable */ | |
447 | #define NWAY_AR_100TX_HD_CAPS 0x0080 /* 100TX Half Duplex Capable */ | |
448 | #define NWAY_AR_100TX_FD_CAPS 0x0100 /* 100TX Full Duplex Capable */ | |
449 | #define NWAY_AR_PAUSE 0x0400 /* Pause operation desired */ | |
450 | #define NWAY_AR_ASM_DIR 0x0800 /* Asymmetric Pause Direction bit */ | |
451 | ||
452 | /* Link Partner Ability Register (Base Page) */ | |
453 | #define NWAY_LPAR_PAUSE 0x0400 /* LP Pause operation desired */ | |
454 | #define NWAY_LPAR_ASM_DIR 0x0800 /* LP Asymmetric Pause Direction bit */ | |
455 | ||
456 | /* Autoneg Expansion Register */ | |
457 | ||
458 | /* 1000BASE-T Control Register */ | |
459 | #define CR_1000T_HD_CAPS 0x0100 /* Advertise 1000T HD capability */ | |
460 | #define CR_1000T_FD_CAPS 0x0200 /* Advertise 1000T FD capability */ | |
9d5c8243 AK |
461 | #define CR_1000T_MS_VALUE 0x0800 /* 1=Configure PHY as Master */ |
462 | /* 0=Configure PHY as Slave */ | |
463 | #define CR_1000T_MS_ENABLE 0x1000 /* 1=Master/Slave manual config value */ | |
464 | /* 0=Automatic Master/Slave config */ | |
465 | ||
466 | /* 1000BASE-T Status Register */ | |
467 | #define SR_1000T_REMOTE_RX_STATUS 0x1000 /* Remote receiver OK */ | |
468 | #define SR_1000T_LOCAL_RX_STATUS 0x2000 /* Local receiver OK */ | |
469 | ||
470 | ||
471 | /* PHY 1000 MII Register/Bit Definitions */ | |
472 | /* PHY Registers defined by IEEE */ | |
473 | #define PHY_CONTROL 0x00 /* Control Register */ | |
652fff32 | 474 | #define PHY_STATUS 0x01 /* Status Register */ |
9d5c8243 AK |
475 | #define PHY_ID1 0x02 /* Phy Id Reg (word 1) */ |
476 | #define PHY_ID2 0x03 /* Phy Id Reg (word 2) */ | |
477 | #define PHY_AUTONEG_ADV 0x04 /* Autoneg Advertisement */ | |
478 | #define PHY_LP_ABILITY 0x05 /* Link Partner Ability (Base Page) */ | |
479 | #define PHY_1000T_CTRL 0x09 /* 1000Base-T Control Reg */ | |
480 | #define PHY_1000T_STATUS 0x0A /* 1000Base-T Status Reg */ | |
481 | ||
482 | /* NVM Control */ | |
483 | #define E1000_EECD_SK 0x00000001 /* NVM Clock */ | |
484 | #define E1000_EECD_CS 0x00000002 /* NVM Chip Select */ | |
485 | #define E1000_EECD_DI 0x00000004 /* NVM Data In */ | |
486 | #define E1000_EECD_DO 0x00000008 /* NVM Data Out */ | |
487 | #define E1000_EECD_REQ 0x00000040 /* NVM Access Request */ | |
488 | #define E1000_EECD_GNT 0x00000080 /* NVM Access Grant */ | |
489 | #define E1000_EECD_PRES 0x00000100 /* NVM Present */ | |
490 | /* NVM Addressing bits based on type 0=small, 1=large */ | |
491 | #define E1000_EECD_ADDR_BITS 0x00000400 | |
492 | #define E1000_NVM_GRANT_ATTEMPTS 1000 /* NVM # attempts to gain grant */ | |
493 | #define E1000_EECD_AUTO_RD 0x00000200 /* NVM Auto Read done */ | |
494 | #define E1000_EECD_SIZE_EX_MASK 0x00007800 /* NVM Size */ | |
495 | #define E1000_EECD_SIZE_EX_SHIFT 11 | |
496 | ||
497 | /* Offset to data in NVM read/write registers */ | |
498 | #define E1000_NVM_RW_REG_DATA 16 | |
499 | #define E1000_NVM_RW_REG_DONE 2 /* Offset to READ/WRITE done bit */ | |
500 | #define E1000_NVM_RW_REG_START 1 /* Start operation */ | |
501 | #define E1000_NVM_RW_ADDR_SHIFT 2 /* Shift to the address bits */ | |
502 | #define E1000_NVM_POLL_READ 0 /* Flag for polling for read complete */ | |
503 | ||
504 | /* NVM Word Offsets */ | |
505 | #define NVM_ID_LED_SETTINGS 0x0004 | |
506 | /* For SERDES output amplitude adjustment. */ | |
507 | #define NVM_INIT_CONTROL2_REG 0x000F | |
508 | #define NVM_INIT_CONTROL3_PORT_A 0x0024 | |
509 | #define NVM_ALT_MAC_ADDR_PTR 0x0037 | |
510 | #define NVM_CHECKSUM_REG 0x003F | |
511 | ||
512 | #define E1000_NVM_CFG_DONE_PORT_0 0x40000 /* MNG config cycle done */ | |
513 | #define E1000_NVM_CFG_DONE_PORT_1 0x80000 /* ...for second port */ | |
514 | ||
515 | /* Mask bits for fields in Word 0x0f of the NVM */ | |
516 | #define NVM_WORD0F_PAUSE_MASK 0x3000 | |
517 | #define NVM_WORD0F_ASM_DIR 0x2000 | |
518 | ||
519 | /* Mask bits for fields in Word 0x1a of the NVM */ | |
520 | ||
521 | /* For checksumming, the sum of all words in the NVM should equal 0xBABA. */ | |
522 | #define NVM_SUM 0xBABA | |
523 | ||
524 | #define NVM_PBA_OFFSET_0 8 | |
525 | #define NVM_PBA_OFFSET_1 9 | |
526 | #define NVM_WORD_SIZE_BASE_SHIFT 6 | |
527 | ||
528 | /* NVM Commands - Microwire */ | |
529 | ||
530 | /* NVM Commands - SPI */ | |
531 | #define NVM_MAX_RETRY_SPI 5000 /* Max wait of 5ms, for RDY signal */ | |
532 | #define NVM_WRITE_OPCODE_SPI 0x02 /* NVM write opcode */ | |
533 | #define NVM_A8_OPCODE_SPI 0x08 /* opcode bit-3 = address bit-8 */ | |
534 | #define NVM_WREN_OPCODE_SPI 0x06 /* NVM set Write Enable latch */ | |
535 | #define NVM_RDSR_OPCODE_SPI 0x05 /* NVM read Status register */ | |
536 | ||
537 | /* SPI NVM Status Register */ | |
538 | #define NVM_STATUS_RDY_SPI 0x01 | |
539 | ||
540 | /* Word definitions for ID LED Settings */ | |
541 | #define ID_LED_RESERVED_0000 0x0000 | |
542 | #define ID_LED_RESERVED_FFFF 0xFFFF | |
543 | #define ID_LED_DEFAULT ((ID_LED_OFF1_ON2 << 12) | \ | |
544 | (ID_LED_OFF1_OFF2 << 8) | \ | |
545 | (ID_LED_DEF1_DEF2 << 4) | \ | |
546 | (ID_LED_DEF1_DEF2)) | |
547 | #define ID_LED_DEF1_DEF2 0x1 | |
548 | #define ID_LED_DEF1_ON2 0x2 | |
549 | #define ID_LED_DEF1_OFF2 0x3 | |
550 | #define ID_LED_ON1_DEF2 0x4 | |
551 | #define ID_LED_ON1_ON2 0x5 | |
552 | #define ID_LED_ON1_OFF2 0x6 | |
553 | #define ID_LED_OFF1_DEF2 0x7 | |
554 | #define ID_LED_OFF1_ON2 0x8 | |
555 | #define ID_LED_OFF1_OFF2 0x9 | |
556 | ||
557 | #define IGP_ACTIVITY_LED_MASK 0xFFFFF0FF | |
558 | #define IGP_ACTIVITY_LED_ENABLE 0x0300 | |
559 | #define IGP_LED3_MODE 0x07000000 | |
560 | ||
561 | /* PCI/PCI-X/PCI-EX Config space */ | |
9d5c8243 AK |
562 | #define PCIE_LINK_STATUS 0x12 |
563 | ||
9d5c8243 AK |
564 | #define PCIE_LINK_WIDTH_MASK 0x3F0 |
565 | #define PCIE_LINK_WIDTH_SHIFT 4 | |
566 | ||
567 | #define PHY_REVISION_MASK 0xFFFFFFF0 | |
568 | #define MAX_PHY_REG_ADDRESS 0x1F /* 5 bit address bus (0-0x1F) */ | |
569 | #define MAX_PHY_MULTI_PAGE_REG 0xF | |
570 | ||
571 | /* Bit definitions for valid PHY IDs. */ | |
572 | /* | |
573 | * I = Integrated | |
574 | * E = External | |
575 | */ | |
576 | #define M88E1111_I_PHY_ID 0x01410CC0 | |
577 | #define IGP03E1000_E_PHY_ID 0x02A80390 | |
578 | #define M88_VENDOR 0x0141 | |
579 | ||
580 | /* M88E1000 Specific Registers */ | |
581 | #define M88E1000_PHY_SPEC_CTRL 0x10 /* PHY Specific Control Register */ | |
582 | #define M88E1000_PHY_SPEC_STATUS 0x11 /* PHY Specific Status Register */ | |
583 | #define M88E1000_EXT_PHY_SPEC_CTRL 0x14 /* Extended PHY Specific Control */ | |
584 | ||
585 | #define M88E1000_PHY_PAGE_SELECT 0x1D /* Reg 29 for page number setting */ | |
586 | #define M88E1000_PHY_GEN_CONTROL 0x1E /* Its meaning depends on reg 29 */ | |
587 | ||
588 | /* M88E1000 PHY Specific Control Register */ | |
589 | #define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 /* 1=Polarity Reversal enabled */ | |
590 | /* 1=CLK125 low, 0=CLK125 toggling */ | |
591 | #define M88E1000_PSCR_MDI_MANUAL_MODE 0x0000 /* MDI Crossover Mode bits 6:5 */ | |
592 | /* Manual MDI configuration */ | |
593 | #define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020 /* Manual MDIX configuration */ | |
594 | /* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */ | |
595 | #define M88E1000_PSCR_AUTO_X_1000T 0x0040 | |
596 | /* Auto crossover enabled all speeds */ | |
597 | #define M88E1000_PSCR_AUTO_X_MODE 0x0060 | |
598 | /* | |
652fff32 AK |
599 | * 1=Enable Extended 10BASE-T distance (Lower 10BASE-T Rx Threshold |
600 | * 0=Normal 10BASE-T Rx Threshold | |
9d5c8243 AK |
601 | */ |
602 | /* 1=5-bit interface in 100BASE-TX, 0=MII interface in 100BASE-TX */ | |
603 | #define M88E1000_PSCR_ASSERT_CRS_ON_TX 0x0800 /* 1=Assert CRS on Transmit */ | |
604 | ||
605 | /* M88E1000 PHY Specific Status Register */ | |
606 | #define M88E1000_PSSR_REV_POLARITY 0x0002 /* 1=Polarity reversed */ | |
607 | #define M88E1000_PSSR_DOWNSHIFT 0x0020 /* 1=Downshifted */ | |
608 | #define M88E1000_PSSR_MDIX 0x0040 /* 1=MDIX; 0=MDI */ | |
609 | /* | |
610 | * 0 = <50M | |
611 | * 1 = 50-80M | |
612 | * 2 = 80-110M | |
613 | * 3 = 110-140M | |
614 | * 4 = >140M | |
615 | */ | |
616 | #define M88E1000_PSSR_CABLE_LENGTH 0x0380 | |
617 | #define M88E1000_PSSR_SPEED 0xC000 /* Speed, bits 14:15 */ | |
618 | #define M88E1000_PSSR_1000MBS 0x8000 /* 10=1000Mbs */ | |
619 | ||
620 | #define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7 | |
621 | ||
622 | /* M88E1000 Extended PHY Specific Control Register */ | |
623 | /* | |
624 | * 1 = Lost lock detect enabled. | |
625 | * Will assert lost lock and bring | |
626 | * link down if idle not seen | |
627 | * within 1ms in 1000BASE-T | |
628 | */ | |
629 | /* | |
630 | * Number of times we will attempt to autonegotiate before downshifting if we | |
631 | * are the master | |
632 | */ | |
633 | #define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00 | |
634 | #define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X 0x0000 | |
635 | /* | |
636 | * Number of times we will attempt to autonegotiate before downshifting if we | |
637 | * are the slave | |
638 | */ | |
639 | #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK 0x0300 | |
640 | #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X 0x0100 | |
641 | #define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */ | |
642 | ||
643 | /* M88EC018 Rev 2 specific DownShift settings */ | |
644 | #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK 0x0E00 | |
645 | #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X 0x0800 | |
646 | ||
647 | /* MDI Control */ | |
648 | #define E1000_MDIC_REG_SHIFT 16 | |
649 | #define E1000_MDIC_PHY_SHIFT 21 | |
650 | #define E1000_MDIC_OP_WRITE 0x04000000 | |
651 | #define E1000_MDIC_OP_READ 0x08000000 | |
652 | #define E1000_MDIC_READY 0x10000000 | |
653 | #define E1000_MDIC_ERROR 0x40000000 | |
654 | ||
655 | /* SerDes Control */ | |
656 | #define E1000_GEN_CTL_READY 0x80000000 | |
657 | #define E1000_GEN_CTL_ADDRESS_SHIFT 8 | |
658 | #define E1000_GEN_POLL_TIMEOUT 640 | |
659 | ||
660 | #endif |