Commit | Line | Data |
---|---|---|
9a799d71 AK |
1 | /******************************************************************************* |
2 | ||
3 | Intel 10 Gigabit PCI Express Linux driver | |
3efac5a0 | 4 | Copyright(c) 1999 - 2009 Intel Corporation. |
9a799d71 AK |
5 | |
6 | This program is free software; you can redistribute it and/or modify it | |
7 | under the terms and conditions of the GNU General Public License, | |
8 | version 2, as published by the Free Software Foundation. | |
9 | ||
10 | This program is distributed in the hope it will be useful, but WITHOUT | |
11 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | more details. | |
14 | ||
15 | You should have received a copy of the GNU General Public License along with | |
16 | this program; if not, write to the Free Software Foundation, Inc., | |
17 | 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | |
18 | ||
19 | The full GNU General Public License is included in this distribution in | |
20 | the file called "COPYING". | |
21 | ||
22 | Contact Information: | |
9a799d71 AK |
23 | e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> |
24 | Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
25 | ||
26 | *******************************************************************************/ | |
27 | ||
28 | #ifndef _IXGBE_H_ | |
29 | #define _IXGBE_H_ | |
30 | ||
31 | #include <linux/types.h> | |
32 | #include <linux/pci.h> | |
33 | #include <linux/netdevice.h> | |
6fabd715 | 34 | #include <linux/aer.h> |
9a799d71 AK |
35 | |
36 | #include "ixgbe_type.h" | |
37 | #include "ixgbe_common.h" | |
2f90b865 | 38 | #include "ixgbe_dcb.h" |
eacd73f7 YZ |
39 | #if defined(CONFIG_FCOE) || defined(CONFIG_FCOE_MODULE) |
40 | #define IXGBE_FCOE | |
41 | #include "ixgbe_fcoe.h" | |
42 | #endif /* CONFIG_FCOE or CONFIG_FCOE_MODULE */ | |
5dd2d332 | 43 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd JC |
44 | #include <linux/dca.h> |
45 | #endif | |
9a799d71 | 46 | |
9a799d71 AK |
47 | #define PFX "ixgbe: " |
48 | #define DPRINTK(nlevel, klevel, fmt, args...) \ | |
49 | ((void)((NETIF_MSG_##nlevel & adapter->msg_enable) && \ | |
50 | printk(KERN_##klevel PFX "%s: %s: " fmt, adapter->netdev->name, \ | |
b39d66a8 | 51 | __func__ , ## args))) |
9a799d71 AK |
52 | |
53 | /* TX/RX descriptor defines */ | |
54 | #define IXGBE_DEFAULT_TXD 1024 | |
55 | #define IXGBE_MAX_TXD 4096 | |
56 | #define IXGBE_MIN_TXD 64 | |
57 | ||
58 | #define IXGBE_DEFAULT_RXD 1024 | |
59 | #define IXGBE_MAX_RXD 4096 | |
60 | #define IXGBE_MIN_RXD 64 | |
61 | ||
9a799d71 AK |
62 | /* flow control */ |
63 | #define IXGBE_DEFAULT_FCRTL 0x10000 | |
2b9ade93 | 64 | #define IXGBE_MIN_FCRTL 0x40 |
9a799d71 AK |
65 | #define IXGBE_MAX_FCRTL 0x7FF80 |
66 | #define IXGBE_DEFAULT_FCRTH 0x20000 | |
2b9ade93 | 67 | #define IXGBE_MIN_FCRTH 0x600 |
9a799d71 | 68 | #define IXGBE_MAX_FCRTH 0x7FFF0 |
2b9ade93 | 69 | #define IXGBE_DEFAULT_FCPAUSE 0xFFFF |
9a799d71 AK |
70 | #define IXGBE_MIN_FCPAUSE 0 |
71 | #define IXGBE_MAX_FCPAUSE 0xFFFF | |
72 | ||
73 | /* Supported Rx Buffer Sizes */ | |
74 | #define IXGBE_RXBUFFER_64 64 /* Used for packet split */ | |
75 | #define IXGBE_RXBUFFER_128 128 /* Used for packet split */ | |
76 | #define IXGBE_RXBUFFER_256 256 /* Used for packet split */ | |
77 | #define IXGBE_RXBUFFER_2048 2048 | |
e76678dd AD |
78 | #define IXGBE_RXBUFFER_4096 4096 |
79 | #define IXGBE_RXBUFFER_8192 8192 | |
32344a39 | 80 | #define IXGBE_MAX_RXBUFFER 16384 /* largest size for a single descriptor */ |
9a799d71 AK |
81 | |
82 | #define IXGBE_RX_HDR_SIZE IXGBE_RXBUFFER_256 | |
83 | ||
84 | #define MAXIMUM_ETHERNET_VLAN_SIZE (ETH_FRAME_LEN + ETH_FCS_LEN + VLAN_HLEN) | |
85 | ||
9a799d71 AK |
86 | /* How many Rx Buffers do we bundle into one write to the hardware ? */ |
87 | #define IXGBE_RX_BUFFER_WRITE 16 /* Must be power of 2 */ | |
88 | ||
89 | #define IXGBE_TX_FLAGS_CSUM (u32)(1) | |
90 | #define IXGBE_TX_FLAGS_VLAN (u32)(1 << 1) | |
91 | #define IXGBE_TX_FLAGS_TSO (u32)(1 << 2) | |
92 | #define IXGBE_TX_FLAGS_IPV4 (u32)(1 << 3) | |
eacd73f7 YZ |
93 | #define IXGBE_TX_FLAGS_FCOE (u32)(1 << 4) |
94 | #define IXGBE_TX_FLAGS_FSO (u32)(1 << 5) | |
9a799d71 | 95 | #define IXGBE_TX_FLAGS_VLAN_MASK 0xffff0000 |
2f90b865 | 96 | #define IXGBE_TX_FLAGS_VLAN_PRIO_MASK 0x0000e000 |
9a799d71 AK |
97 | #define IXGBE_TX_FLAGS_VLAN_SHIFT 16 |
98 | ||
0a924578 PWJ |
99 | #define IXGBE_MAX_RSC_INT_RATE 162760 |
100 | ||
9a799d71 AK |
101 | /* wrapper around a pointer to a socket buffer, |
102 | * so a DMA handle can be stored along with the buffer */ | |
103 | struct ixgbe_tx_buffer { | |
104 | struct sk_buff *skb; | |
105 | dma_addr_t dma; | |
106 | unsigned long time_stamp; | |
107 | u16 length; | |
108 | u16 next_to_watch; | |
109 | }; | |
110 | ||
111 | struct ixgbe_rx_buffer { | |
112 | struct sk_buff *skb; | |
113 | dma_addr_t dma; | |
114 | struct page *page; | |
115 | dma_addr_t page_dma; | |
762f4c57 | 116 | unsigned int page_offset; |
9a799d71 AK |
117 | }; |
118 | ||
119 | struct ixgbe_queue_stats { | |
120 | u64 packets; | |
121 | u64 bytes; | |
122 | }; | |
123 | ||
124 | struct ixgbe_ring { | |
9a799d71 | 125 | void *desc; /* descriptor ring memory */ |
9a799d71 AK |
126 | union { |
127 | struct ixgbe_tx_buffer *tx_buffer_info; | |
128 | struct ixgbe_rx_buffer *rx_buffer_info; | |
129 | }; | |
ae540af1 JB |
130 | u8 atr_sample_rate; |
131 | u8 atr_count; | |
132 | u16 count; /* amount of descriptors */ | |
133 | u16 rx_buf_len; | |
134 | u16 next_to_use; | |
135 | u16 next_to_clean; | |
136 | ||
137 | u8 queue_index; /* needed for multiqueue queue management */ | |
9a799d71 | 138 | |
6e455b89 YZ |
139 | #define IXGBE_RING_RX_PS_ENABLED (u8)(1) |
140 | u8 flags; /* per ring feature flags */ | |
9a799d71 AK |
141 | u16 head; |
142 | u16 tail; | |
143 | ||
f494e8fa AV |
144 | unsigned int total_bytes; |
145 | unsigned int total_packets; | |
9a799d71 | 146 | |
5dd2d332 | 147 | #ifdef CONFIG_IXGBE_DCA |
bd0362dd JC |
148 | /* cpu for tx queue */ |
149 | int cpu; | |
150 | #endif | |
ae540af1 JB |
151 | |
152 | u16 work_limit; /* max work per interrupt */ | |
153 | u16 reg_idx; /* holds the special value that gets | |
154 | * the hardware register offset | |
155 | * associated with this ring, which is | |
156 | * different for DCB and RSS modes | |
157 | */ | |
158 | ||
9a799d71 | 159 | struct ixgbe_queue_stats stats; |
c4cf55e5 | 160 | unsigned long reinit_state; |
ae540af1 | 161 | u64 rsc_count; /* stat for coalesced packets */ |
9a799d71 | 162 | |
ae540af1 JB |
163 | unsigned int size; /* length in bytes */ |
164 | dma_addr_t dma; /* phys. address of descriptor ring */ | |
9a799d71 AK |
165 | }; |
166 | ||
c7e4358a SN |
167 | enum ixgbe_ring_f_enum { |
168 | RING_F_NONE = 0, | |
169 | RING_F_DCB, | |
170 | RING_F_VMDQ, | |
171 | RING_F_RSS, | |
c4cf55e5 | 172 | RING_F_FDIR, |
0331a832 YZ |
173 | #ifdef IXGBE_FCOE |
174 | RING_F_FCOE, | |
175 | #endif /* IXGBE_FCOE */ | |
c7e4358a SN |
176 | |
177 | RING_F_ARRAY_SIZE /* must be last in enum set */ | |
178 | }; | |
179 | ||
2f90b865 | 180 | #define IXGBE_MAX_DCB_INDICES 8 |
021230d4 AV |
181 | #define IXGBE_MAX_RSS_INDICES 16 |
182 | #define IXGBE_MAX_VMDQ_INDICES 16 | |
c4cf55e5 | 183 | #define IXGBE_MAX_FDIR_INDICES 64 |
0331a832 YZ |
184 | #ifdef IXGBE_FCOE |
185 | #define IXGBE_MAX_FCOE_INDICES 8 | |
186 | #endif /* IXGBE_FCOE */ | |
021230d4 AV |
187 | struct ixgbe_ring_feature { |
188 | int indices; | |
189 | int mask; | |
190 | }; | |
191 | ||
e8e26350 PW |
192 | #define MAX_RX_QUEUES 128 |
193 | #define MAX_TX_QUEUES 128 | |
021230d4 | 194 | |
2f90b865 AD |
195 | #define MAX_RX_PACKET_BUFFERS ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) \ |
196 | ? 8 : 1) | |
197 | #define MAX_TX_PACKET_BUFFERS MAX_RX_PACKET_BUFFERS | |
198 | ||
021230d4 AV |
199 | /* MAX_MSIX_Q_VECTORS of these are allocated, |
200 | * but we only use one per queue-specific vector. | |
201 | */ | |
202 | struct ixgbe_q_vector { | |
203 | struct ixgbe_adapter *adapter; | |
fe49f04a AD |
204 | unsigned int v_idx; /* index of q_vector within array, also used for |
205 | * finding the bit in EICR and friends that | |
206 | * represents the vector for this ring */ | |
021230d4 AV |
207 | struct napi_struct napi; |
208 | DECLARE_BITMAP(rxr_idx, MAX_RX_QUEUES); /* Rx ring indices */ | |
209 | DECLARE_BITMAP(txr_idx, MAX_TX_QUEUES); /* Tx ring indices */ | |
210 | u8 rxr_count; /* Rx ring count assigned to this vector */ | |
211 | u8 txr_count; /* Tx ring count assigned to this vector */ | |
30efa5a3 JB |
212 | u8 tx_itr; |
213 | u8 rx_itr; | |
021230d4 AV |
214 | u32 eitr; |
215 | }; | |
216 | ||
9a799d71 | 217 | /* Helper macros to switch between ints/sec and what the register uses. |
509ee935 JB |
218 | * And yes, it's the same math going both ways. The lowest value |
219 | * supported by all of the ixgbe hardware is 8. | |
9a799d71 AK |
220 | */ |
221 | #define EITR_INTS_PER_SEC_TO_REG(_eitr) \ | |
509ee935 | 222 | ((_eitr) ? (1000000000 / ((_eitr) * 256)) : 8) |
9a799d71 AK |
223 | #define EITR_REG_TO_INTS_PER_SEC EITR_INTS_PER_SEC_TO_REG |
224 | ||
225 | #define IXGBE_DESC_UNUSED(R) \ | |
226 | ((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \ | |
227 | (R)->next_to_clean - (R)->next_to_use - 1) | |
228 | ||
229 | #define IXGBE_RX_DESC_ADV(R, i) \ | |
230 | (&(((union ixgbe_adv_rx_desc *)((R).desc))[i])) | |
231 | #define IXGBE_TX_DESC_ADV(R, i) \ | |
232 | (&(((union ixgbe_adv_tx_desc *)((R).desc))[i])) | |
233 | #define IXGBE_TX_CTXTDESC_ADV(R, i) \ | |
234 | (&(((struct ixgbe_adv_tx_context_desc *)((R).desc))[i])) | |
235 | ||
da4dd0f7 PWJ |
236 | #define IXGBE_GET_DESC(R, i, type) (&(((struct type *)((R).desc))[i])) |
237 | #define IXGBE_TX_DESC(R, i) IXGBE_GET_DESC(R, i, ixgbe_legacy_tx_desc) | |
238 | #define IXGBE_RX_DESC(R, i) IXGBE_GET_DESC(R, i, ixgbe_legacy_rx_desc) | |
239 | ||
9a799d71 | 240 | #define IXGBE_MAX_JUMBO_FRAME_SIZE 16128 |
63f39bd1 YZ |
241 | #ifdef IXGBE_FCOE |
242 | /* Use 3K as the baby jumbo frame size for FCoE */ | |
243 | #define IXGBE_FCOE_JUMBO_FRAME_SIZE 3072 | |
244 | #endif /* IXGBE_FCOE */ | |
9a799d71 | 245 | |
021230d4 AV |
246 | #define OTHER_VECTOR 1 |
247 | #define NON_Q_VECTORS (OTHER_VECTOR) | |
248 | ||
e8e26350 PW |
249 | #define MAX_MSIX_VECTORS_82599 64 |
250 | #define MAX_MSIX_Q_VECTORS_82599 64 | |
eb7f139c PWJ |
251 | #define MAX_MSIX_VECTORS_82598 18 |
252 | #define MAX_MSIX_Q_VECTORS_82598 16 | |
253 | ||
e8e26350 PW |
254 | #define MAX_MSIX_Q_VECTORS MAX_MSIX_Q_VECTORS_82599 |
255 | #define MAX_MSIX_COUNT MAX_MSIX_VECTORS_82599 | |
eb7f139c | 256 | |
021230d4 | 257 | #define MIN_MSIX_Q_VECTORS 2 |
021230d4 AV |
258 | #define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS) |
259 | ||
9a799d71 AK |
260 | /* board specific private data structure */ |
261 | struct ixgbe_adapter { | |
262 | struct timer_list watchdog_timer; | |
263 | struct vlan_group *vlgrp; | |
264 | u16 bd_number; | |
9a799d71 | 265 | struct work_struct reset_task; |
7a921c93 | 266 | struct ixgbe_q_vector *q_vector[MAX_MSIX_Q_VECTORS]; |
e8e26350 | 267 | char name[MAX_MSIX_COUNT][IFNAMSIZ + 9]; |
2f90b865 AD |
268 | struct ixgbe_dcb_config dcb_cfg; |
269 | struct ixgbe_dcb_config temp_dcb_cfg; | |
270 | u8 dcb_set_bitmap; | |
264857b8 | 271 | enum ixgbe_fc_mode last_lfc_mode; |
9a799d71 | 272 | |
f494e8fa AV |
273 | /* Interrupt Throttle Rate */ |
274 | u32 itr_setting; | |
275 | u16 eitr_low; | |
276 | u16 eitr_high; | |
277 | ||
9a799d71 AK |
278 | /* TX */ |
279 | struct ixgbe_ring *tx_ring; /* One per active queue */ | |
30efa5a3 | 280 | int num_tx_queues; |
9a799d71 | 281 | u64 restart_queue; |
30efa5a3 | 282 | u64 hw_csum_tx_good; |
9a799d71 AK |
283 | u64 lsc_int; |
284 | u64 hw_tso_ctxt; | |
285 | u64 hw_tso6_ctxt; | |
286 | u32 tx_timeout_count; | |
287 | bool detect_tx_hung; | |
288 | ||
289 | /* RX */ | |
290 | struct ixgbe_ring *rx_ring; /* One per active queue */ | |
30efa5a3 | 291 | int num_rx_queues; |
9a799d71 | 292 | u64 hw_csum_rx_error; |
e8e26350 | 293 | u64 hw_rx_no_dma_resources; |
9a799d71 AK |
294 | u64 hw_csum_rx_good; |
295 | u64 non_eop_descs; | |
021230d4 | 296 | int num_msix_vectors; |
eb7f139c | 297 | int max_msix_q_vectors; /* true count of q_vectors for device */ |
c7e4358a | 298 | struct ixgbe_ring_feature ring_feature[RING_F_ARRAY_SIZE]; |
9a799d71 AK |
299 | struct msix_entry *msix_entries; |
300 | ||
301 | u64 rx_hdr_split; | |
302 | u32 alloc_rx_page_failed; | |
303 | u32 alloc_rx_buff_failed; | |
304 | ||
021230d4 AV |
305 | /* Some features need tri-state capability, |
306 | * thus the additional *_CAPABLE flags. | |
307 | */ | |
9a799d71 | 308 | u32 flags; |
96b0e0f6 JB |
309 | #define IXGBE_FLAG_RX_CSUM_ENABLED (u32)(1) |
310 | #define IXGBE_FLAG_MSI_CAPABLE (u32)(1 << 1) | |
311 | #define IXGBE_FLAG_MSI_ENABLED (u32)(1 << 2) | |
312 | #define IXGBE_FLAG_MSIX_CAPABLE (u32)(1 << 3) | |
313 | #define IXGBE_FLAG_MSIX_ENABLED (u32)(1 << 4) | |
314 | #define IXGBE_FLAG_RX_1BUF_CAPABLE (u32)(1 << 6) | |
315 | #define IXGBE_FLAG_RX_PS_CAPABLE (u32)(1 << 7) | |
316 | #define IXGBE_FLAG_RX_PS_ENABLED (u32)(1 << 8) | |
317 | #define IXGBE_FLAG_IN_NETPOLL (u32)(1 << 9) | |
318 | #define IXGBE_FLAG_DCA_ENABLED (u32)(1 << 10) | |
319 | #define IXGBE_FLAG_DCA_CAPABLE (u32)(1 << 11) | |
320 | #define IXGBE_FLAG_IMIR_ENABLED (u32)(1 << 12) | |
321 | #define IXGBE_FLAG_MQ_CAPABLE (u32)(1 << 13) | |
e8e26350 | 322 | #define IXGBE_FLAG_DCB_ENABLED (u32)(1 << 14) |
96b0e0f6 JB |
323 | #define IXGBE_FLAG_RSS_ENABLED (u32)(1 << 16) |
324 | #define IXGBE_FLAG_RSS_CAPABLE (u32)(1 << 17) | |
325 | #define IXGBE_FLAG_VMDQ_CAPABLE (u32)(1 << 18) | |
326 | #define IXGBE_FLAG_VMDQ_ENABLED (u32)(1 << 19) | |
0befdb3e | 327 | #define IXGBE_FLAG_FAN_FAIL_CAPABLE (u32)(1 << 20) |
96b0e0f6 JB |
328 | #define IXGBE_FLAG_NEED_LINK_UPDATE (u32)(1 << 22) |
329 | #define IXGBE_FLAG_IN_WATCHDOG_TASK (u32)(1 << 23) | |
e8e26350 PW |
330 | #define IXGBE_FLAG_IN_SFP_LINK_TASK (u32)(1 << 24) |
331 | #define IXGBE_FLAG_IN_SFP_MOD_TASK (u32)(1 << 25) | |
c4cf55e5 PWJ |
332 | #define IXGBE_FLAG_FDIR_HASH_CAPABLE (u32)(1 << 26) |
333 | #define IXGBE_FLAG_FDIR_PERFECT_CAPABLE (u32)(1 << 27) | |
0d551589 | 334 | #define IXGBE_FLAG_FCOE_CAPABLE (u32)(1 << 28) |
eacd73f7 | 335 | #define IXGBE_FLAG_FCOE_ENABLED (u32)(1 << 29) |
96b0e0f6 | 336 | |
df647b5c PWJ |
337 | u32 flags2; |
338 | #define IXGBE_FLAG2_RSC_CAPABLE (u32)(1) | |
339 | #define IXGBE_FLAG2_RSC_ENABLED (u32)(1 << 1) | |
96b0e0f6 JB |
340 | /* default to trying for four seconds */ |
341 | #define IXGBE_TRY_LINK_TIMEOUT (4 * HZ) | |
9a799d71 AK |
342 | |
343 | /* OS defined structs */ | |
344 | struct net_device *netdev; | |
345 | struct pci_dev *pdev; | |
346 | struct net_device_stats net_stats; | |
347 | ||
da4dd0f7 PWJ |
348 | u32 test_icr; |
349 | struct ixgbe_ring test_tx_ring; | |
350 | struct ixgbe_ring test_rx_ring; | |
351 | ||
9a799d71 AK |
352 | /* structs defined in ixgbe_hw.h */ |
353 | struct ixgbe_hw hw; | |
354 | u16 msg_enable; | |
355 | struct ixgbe_hw_stats stats; | |
021230d4 AV |
356 | |
357 | /* Interrupt Throttle Rate */ | |
30efa5a3 | 358 | u32 eitr_param; |
9a799d71 AK |
359 | |
360 | unsigned long state; | |
361 | u64 tx_busy; | |
30efa5a3 JB |
362 | unsigned int tx_ring_count; |
363 | unsigned int rx_ring_count; | |
cf8280ee JB |
364 | |
365 | u32 link_speed; | |
366 | bool link_up; | |
367 | unsigned long link_check_timeout; | |
368 | ||
369 | struct work_struct watchdog_task; | |
c4900be0 DS |
370 | struct work_struct sfp_task; |
371 | struct timer_list sfp_timer; | |
e8e26350 PW |
372 | struct work_struct multispeed_fiber_task; |
373 | struct work_struct sfp_config_module_task; | |
c4cf55e5 PWJ |
374 | u32 fdir_pballoc; |
375 | u32 atr_sample_rate; | |
376 | spinlock_t fdir_perfect_lock; | |
377 | struct work_struct fdir_reinit_task; | |
d0ed8937 YZ |
378 | #ifdef IXGBE_FCOE |
379 | struct ixgbe_fcoe fcoe; | |
380 | #endif /* IXGBE_FCOE */ | |
f8212f97 | 381 | u64 rsc_count; |
e8e26350 | 382 | u32 wol; |
34b0368c | 383 | u16 eeprom_version; |
9a799d71 AK |
384 | }; |
385 | ||
386 | enum ixbge_state_t { | |
387 | __IXGBE_TESTING, | |
388 | __IXGBE_RESETTING, | |
c4900be0 | 389 | __IXGBE_DOWN, |
c4cf55e5 | 390 | __IXGBE_FDIR_INIT_DONE, |
c4900be0 | 391 | __IXGBE_SFP_MODULE_NOT_FOUND |
9a799d71 AK |
392 | }; |
393 | ||
394 | enum ixgbe_boards { | |
3957d63d | 395 | board_82598, |
e8e26350 | 396 | board_82599, |
9a799d71 AK |
397 | }; |
398 | ||
3957d63d | 399 | extern struct ixgbe_info ixgbe_82598_info; |
e8e26350 | 400 | extern struct ixgbe_info ixgbe_82599_info; |
7a6b6f51 | 401 | #ifdef CONFIG_IXGBE_DCB |
2f90b865 AD |
402 | extern struct dcbnl_rtnl_ops dcbnl_ops; |
403 | extern int ixgbe_copy_dcb_cfg(struct ixgbe_dcb_config *src_dcb_cfg, | |
404 | struct ixgbe_dcb_config *dst_dcb_cfg, | |
405 | int tc_max); | |
406 | #endif | |
9a799d71 AK |
407 | |
408 | extern char ixgbe_driver_name[]; | |
9c8eb720 | 409 | extern const char ixgbe_driver_version[]; |
9a799d71 AK |
410 | |
411 | extern int ixgbe_up(struct ixgbe_adapter *adapter); | |
412 | extern void ixgbe_down(struct ixgbe_adapter *adapter); | |
d4f80882 | 413 | extern void ixgbe_reinit_locked(struct ixgbe_adapter *adapter); |
9a799d71 | 414 | extern void ixgbe_reset(struct ixgbe_adapter *adapter); |
9a799d71 | 415 | extern void ixgbe_set_ethtool_ops(struct net_device *netdev); |
b4617240 PW |
416 | extern int ixgbe_setup_rx_resources(struct ixgbe_adapter *, struct ixgbe_ring *); |
417 | extern int ixgbe_setup_tx_resources(struct ixgbe_adapter *, struct ixgbe_ring *); | |
418 | extern void ixgbe_free_rx_resources(struct ixgbe_adapter *, struct ixgbe_ring *); | |
419 | extern void ixgbe_free_tx_resources(struct ixgbe_adapter *, struct ixgbe_ring *); | |
420 | extern void ixgbe_update_stats(struct ixgbe_adapter *adapter); | |
2f90b865 | 421 | extern int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter); |
7a921c93 | 422 | extern void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter); |
fe49f04a AD |
423 | extern void ixgbe_write_eitr(struct ixgbe_q_vector *); |
424 | extern int ethtool_ioctl(struct ifreq *ifr); | |
ffff4772 PWJ |
425 | extern s32 ixgbe_reinit_fdir_tables_82599(struct ixgbe_hw *hw); |
426 | extern s32 ixgbe_init_fdir_signature_82599(struct ixgbe_hw *hw, u32 pballoc); | |
427 | extern s32 ixgbe_init_fdir_perfect_82599(struct ixgbe_hw *hw, u32 pballoc); | |
428 | extern s32 ixgbe_fdir_add_signature_filter_82599(struct ixgbe_hw *hw, | |
429 | struct ixgbe_atr_input *input, | |
430 | u8 queue); | |
431 | extern s32 ixgbe_fdir_add_perfect_filter_82599(struct ixgbe_hw *hw, | |
432 | struct ixgbe_atr_input *input, | |
433 | u16 soft_id, | |
434 | u8 queue); | |
435 | extern u16 ixgbe_atr_compute_hash_82599(struct ixgbe_atr_input *input, u32 key); | |
436 | extern s32 ixgbe_atr_set_vlan_id_82599(struct ixgbe_atr_input *input, | |
437 | u16 vlan_id); | |
438 | extern s32 ixgbe_atr_set_src_ipv4_82599(struct ixgbe_atr_input *input, | |
439 | u32 src_addr); | |
440 | extern s32 ixgbe_atr_set_dst_ipv4_82599(struct ixgbe_atr_input *input, | |
441 | u32 dst_addr); | |
442 | extern s32 ixgbe_atr_set_src_ipv6_82599(struct ixgbe_atr_input *input, | |
443 | u32 src_addr_1, u32 src_addr_2, | |
444 | u32 src_addr_3, u32 src_addr_4); | |
445 | extern s32 ixgbe_atr_set_dst_ipv6_82599(struct ixgbe_atr_input *input, | |
446 | u32 dst_addr_1, u32 dst_addr_2, | |
447 | u32 dst_addr_3, u32 dst_addr_4); | |
448 | extern s32 ixgbe_atr_set_src_port_82599(struct ixgbe_atr_input *input, | |
449 | u16 src_port); | |
450 | extern s32 ixgbe_atr_set_dst_port_82599(struct ixgbe_atr_input *input, | |
451 | u16 dst_port); | |
452 | extern s32 ixgbe_atr_set_flex_byte_82599(struct ixgbe_atr_input *input, | |
453 | u16 flex_byte); | |
454 | extern s32 ixgbe_atr_set_vm_pool_82599(struct ixgbe_atr_input *input, | |
455 | u8 vm_pool); | |
456 | extern s32 ixgbe_atr_set_l4type_82599(struct ixgbe_atr_input *input, | |
457 | u8 l4type); | |
458 | extern s32 ixgbe_atr_get_vlan_id_82599(struct ixgbe_atr_input *input, | |
459 | u16 *vlan_id); | |
460 | extern s32 ixgbe_atr_get_src_ipv4_82599(struct ixgbe_atr_input *input, | |
461 | u32 *src_addr); | |
462 | extern s32 ixgbe_atr_get_dst_ipv4_82599(struct ixgbe_atr_input *input, | |
463 | u32 *dst_addr); | |
464 | extern s32 ixgbe_atr_get_src_ipv6_82599(struct ixgbe_atr_input *input, | |
465 | u32 *src_addr_1, u32 *src_addr_2, | |
466 | u32 *src_addr_3, u32 *src_addr_4); | |
467 | extern s32 ixgbe_atr_get_dst_ipv6_82599(struct ixgbe_atr_input *input, | |
468 | u32 *dst_addr_1, u32 *dst_addr_2, | |
469 | u32 *dst_addr_3, u32 *dst_addr_4); | |
470 | extern s32 ixgbe_atr_get_src_port_82599(struct ixgbe_atr_input *input, | |
471 | u16 *src_port); | |
472 | extern s32 ixgbe_atr_get_dst_port_82599(struct ixgbe_atr_input *input, | |
473 | u16 *dst_port); | |
474 | extern s32 ixgbe_atr_get_flex_byte_82599(struct ixgbe_atr_input *input, | |
475 | u16 *flex_byte); | |
476 | extern s32 ixgbe_atr_get_vm_pool_82599(struct ixgbe_atr_input *input, | |
477 | u8 *vm_pool); | |
478 | extern s32 ixgbe_atr_get_l4type_82599(struct ixgbe_atr_input *input, | |
479 | u8 *l4type); | |
eacd73f7 YZ |
480 | #ifdef IXGBE_FCOE |
481 | extern void ixgbe_configure_fcoe(struct ixgbe_adapter *adapter); | |
482 | extern int ixgbe_fso(struct ixgbe_adapter *adapter, | |
483 | struct ixgbe_ring *tx_ring, struct sk_buff *skb, | |
484 | u32 tx_flags, u8 *hdr_len); | |
332d4a7d YZ |
485 | extern void ixgbe_cleanup_fcoe(struct ixgbe_adapter *adapter); |
486 | extern int ixgbe_fcoe_ddp(struct ixgbe_adapter *adapter, | |
487 | union ixgbe_adv_rx_desc *rx_desc, | |
488 | struct sk_buff *skb); | |
489 | extern int ixgbe_fcoe_ddp_get(struct net_device *netdev, u16 xid, | |
490 | struct scatterlist *sgl, unsigned int sgc); | |
491 | extern int ixgbe_fcoe_ddp_put(struct net_device *netdev, u16 xid); | |
eacd73f7 | 492 | #endif /* IXGBE_FCOE */ |
9a799d71 AK |
493 | |
494 | #endif /* _IXGBE_H_ */ |