projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: Allow link flow control in DCB mode for 82599 adapters
[deliverable/linux.git] / drivers / net / ixgbe / ixgbe_ethtool.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
3efac5a0 4 Copyright(c) 1999 - 2009 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28/* ethtool support for ixgbe */
29
30#include <linux/types.h>
31#include <linux/module.h>
32#include <linux/pci.h>
33#include <linux/netdevice.h>
34#include <linux/ethtool.h>
35#include <linux/vmalloc.h>
36#include <linux/uaccess.h>
37
38#include "ixgbe.h"
39
40
41#define IXGBE_ALL_RAR_ENTRIES 16
42
43struct ixgbe_stats {
44 char stat_string[ETH_GSTRING_LEN];
45 int sizeof_stat;
46 int stat_offset;
47};
48
49#define IXGBE_STAT(m) sizeof(((struct ixgbe_adapter *)0)->m), \
b4617240 50 offsetof(struct ixgbe_adapter, m)
9a799d71
AK		 51static struct ixgbe_stats ixgbe_gstrings_stats[] = {
52 {"rx_packets", IXGBE_STAT(net_stats.rx_packets)},
53 {"tx_packets", IXGBE_STAT(net_stats.tx_packets)},
54 {"rx_bytes", IXGBE_STAT(net_stats.rx_bytes)},
55 {"tx_bytes", IXGBE_STAT(net_stats.tx_bytes)},
56 {"lsc_int", IXGBE_STAT(lsc_int)},
57 {"tx_busy", IXGBE_STAT(tx_busy)},
58 {"non_eop_descs", IXGBE_STAT(non_eop_descs)},
59 {"rx_errors", IXGBE_STAT(net_stats.rx_errors)},
60 {"tx_errors", IXGBE_STAT(net_stats.tx_errors)},
61 {"rx_dropped", IXGBE_STAT(net_stats.rx_dropped)},
62 {"tx_dropped", IXGBE_STAT(net_stats.tx_dropped)},
63 {"multicast", IXGBE_STAT(net_stats.multicast)},
64 {"broadcast", IXGBE_STAT(stats.bprc)},
65 {"rx_no_buffer_count", IXGBE_STAT(stats.rnbc[0]) },
66 {"collisions", IXGBE_STAT(net_stats.collisions)},
67 {"rx_over_errors", IXGBE_STAT(net_stats.rx_over_errors)},
68 {"rx_crc_errors", IXGBE_STAT(net_stats.rx_crc_errors)},
69 {"rx_frame_errors", IXGBE_STAT(net_stats.rx_frame_errors)},
f8212f97 70 {"hw_rsc_count", IXGBE_STAT(rsc_count)},
9a799d71
AK		 71 {"rx_fifo_errors", IXGBE_STAT(net_stats.rx_fifo_errors)},
72 {"rx_missed_errors", IXGBE_STAT(net_stats.rx_missed_errors)},
73 {"tx_aborted_errors", IXGBE_STAT(net_stats.tx_aborted_errors)},
74 {"tx_carrier_errors", IXGBE_STAT(net_stats.tx_carrier_errors)},
75 {"tx_fifo_errors", IXGBE_STAT(net_stats.tx_fifo_errors)},
76 {"tx_heartbeat_errors", IXGBE_STAT(net_stats.tx_heartbeat_errors)},
77 {"tx_timeout_count", IXGBE_STAT(tx_timeout_count)},
78 {"tx_restart_queue", IXGBE_STAT(restart_queue)},
79 {"rx_long_length_errors", IXGBE_STAT(stats.roc)},
80 {"rx_short_length_errors", IXGBE_STAT(stats.ruc)},
81 {"tx_tcp4_seg_ctxt", IXGBE_STAT(hw_tso_ctxt)},
82 {"tx_tcp6_seg_ctxt", IXGBE_STAT(hw_tso6_ctxt)},
83 {"tx_flow_control_xon", IXGBE_STAT(stats.lxontxc)},
84 {"rx_flow_control_xon", IXGBE_STAT(stats.lxonrxc)},
85 {"tx_flow_control_xoff", IXGBE_STAT(stats.lxofftxc)},
86 {"rx_flow_control_xoff", IXGBE_STAT(stats.lxoffrxc)},
87 {"rx_csum_offload_good", IXGBE_STAT(hw_csum_rx_good)},
88 {"rx_csum_offload_errors", IXGBE_STAT(hw_csum_rx_error)},
89 {"tx_csum_offload_ctxt", IXGBE_STAT(hw_csum_tx_good)},
90 {"rx_header_split", IXGBE_STAT(rx_hdr_split)},
91 {"alloc_rx_page_failed", IXGBE_STAT(alloc_rx_page_failed)},
92 {"alloc_rx_buff_failed", IXGBE_STAT(alloc_rx_buff_failed)},
e8e26350 93 {"rx_no_dma_resources", IXGBE_STAT(hw_rx_no_dma_resources)},
6d45522c
YZ		 94#ifdef IXGBE_FCOE
95 {"fcoe_bad_fccrc", IXGBE_STAT(stats.fccrc)},
96 {"rx_fcoe_dropped", IXGBE_STAT(stats.fcoerpdc)},
97 {"rx_fcoe_packets", IXGBE_STAT(stats.fcoeprc)},
98 {"rx_fcoe_dwords", IXGBE_STAT(stats.fcoedwrc)},
99 {"tx_fcoe_packets", IXGBE_STAT(stats.fcoeptc)},
100 {"tx_fcoe_dwords", IXGBE_STAT(stats.fcoedwtc)},
101#endif /* IXGBE_FCOE */
9a799d71
AK		 102};
103
104#define IXGBE_QUEUE_STATS_LEN \
454d7c9b
WC		 105 ((((struct ixgbe_adapter *)netdev_priv(netdev))->num_tx_queues + \
106 ((struct ixgbe_adapter *)netdev_priv(netdev))->num_rx_queues) * \
107 (sizeof(struct ixgbe_queue_stats) / sizeof(u64)))
b4617240 108#define IXGBE_GLOBAL_STATS_LEN ARRAY_SIZE(ixgbe_gstrings_stats)
2f90b865 109#define IXGBE_PB_STATS_LEN ( \
9d2f4720 110 (((struct ixgbe_adapter *)netdev_priv(netdev))->flags & \
2f90b865
AD		 111 IXGBE_FLAG_DCB_ENABLED) ? \
112 (sizeof(((struct ixgbe_adapter *)0)->stats.pxonrxc) + \
113 sizeof(((struct ixgbe_adapter *)0)->stats.pxontxc) + \
114 sizeof(((struct ixgbe_adapter *)0)->stats.pxoffrxc) + \
115 sizeof(((struct ixgbe_adapter *)0)->stats.pxofftxc)) \
116 / sizeof(u64) : 0)
117#define IXGBE_STATS_LEN (IXGBE_GLOBAL_STATS_LEN + \
118 IXGBE_PB_STATS_LEN + \
119 IXGBE_QUEUE_STATS_LEN)
9a799d71
AK		 120
121static int ixgbe_get_settings(struct net_device *netdev,
b4617240 122 struct ethtool_cmd *ecmd)
9a799d71
AK		 123{
124 struct ixgbe_adapter *adapter = netdev_priv(netdev);
735441fb
AV		 125 struct ixgbe_hw *hw = &adapter->hw;
126 u32 link_speed = 0;
127 bool link_up;
9a799d71 128
735441fb
AV		 129 ecmd->supported = SUPPORTED_10000baseT_Full;
130 ecmd->autoneg = AUTONEG_ENABLE;
9a799d71 131 ecmd->transceiver = XCVR_EXTERNAL;
735441fb
AV		 132 if (hw->phy.media_type == ixgbe_media_type_copper) {
133 ecmd->supported |= (SUPPORTED_1000baseT_Full |
b4617240 134 SUPPORTED_TP | SUPPORTED_Autoneg);
735441fb
AV		 135
136 ecmd->advertising = (ADVERTISED_TP | ADVERTISED_Autoneg);
137 if (hw->phy.autoneg_advertised & IXGBE_LINK_SPEED_10GB_FULL)
138 ecmd->advertising |= ADVERTISED_10000baseT_Full;
139 if (hw->phy.autoneg_advertised & IXGBE_LINK_SPEED_1GB_FULL)
140 ecmd->advertising |= ADVERTISED_1000baseT_Full;
7c5b8323
DS		 141 /*
142 * It's possible that phy.autoneg_advertised may not be
143 * set yet. If so display what the default would be -
144 * both 1G and 10G supported.
145 */
146 if (!(ecmd->advertising & (ADVERTISED_1000baseT_Full |
147 ADVERTISED_10000baseT_Full)))
148 ecmd->advertising |= (ADVERTISED_10000baseT_Full |
149 ADVERTISED_1000baseT_Full);
735441fb
AV		 150
151 ecmd->port = PORT_TP;
1e336d0f
DS		 152 } else if (hw->phy.media_type == ixgbe_media_type_backplane) {
153 /* Set as FIBRE until SERDES defined in kernel */
154 switch (hw->device_id) {
155 case IXGBE_DEV_ID_82598:
156 ecmd->supported |= (SUPPORTED_1000baseT_Full |
157 SUPPORTED_FIBRE);
158 ecmd->advertising = (ADVERTISED_10000baseT_Full |
159 ADVERTISED_1000baseT_Full |
160 ADVERTISED_FIBRE);
161 ecmd->port = PORT_FIBRE;
162 break;
2f21bdd3
DS		 163 case IXGBE_DEV_ID_82598_BX:
164 ecmd->supported = (SUPPORTED_1000baseT_Full |
165 SUPPORTED_FIBRE);
166 ecmd->advertising = (ADVERTISED_1000baseT_Full |
167 ADVERTISED_FIBRE);
168 ecmd->port = PORT_FIBRE;
169 ecmd->autoneg = AUTONEG_DISABLE;
170 break;
1e336d0f 171 }
735441fb
AV		 172 } else {
173 ecmd->supported |= SUPPORTED_FIBRE;
174 ecmd->advertising = (ADVERTISED_10000baseT_Full |
b4617240 175 ADVERTISED_FIBRE);
735441fb 176 ecmd->port = PORT_FIBRE;
c44ade9e 177 ecmd->autoneg = AUTONEG_DISABLE;
735441fb 178 }
9a799d71 179
c44ade9e 180 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
735441fb
AV		 181 if (link_up) {
182 ecmd->speed = (link_speed == IXGBE_LINK_SPEED_10GB_FULL) ?
b4617240 183 SPEED_10000 : SPEED_1000;
9a799d71
AK		 184 ecmd->duplex = DUPLEX_FULL;
185 } else {
186 ecmd->speed = -1;
187 ecmd->duplex = -1;
188 }
189
9a799d71
AK		 190 return 0;
191}
192
193static int ixgbe_set_settings(struct net_device *netdev,
b4617240 194 struct ethtool_cmd *ecmd)
9a799d71
AK		 195{
196 struct ixgbe_adapter *adapter = netdev_priv(netdev);
735441fb 197 struct ixgbe_hw *hw = &adapter->hw;
0befdb3e
JB		 198 u32 advertised, old;
199 s32 err;
9a799d71 200
735441fb
AV		 201 switch (hw->phy.media_type) {
202 case ixgbe_media_type_fiber:
203 if ((ecmd->autoneg == AUTONEG_ENABLE) ||
204 (ecmd->speed + ecmd->duplex != SPEED_10000 + DUPLEX_FULL))
205 return -EINVAL;
206 /* in this case we currently only support 10Gb/FULL */
207 break;
0befdb3e
JB		 208 case ixgbe_media_type_copper:
209 /* 10000/copper and 1000/copper must autoneg
210 * this function does not support any duplex forcing, but can
211 * limit the advertising of the adapter to only 10000 or 1000 */
212 if (ecmd->autoneg == AUTONEG_DISABLE)
213 return -EINVAL;
214
215 old = hw->phy.autoneg_advertised;
216 advertised = 0;
217 if (ecmd->advertising & ADVERTISED_10000baseT_Full)
218 advertised |= IXGBE_LINK_SPEED_10GB_FULL;
219
220 if (ecmd->advertising & ADVERTISED_1000baseT_Full)
221 advertised |= IXGBE_LINK_SPEED_1GB_FULL;
222
223 if (old == advertised)
224 break;
225 /* this sets the link speed and restarts auto-neg */
226 err = hw->mac.ops.setup_link_speed(hw, advertised, true, true);
227 if (err) {
228 DPRINTK(PROBE, INFO,
229 "setup link failed with code %d\n", err);
230 hw->mac.ops.setup_link_speed(hw, old, true, true);
231 }
232 break;
735441fb
AV		 233 default:
234 break;
9a799d71
AK		 235 }
236
237 return 0;
238}
239
240static void ixgbe_get_pauseparam(struct net_device *netdev,
b4617240 241 struct ethtool_pauseparam *pause)
9a799d71
AK		 242{
243 struct ixgbe_adapter *adapter = netdev_priv(netdev);
244 struct ixgbe_hw *hw = &adapter->hw;
245
71fd570b
DS		 246 /*
247 * Flow Control Autoneg isn't on if
248 * - we didn't ask for it OR
249 * - it failed, we know this by tx & rx being off
250 */
251 if (hw->fc.disable_fc_autoneg ||
252 (hw->fc.current_mode == ixgbe_fc_none))
253 pause->autoneg = 0;
254 else
255 pause->autoneg = 1;
9a799d71 256
0ecc061d 257 if (hw->fc.current_mode == ixgbe_fc_rx_pause) {
9a799d71 258 pause->rx_pause = 1;
0ecc061d 259 } else if (hw->fc.current_mode == ixgbe_fc_tx_pause) {
9a799d71 260 pause->tx_pause = 1;
0ecc061d 261 } else if (hw->fc.current_mode == ixgbe_fc_full) {
9a799d71
AK		 262 pause->rx_pause = 1;
263 pause->tx_pause = 1;
264 }
265}
266
267static int ixgbe_set_pauseparam(struct net_device *netdev,
b4617240 268 struct ethtool_pauseparam *pause)
9a799d71
AK		 269{
270 struct ixgbe_adapter *adapter = netdev_priv(netdev);
271 struct ixgbe_hw *hw = &adapter->hw;
272
264857b8
PWJ		 273#ifdef CONFIG_DCB
274 if (adapter->dcb_cfg.pfc_mode_enable ||
275 ((hw->mac.type == ixgbe_mac_82598EB) &&
276 (adapter->flags & IXGBE_FLAG_DCB_ENABLED)))
277 return -EINVAL;
278
279#endif
71fd570b
DS		 280 if (pause->autoneg != AUTONEG_ENABLE)
281 hw->fc.disable_fc_autoneg = true;
282 else
283 hw->fc.disable_fc_autoneg = false;
284
285 if (pause->rx_pause && pause->tx_pause)
0ecc061d 286 hw->fc.requested_mode = ixgbe_fc_full;
9a799d71 287 else if (pause->rx_pause && !pause->tx_pause)
0ecc061d 288 hw->fc.requested_mode = ixgbe_fc_rx_pause;
9a799d71 289 else if (!pause->rx_pause && pause->tx_pause)
0ecc061d 290 hw->fc.requested_mode = ixgbe_fc_tx_pause;
9a799d71 291 else if (!pause->rx_pause && !pause->tx_pause)
0ecc061d 292 hw->fc.requested_mode = ixgbe_fc_none;
9c83b070
AV		 293 else
294 return -EINVAL;
9a799d71 295
264857b8
PWJ		 296#ifdef CONFIG_DCB
297 adapter->last_lfc_mode = hw->fc.requested_mode;
298#endif
0ecc061d 299 hw->mac.ops.setup_fc(hw, 0);
9a799d71
AK		 300
301 return 0;
302}
303
304static u32 ixgbe_get_rx_csum(struct net_device *netdev)
305{
306 struct ixgbe_adapter *adapter = netdev_priv(netdev);
307 return (adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED);
308}
309
310static int ixgbe_set_rx_csum(struct net_device *netdev, u32 data)
311{
312 struct ixgbe_adapter *adapter = netdev_priv(netdev);
313 if (data)
314 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
315 else
316 adapter->flags &= ~IXGBE_FLAG_RX_CSUM_ENABLED;
317
d4f80882
AV		 318 if (netif_running(netdev))
319 ixgbe_reinit_locked(adapter);
320 else
9a799d71 321 ixgbe_reset(adapter);
9a799d71
AK		 322
323 return 0;
324}
325
326static u32 ixgbe_get_tx_csum(struct net_device *netdev)
327{
22f32b7a 328 return (netdev->features & NETIF_F_IP_CSUM) != 0;
9a799d71
AK		 329}
330
331static int ixgbe_set_tx_csum(struct net_device *netdev, u32 data)
332{
45a5ead0
JB		 333 struct ixgbe_adapter *adapter = netdev_priv(netdev);
334
335 if (data) {
22f32b7a 336 netdev->features |= (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM);
45a5ead0
JB		 337 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
338 netdev->features |= NETIF_F_SCTP_CSUM;
339 } else {
3d3d6d3c 340 netdev->features &= ~(NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM);
45a5ead0
JB		 341 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
342 netdev->features &= ~NETIF_F_SCTP_CSUM;
343 }
9a799d71
AK		 344
345 return 0;
346}
347
348static int ixgbe_set_tso(struct net_device *netdev, u32 data)
349{
9a799d71
AK		 350 if (data) {
351 netdev->features |= NETIF_F_TSO;
352 netdev->features |= NETIF_F_TSO6;
353 } else {
fd2ea0a7 354 netif_tx_stop_all_queues(netdev);
9a799d71
AK		 355 netdev->features &= ~NETIF_F_TSO;
356 netdev->features &= ~NETIF_F_TSO6;
fd2ea0a7 357 netif_tx_start_all_queues(netdev);
9a799d71
AK		 358 }
359 return 0;
360}
361
362static u32 ixgbe_get_msglevel(struct net_device *netdev)
363{
364 struct ixgbe_adapter *adapter = netdev_priv(netdev);
365 return adapter->msg_enable;
366}
367
368static void ixgbe_set_msglevel(struct net_device *netdev, u32 data)
369{
370 struct ixgbe_adapter *adapter = netdev_priv(netdev);
371 adapter->msg_enable = data;
372}
373
374static int ixgbe_get_regs_len(struct net_device *netdev)
375{
376#define IXGBE_REGS_LEN 1128
377 return IXGBE_REGS_LEN * sizeof(u32);
378}
379
380#define IXGBE_GET_STAT(_A_, _R_) _A_->stats._R_
381
382static void ixgbe_get_regs(struct net_device *netdev,
b4617240 383 struct ethtool_regs *regs, void *p)
9a799d71
AK		 384{
385 struct ixgbe_adapter *adapter = netdev_priv(netdev);
386 struct ixgbe_hw *hw = &adapter->hw;
387 u32 *regs_buff = p;
388 u8 i;
389
390 memset(p, 0, IXGBE_REGS_LEN * sizeof(u32));
391
392 regs->version = (1 << 24) | hw->revision_id << 16 | hw->device_id;
393
394 /* General Registers */
395 regs_buff[0] = IXGBE_READ_REG(hw, IXGBE_CTRL);
396 regs_buff[1] = IXGBE_READ_REG(hw, IXGBE_STATUS);
397 regs_buff[2] = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
398 regs_buff[3] = IXGBE_READ_REG(hw, IXGBE_ESDP);
399 regs_buff[4] = IXGBE_READ_REG(hw, IXGBE_EODSDP);
400 regs_buff[5] = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
401 regs_buff[6] = IXGBE_READ_REG(hw, IXGBE_FRTIMER);
402 regs_buff[7] = IXGBE_READ_REG(hw, IXGBE_TCPTIMER);
403
404 /* NVM Register */
405 regs_buff[8] = IXGBE_READ_REG(hw, IXGBE_EEC);
406 regs_buff[9] = IXGBE_READ_REG(hw, IXGBE_EERD);
407 regs_buff[10] = IXGBE_READ_REG(hw, IXGBE_FLA);
408 regs_buff[11] = IXGBE_READ_REG(hw, IXGBE_EEMNGCTL);
409 regs_buff[12] = IXGBE_READ_REG(hw, IXGBE_EEMNGDATA);
410 regs_buff[13] = IXGBE_READ_REG(hw, IXGBE_FLMNGCTL);
411 regs_buff[14] = IXGBE_READ_REG(hw, IXGBE_FLMNGDATA);
412 regs_buff[15] = IXGBE_READ_REG(hw, IXGBE_FLMNGCNT);
413 regs_buff[16] = IXGBE_READ_REG(hw, IXGBE_FLOP);
414 regs_buff[17] = IXGBE_READ_REG(hw, IXGBE_GRC);
415
416 /* Interrupt */
98c00a1c
JB		 417 /* don't read EICR because it can clear interrupt causes, instead
418 * read EICS which is a shadow but doesn't clear EICR */
419 regs_buff[18] = IXGBE_READ_REG(hw, IXGBE_EICS);
9a799d71
AK		 420 regs_buff[19] = IXGBE_READ_REG(hw, IXGBE_EICS);
421 regs_buff[20] = IXGBE_READ_REG(hw, IXGBE_EIMS);
422 regs_buff[21] = IXGBE_READ_REG(hw, IXGBE_EIMC);
423 regs_buff[22] = IXGBE_READ_REG(hw, IXGBE_EIAC);
424 regs_buff[23] = IXGBE_READ_REG(hw, IXGBE_EIAM);
425 regs_buff[24] = IXGBE_READ_REG(hw, IXGBE_EITR(0));
426 regs_buff[25] = IXGBE_READ_REG(hw, IXGBE_IVAR(0));
427 regs_buff[26] = IXGBE_READ_REG(hw, IXGBE_MSIXT);
428 regs_buff[27] = IXGBE_READ_REG(hw, IXGBE_MSIXPBA);
c44ade9e 429 regs_buff[28] = IXGBE_READ_REG(hw, IXGBE_PBACL(0));
9a799d71
AK		 430 regs_buff[29] = IXGBE_READ_REG(hw, IXGBE_GPIE);
431
432 /* Flow Control */
433 regs_buff[30] = IXGBE_READ_REG(hw, IXGBE_PFCTOP);
434 regs_buff[31] = IXGBE_READ_REG(hw, IXGBE_FCTTV(0));
435 regs_buff[32] = IXGBE_READ_REG(hw, IXGBE_FCTTV(1));
436 regs_buff[33] = IXGBE_READ_REG(hw, IXGBE_FCTTV(2));
437 regs_buff[34] = IXGBE_READ_REG(hw, IXGBE_FCTTV(3));
438 for (i = 0; i < 8; i++)
439 regs_buff[35 + i] = IXGBE_READ_REG(hw, IXGBE_FCRTL(i));
440 for (i = 0; i < 8; i++)
441 regs_buff[43 + i] = IXGBE_READ_REG(hw, IXGBE_FCRTH(i));
442 regs_buff[51] = IXGBE_READ_REG(hw, IXGBE_FCRTV);
443 regs_buff[52] = IXGBE_READ_REG(hw, IXGBE_TFCS);
444
445 /* Receive DMA */
446 for (i = 0; i < 64; i++)
447 regs_buff[53 + i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
448 for (i = 0; i < 64; i++)
449 regs_buff[117 + i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
450 for (i = 0; i < 64; i++)
451 regs_buff[181 + i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
452 for (i = 0; i < 64; i++)
453 regs_buff[245 + i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
454 for (i = 0; i < 64; i++)
455 regs_buff[309 + i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
456 for (i = 0; i < 64; i++)
457 regs_buff[373 + i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
458 for (i = 0; i < 16; i++)
459 regs_buff[437 + i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
460 for (i = 0; i < 16; i++)
461 regs_buff[453 + i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
462 regs_buff[469] = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
463 for (i = 0; i < 8; i++)
464 regs_buff[470 + i] = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(i));
465 regs_buff[478] = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
466 regs_buff[479] = IXGBE_READ_REG(hw, IXGBE_DROPEN);
467
468 /* Receive */
469 regs_buff[480] = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
470 regs_buff[481] = IXGBE_READ_REG(hw, IXGBE_RFCTL);
471 for (i = 0; i < 16; i++)
472 regs_buff[482 + i] = IXGBE_READ_REG(hw, IXGBE_RAL(i));
473 for (i = 0; i < 16; i++)
474 regs_buff[498 + i] = IXGBE_READ_REG(hw, IXGBE_RAH(i));
c44ade9e 475 regs_buff[514] = IXGBE_READ_REG(hw, IXGBE_PSRTYPE(0));
9a799d71
AK		 476 regs_buff[515] = IXGBE_READ_REG(hw, IXGBE_FCTRL);
477 regs_buff[516] = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
478 regs_buff[517] = IXGBE_READ_REG(hw, IXGBE_MCSTCTRL);
479 regs_buff[518] = IXGBE_READ_REG(hw, IXGBE_MRQC);
480 regs_buff[519] = IXGBE_READ_REG(hw, IXGBE_VMD_CTL);
481 for (i = 0; i < 8; i++)
482 regs_buff[520 + i] = IXGBE_READ_REG(hw, IXGBE_IMIR(i));
483 for (i = 0; i < 8; i++)
484 regs_buff[528 + i] = IXGBE_READ_REG(hw, IXGBE_IMIREXT(i));
485 regs_buff[536] = IXGBE_READ_REG(hw, IXGBE_IMIRVP);
486
487 /* Transmit */
488 for (i = 0; i < 32; i++)
489 regs_buff[537 + i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
490 for (i = 0; i < 32; i++)
491 regs_buff[569 + i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
492 for (i = 0; i < 32; i++)
493 regs_buff[601 + i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
494 for (i = 0; i < 32; i++)
495 regs_buff[633 + i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
496 for (i = 0; i < 32; i++)
497 regs_buff[665 + i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
498 for (i = 0; i < 32; i++)
499 regs_buff[697 + i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
500 for (i = 0; i < 32; i++)
501 regs_buff[729 + i] = IXGBE_READ_REG(hw, IXGBE_TDWBAL(i));
502 for (i = 0; i < 32; i++)
503 regs_buff[761 + i] = IXGBE_READ_REG(hw, IXGBE_TDWBAH(i));
504 regs_buff[793] = IXGBE_READ_REG(hw, IXGBE_DTXCTL);
505 for (i = 0; i < 16; i++)
506 regs_buff[794 + i] = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(i));
507 regs_buff[810] = IXGBE_READ_REG(hw, IXGBE_TIPG);
508 for (i = 0; i < 8; i++)
509 regs_buff[811 + i] = IXGBE_READ_REG(hw, IXGBE_TXPBSIZE(i));
510 regs_buff[819] = IXGBE_READ_REG(hw, IXGBE_MNGTXMAP);
511
512 /* Wake Up */
513 regs_buff[820] = IXGBE_READ_REG(hw, IXGBE_WUC);
514 regs_buff[821] = IXGBE_READ_REG(hw, IXGBE_WUFC);
515 regs_buff[822] = IXGBE_READ_REG(hw, IXGBE_WUS);
516 regs_buff[823] = IXGBE_READ_REG(hw, IXGBE_IPAV);
517 regs_buff[824] = IXGBE_READ_REG(hw, IXGBE_IP4AT);
518 regs_buff[825] = IXGBE_READ_REG(hw, IXGBE_IP6AT);
519 regs_buff[826] = IXGBE_READ_REG(hw, IXGBE_WUPL);
520 regs_buff[827] = IXGBE_READ_REG(hw, IXGBE_WUPM);
11afc1b1 521 regs_buff[828] = IXGBE_READ_REG(hw, IXGBE_FHFT(0));
9a799d71 522
9a799d71
AK		 523 regs_buff[829] = IXGBE_READ_REG(hw, IXGBE_RMCS);
524 regs_buff[830] = IXGBE_READ_REG(hw, IXGBE_DPMCS);
525 regs_buff[831] = IXGBE_READ_REG(hw, IXGBE_PDPMCS);
526 regs_buff[832] = IXGBE_READ_REG(hw, IXGBE_RUPPBMR);
527 for (i = 0; i < 8; i++)
528 regs_buff[833 + i] = IXGBE_READ_REG(hw, IXGBE_RT2CR(i));
529 for (i = 0; i < 8; i++)
530 regs_buff[841 + i] = IXGBE_READ_REG(hw, IXGBE_RT2SR(i));
531 for (i = 0; i < 8; i++)
532 regs_buff[849 + i] = IXGBE_READ_REG(hw, IXGBE_TDTQ2TCCR(i));
533 for (i = 0; i < 8; i++)
534 regs_buff[857 + i] = IXGBE_READ_REG(hw, IXGBE_TDTQ2TCSR(i));
535 for (i = 0; i < 8; i++)
536 regs_buff[865 + i] = IXGBE_READ_REG(hw, IXGBE_TDPT2TCCR(i));
537 for (i = 0; i < 8; i++)
538 regs_buff[873 + i] = IXGBE_READ_REG(hw, IXGBE_TDPT2TCSR(i));
539
540 /* Statistics */
541 regs_buff[881] = IXGBE_GET_STAT(adapter, crcerrs);
542 regs_buff[882] = IXGBE_GET_STAT(adapter, illerrc);
543 regs_buff[883] = IXGBE_GET_STAT(adapter, errbc);
544 regs_buff[884] = IXGBE_GET_STAT(adapter, mspdc);
545 for (i = 0; i < 8; i++)
546 regs_buff[885 + i] = IXGBE_GET_STAT(adapter, mpc[i]);
547 regs_buff[893] = IXGBE_GET_STAT(adapter, mlfc);
548 regs_buff[894] = IXGBE_GET_STAT(adapter, mrfc);
549 regs_buff[895] = IXGBE_GET_STAT(adapter, rlec);
550 regs_buff[896] = IXGBE_GET_STAT(adapter, lxontxc);
551 regs_buff[897] = IXGBE_GET_STAT(adapter, lxonrxc);
552 regs_buff[898] = IXGBE_GET_STAT(adapter, lxofftxc);
553 regs_buff[899] = IXGBE_GET_STAT(adapter, lxoffrxc);
554 for (i = 0; i < 8; i++)
555 regs_buff[900 + i] = IXGBE_GET_STAT(adapter, pxontxc[i]);
556 for (i = 0; i < 8; i++)
557 regs_buff[908 + i] = IXGBE_GET_STAT(adapter, pxonrxc[i]);
558 for (i = 0; i < 8; i++)
559 regs_buff[916 + i] = IXGBE_GET_STAT(adapter, pxofftxc[i]);
560 for (i = 0; i < 8; i++)
561 regs_buff[924 + i] = IXGBE_GET_STAT(adapter, pxoffrxc[i]);
562 regs_buff[932] = IXGBE_GET_STAT(adapter, prc64);
563 regs_buff[933] = IXGBE_GET_STAT(adapter, prc127);
564 regs_buff[934] = IXGBE_GET_STAT(adapter, prc255);
565 regs_buff[935] = IXGBE_GET_STAT(adapter, prc511);
566 regs_buff[936] = IXGBE_GET_STAT(adapter, prc1023);
567 regs_buff[937] = IXGBE_GET_STAT(adapter, prc1522);
568 regs_buff[938] = IXGBE_GET_STAT(adapter, gprc);
569 regs_buff[939] = IXGBE_GET_STAT(adapter, bprc);
570 regs_buff[940] = IXGBE_GET_STAT(adapter, mprc);
571 regs_buff[941] = IXGBE_GET_STAT(adapter, gptc);
572 regs_buff[942] = IXGBE_GET_STAT(adapter, gorc);
573 regs_buff[944] = IXGBE_GET_STAT(adapter, gotc);
574 for (i = 0; i < 8; i++)
575 regs_buff[946 + i] = IXGBE_GET_STAT(adapter, rnbc[i]);
576 regs_buff[954] = IXGBE_GET_STAT(adapter, ruc);
577 regs_buff[955] = IXGBE_GET_STAT(adapter, rfc);
578 regs_buff[956] = IXGBE_GET_STAT(adapter, roc);
579 regs_buff[957] = IXGBE_GET_STAT(adapter, rjc);
580 regs_buff[958] = IXGBE_GET_STAT(adapter, mngprc);
581 regs_buff[959] = IXGBE_GET_STAT(adapter, mngpdc);
582 regs_buff[960] = IXGBE_GET_STAT(adapter, mngptc);
583 regs_buff[961] = IXGBE_GET_STAT(adapter, tor);
584 regs_buff[963] = IXGBE_GET_STAT(adapter, tpr);
585 regs_buff[964] = IXGBE_GET_STAT(adapter, tpt);
586 regs_buff[965] = IXGBE_GET_STAT(adapter, ptc64);
587 regs_buff[966] = IXGBE_GET_STAT(adapter, ptc127);
588 regs_buff[967] = IXGBE_GET_STAT(adapter, ptc255);
589 regs_buff[968] = IXGBE_GET_STAT(adapter, ptc511);
590 regs_buff[969] = IXGBE_GET_STAT(adapter, ptc1023);
591 regs_buff[970] = IXGBE_GET_STAT(adapter, ptc1522);
592 regs_buff[971] = IXGBE_GET_STAT(adapter, mptc);
593 regs_buff[972] = IXGBE_GET_STAT(adapter, bptc);
594 regs_buff[973] = IXGBE_GET_STAT(adapter, xec);
595 for (i = 0; i < 16; i++)
596 regs_buff[974 + i] = IXGBE_GET_STAT(adapter, qprc[i]);
597 for (i = 0; i < 16; i++)
598 regs_buff[990 + i] = IXGBE_GET_STAT(adapter, qptc[i]);
599 for (i = 0; i < 16; i++)
600 regs_buff[1006 + i] = IXGBE_GET_STAT(adapter, qbrc[i]);
601 for (i = 0; i < 16; i++)
602 regs_buff[1022 + i] = IXGBE_GET_STAT(adapter, qbtc[i]);
603
604 /* MAC */
605 regs_buff[1038] = IXGBE_READ_REG(hw, IXGBE_PCS1GCFIG);
606 regs_buff[1039] = IXGBE_READ_REG(hw, IXGBE_PCS1GLCTL);
607 regs_buff[1040] = IXGBE_READ_REG(hw, IXGBE_PCS1GLSTA);
608 regs_buff[1041] = IXGBE_READ_REG(hw, IXGBE_PCS1GDBG0);
609 regs_buff[1042] = IXGBE_READ_REG(hw, IXGBE_PCS1GDBG1);
610 regs_buff[1043] = IXGBE_READ_REG(hw, IXGBE_PCS1GANA);
611 regs_buff[1044] = IXGBE_READ_REG(hw, IXGBE_PCS1GANLP);
612 regs_buff[1045] = IXGBE_READ_REG(hw, IXGBE_PCS1GANNP);
613 regs_buff[1046] = IXGBE_READ_REG(hw, IXGBE_PCS1GANLPNP);
614 regs_buff[1047] = IXGBE_READ_REG(hw, IXGBE_HLREG0);
615 regs_buff[1048] = IXGBE_READ_REG(hw, IXGBE_HLREG1);
616 regs_buff[1049] = IXGBE_READ_REG(hw, IXGBE_PAP);
617 regs_buff[1050] = IXGBE_READ_REG(hw, IXGBE_MACA);
618 regs_buff[1051] = IXGBE_READ_REG(hw, IXGBE_APAE);
619 regs_buff[1052] = IXGBE_READ_REG(hw, IXGBE_ARD);
620 regs_buff[1053] = IXGBE_READ_REG(hw, IXGBE_AIS);
621 regs_buff[1054] = IXGBE_READ_REG(hw, IXGBE_MSCA);
622 regs_buff[1055] = IXGBE_READ_REG(hw, IXGBE_MSRWD);
623 regs_buff[1056] = IXGBE_READ_REG(hw, IXGBE_MLADD);
624 regs_buff[1057] = IXGBE_READ_REG(hw, IXGBE_MHADD);
625 regs_buff[1058] = IXGBE_READ_REG(hw, IXGBE_TREG);
626 regs_buff[1059] = IXGBE_READ_REG(hw, IXGBE_PCSS1);
627 regs_buff[1060] = IXGBE_READ_REG(hw, IXGBE_PCSS2);
628 regs_buff[1061] = IXGBE_READ_REG(hw, IXGBE_XPCSS);
629 regs_buff[1062] = IXGBE_READ_REG(hw, IXGBE_SERDESC);
630 regs_buff[1063] = IXGBE_READ_REG(hw, IXGBE_MACS);
631 regs_buff[1064] = IXGBE_READ_REG(hw, IXGBE_AUTOC);
632 regs_buff[1065] = IXGBE_READ_REG(hw, IXGBE_LINKS);
633 regs_buff[1066] = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
634 regs_buff[1067] = IXGBE_READ_REG(hw, IXGBE_AUTOC3);
635 regs_buff[1068] = IXGBE_READ_REG(hw, IXGBE_ANLP1);
636 regs_buff[1069] = IXGBE_READ_REG(hw, IXGBE_ANLP2);
637 regs_buff[1070] = IXGBE_READ_REG(hw, IXGBE_ATLASCTL);
638
639 /* Diagnostic */
640 regs_buff[1071] = IXGBE_READ_REG(hw, IXGBE_RDSTATCTL);
641 for (i = 0; i < 8; i++)
98c00a1c 642 regs_buff[1072 + i] = IXGBE_READ_REG(hw, IXGBE_RDSTAT(i));
9a799d71 643 regs_buff[1080] = IXGBE_READ_REG(hw, IXGBE_RDHMPN);
98c00a1c
JB		 644 for (i = 0; i < 4; i++)
645 regs_buff[1081 + i] = IXGBE_READ_REG(hw, IXGBE_RIC_DW(i));
9a799d71
AK		 646 regs_buff[1085] = IXGBE_READ_REG(hw, IXGBE_RDPROBE);
647 regs_buff[1086] = IXGBE_READ_REG(hw, IXGBE_TDSTATCTL);
648 for (i = 0; i < 8; i++)
98c00a1c 649 regs_buff[1087 + i] = IXGBE_READ_REG(hw, IXGBE_TDSTAT(i));
9a799d71 650 regs_buff[1095] = IXGBE_READ_REG(hw, IXGBE_TDHMPN);
98c00a1c
JB		 651 for (i = 0; i < 4; i++)
652 regs_buff[1096 + i] = IXGBE_READ_REG(hw, IXGBE_TIC_DW(i));
9a799d71
AK		 653 regs_buff[1100] = IXGBE_READ_REG(hw, IXGBE_TDPROBE);
654 regs_buff[1101] = IXGBE_READ_REG(hw, IXGBE_TXBUFCTRL);
655 regs_buff[1102] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA0);
656 regs_buff[1103] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA1);
657 regs_buff[1104] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA2);
658 regs_buff[1105] = IXGBE_READ_REG(hw, IXGBE_TXBUFDATA3);
659 regs_buff[1106] = IXGBE_READ_REG(hw, IXGBE_RXBUFCTRL);
660 regs_buff[1107] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA0);
661 regs_buff[1108] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA1);
662 regs_buff[1109] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA2);
663 regs_buff[1110] = IXGBE_READ_REG(hw, IXGBE_RXBUFDATA3);
664 for (i = 0; i < 8; i++)
98c00a1c 665 regs_buff[1111 + i] = IXGBE_READ_REG(hw, IXGBE_PCIE_DIAG(i));
9a799d71
AK		 666 regs_buff[1119] = IXGBE_READ_REG(hw, IXGBE_RFVAL);
667 regs_buff[1120] = IXGBE_READ_REG(hw, IXGBE_MDFTC1);
668 regs_buff[1121] = IXGBE_READ_REG(hw, IXGBE_MDFTC2);
669 regs_buff[1122] = IXGBE_READ_REG(hw, IXGBE_MDFTFIFO1);
670 regs_buff[1123] = IXGBE_READ_REG(hw, IXGBE_MDFTFIFO2);
671 regs_buff[1124] = IXGBE_READ_REG(hw, IXGBE_MDFTS);
672 regs_buff[1125] = IXGBE_READ_REG(hw, IXGBE_PCIEECCCTL);
673 regs_buff[1126] = IXGBE_READ_REG(hw, IXGBE_PBTXECC);
674 regs_buff[1127] = IXGBE_READ_REG(hw, IXGBE_PBRXECC);
675}
676
677static int ixgbe_get_eeprom_len(struct net_device *netdev)
678{
679 struct ixgbe_adapter *adapter = netdev_priv(netdev);
680 return adapter->hw.eeprom.word_size * 2;
681}
682
683static int ixgbe_get_eeprom(struct net_device *netdev,
b4617240 684 struct ethtool_eeprom *eeprom, u8 *bytes)
9a799d71
AK		 685{
686 struct ixgbe_adapter *adapter = netdev_priv(netdev);
687 struct ixgbe_hw *hw = &adapter->hw;
688 u16 *eeprom_buff;
689 int first_word, last_word, eeprom_len;
690 int ret_val = 0;
691 u16 i;
692
693 if (eeprom->len == 0)
694 return -EINVAL;
695
696 eeprom->magic = hw->vendor_id | (hw->device_id << 16);
697
698 first_word = eeprom->offset >> 1;
699 last_word = (eeprom->offset + eeprom->len - 1) >> 1;
700 eeprom_len = last_word - first_word + 1;
701
702 eeprom_buff = kmalloc(sizeof(u16) * eeprom_len, GFP_KERNEL);
703 if (!eeprom_buff)
704 return -ENOMEM;
705
706 for (i = 0; i < eeprom_len; i++) {
c44ade9e 707 if ((ret_val = hw->eeprom.ops.read(hw, first_word + i,
b4617240 708 &eeprom_buff[i])))
9a799d71
AK		 709 break;
710 }
711
712 /* Device's eeprom is always little-endian, word addressable */
713 for (i = 0; i < eeprom_len; i++)
714 le16_to_cpus(&eeprom_buff[i]);
715
716 memcpy(bytes, (u8 *)eeprom_buff + (eeprom->offset & 1), eeprom->len);
717 kfree(eeprom_buff);
718
719 return ret_val;
720}
721
722static void ixgbe_get_drvinfo(struct net_device *netdev,
b4617240 723 struct ethtool_drvinfo *drvinfo)
9a799d71
AK		 724{
725 struct ixgbe_adapter *adapter = netdev_priv(netdev);
34b0368c 726 char firmware_version[32];
9a799d71
AK		 727
728 strncpy(drvinfo->driver, ixgbe_driver_name, 32);
729 strncpy(drvinfo->version, ixgbe_driver_version, 32);
34b0368c
PWJ		 730
731 sprintf(firmware_version, "%d.%d-%d",
732 (adapter->eeprom_version & 0xF000) >> 12,
733 (adapter->eeprom_version & 0x0FF0) >> 4,
734 adapter->eeprom_version & 0x000F);
735
736 strncpy(drvinfo->fw_version, firmware_version, 32);
9a799d71
AK		 737 strncpy(drvinfo->bus_info, pci_name(adapter->pdev), 32);
738 drvinfo->n_stats = IXGBE_STATS_LEN;
739 drvinfo->regdump_len = ixgbe_get_regs_len(netdev);
740}
741
742static void ixgbe_get_ringparam(struct net_device *netdev,
b4617240 743 struct ethtool_ringparam *ring)
9a799d71
AK		 744{
745 struct ixgbe_adapter *adapter = netdev_priv(netdev);
746 struct ixgbe_ring *tx_ring = adapter->tx_ring;
747 struct ixgbe_ring *rx_ring = adapter->rx_ring;
748
749 ring->rx_max_pending = IXGBE_MAX_RXD;
750 ring->tx_max_pending = IXGBE_MAX_TXD;
751 ring->rx_mini_max_pending = 0;
752 ring->rx_jumbo_max_pending = 0;
753 ring->rx_pending = rx_ring->count;
754 ring->tx_pending = tx_ring->count;
755 ring->rx_mini_pending = 0;
756 ring->rx_jumbo_pending = 0;
757}
758
759static int ixgbe_set_ringparam(struct net_device *netdev,
b4617240 760 struct ethtool_ringparam *ring)
9a799d71
AK		 761{
762 struct ixgbe_adapter *adapter = netdev_priv(netdev);
f9ed8854 763 struct ixgbe_ring *temp_tx_ring, *temp_rx_ring;
9a799d71 764 int i, err;
c431f97e 765 u32 new_rx_count, new_tx_count;
f9ed8854 766 bool need_update = false;
9a799d71
AK		 767
768 if ((ring->rx_mini_pending) || (ring->rx_jumbo_pending))
769 return -EINVAL;
770
771 new_rx_count = max(ring->rx_pending, (u32)IXGBE_MIN_RXD);
772 new_rx_count = min(new_rx_count, (u32)IXGBE_MAX_RXD);
773 new_rx_count = ALIGN(new_rx_count, IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE);
774
775 new_tx_count = max(ring->tx_pending, (u32)IXGBE_MIN_TXD);
776 new_tx_count = min(new_tx_count, (u32)IXGBE_MAX_TXD);
777 new_tx_count = ALIGN(new_tx_count, IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE);
778
779 if ((new_tx_count == adapter->tx_ring->count) &&
780 (new_rx_count == adapter->rx_ring->count)) {
781 /* nothing to do */
782 return 0;
783 }
784
d4f80882
AV		 785 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
786 msleep(1);
787
f9ed8854
MC		 788 temp_tx_ring = kcalloc(adapter->num_tx_queues,
789 sizeof(struct ixgbe_ring), GFP_KERNEL);
790 if (!temp_tx_ring) {
791 err = -ENOMEM;
792 goto err_setup;
793 }
794
795 if (new_tx_count != adapter->tx_ring_count) {
796 memcpy(temp_tx_ring, adapter->tx_ring,
797 adapter->num_tx_queues * sizeof(struct ixgbe_ring));
9a799d71 798 for (i = 0; i < adapter->num_tx_queues; i++) {
f9ed8854
MC		 799 temp_tx_ring[i].count = new_tx_count;
800 err = ixgbe_setup_tx_resources(adapter,
801 &temp_tx_ring[i]);
9a799d71 802 if (err) {
c431f97e
JB		 803 while (i) {
804 i--;
b4617240 805 ixgbe_free_tx_resources(adapter,
f9ed8854 806 &temp_tx_ring[i]);
c431f97e 807 }
9a799d71
AK		 808 goto err_setup;
809 }
f9ed8854 810 temp_tx_ring[i].v_idx = adapter->tx_ring[i].v_idx;
9a799d71 811 }
f9ed8854 812 need_update = true;
9a799d71
AK		 813 }
814
f9ed8854
MC		 815 temp_rx_ring = kcalloc(adapter->num_rx_queues,
816 sizeof(struct ixgbe_ring), GFP_KERNEL);
817 if ((!temp_rx_ring) && (need_update)) {
818 for (i = 0; i < adapter->num_tx_queues; i++)
819 ixgbe_free_tx_resources(adapter, &temp_tx_ring[i]);
820 kfree(temp_tx_ring);
821 err = -ENOMEM;
822 goto err_setup;
d3fa4721 823 }
9a799d71 824
f9ed8854
MC		 825 if (new_rx_count != adapter->rx_ring_count) {
826 memcpy(temp_rx_ring, adapter->rx_ring,
827 adapter->num_rx_queues * sizeof(struct ixgbe_ring));
c431f97e 828 for (i = 0; i < adapter->num_rx_queues; i++) {
f9ed8854
MC		 829 temp_rx_ring[i].count = new_rx_count;
830 err = ixgbe_setup_rx_resources(adapter,
831 &temp_rx_ring[i]);
9a799d71 832 if (err) {
c431f97e
JB		 833 while (i) {
834 i--;
b4617240 835 ixgbe_free_rx_resources(adapter,
f9ed8854 836 &temp_rx_ring[i]);
c431f97e 837 }
9a799d71
AK		 838 goto err_setup;
839 }
f9ed8854 840 temp_rx_ring[i].v_idx = adapter->rx_ring[i].v_idx;
9a799d71 841 }
f9ed8854
MC		 842 need_update = true;
843 }
844
845 /* if rings need to be updated, here's the place to do it in one shot */
846 if (need_update) {
d3fa4721 847 if (netif_running(netdev))
f9ed8854
MC		 848 ixgbe_down(adapter);
849
850 /* tx */
851 if (new_tx_count != adapter->tx_ring_count) {
852 kfree(adapter->tx_ring);
853 adapter->tx_ring = temp_tx_ring;
854 temp_tx_ring = NULL;
855 adapter->tx_ring_count = new_tx_count;
856 }
857
858 /* rx */
859 if (new_rx_count != adapter->rx_ring_count) {
860 kfree(adapter->rx_ring);
861 adapter->rx_ring = temp_rx_ring;
862 temp_rx_ring = NULL;
863 adapter->rx_ring_count = new_rx_count;
864 }
9a799d71
AK		 865 }
866
c431f97e 867 /* success! */
9a799d71 868 err = 0;
c431f97e 869 if (netif_running(netdev))
f9ed8854 870 ixgbe_up(adapter);
9a799d71 871
f9ed8854 872err_setup:
d4f80882 873 clear_bit(__IXGBE_RESETTING, &adapter->state);
9a799d71
AK		 874 return err;
875}
876
b9f2c044 877static int ixgbe_get_sset_count(struct net_device *netdev, int sset)
9a799d71 878{
b9f2c044
JG		 879 switch (sset) {
880 case ETH_SS_STATS:
881 return IXGBE_STATS_LEN;
882 default:
883 return -EOPNOTSUPP;
884 }
9a799d71
AK		 885}
886
887static void ixgbe_get_ethtool_stats(struct net_device *netdev,
b4617240 888 struct ethtool_stats *stats, u64 *data)
9a799d71
AK		 889{
890 struct ixgbe_adapter *adapter = netdev_priv(netdev);
891 u64 *queue_stat;
892 int stat_count = sizeof(struct ixgbe_queue_stats) / sizeof(u64);
893 int j, k;
894 int i;
895
896 ixgbe_update_stats(adapter);
897 for (i = 0; i < IXGBE_GLOBAL_STATS_LEN; i++) {
898 char *p = (char *)adapter + ixgbe_gstrings_stats[i].stat_offset;
899 data[i] = (ixgbe_gstrings_stats[i].sizeof_stat ==
b4617240 900 sizeof(u64)) ? *(u64 *)p : *(u32 *)p;
9a799d71
AK		 901 }
902 for (j = 0; j < adapter->num_tx_queues; j++) {
903 queue_stat = (u64 *)&adapter->tx_ring[j].stats;
904 for (k = 0; k < stat_count; k++)
905 data[i + k] = queue_stat[k];
906 i += k;
907 }
908 for (j = 0; j < adapter->num_rx_queues; j++) {
909 queue_stat = (u64 *)&adapter->rx_ring[j].stats;
910 for (k = 0; k < stat_count; k++)
911 data[i + k] = queue_stat[k];
912 i += k;
913 }
2f90b865
AD		 914 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
915 for (j = 0; j < MAX_TX_PACKET_BUFFERS; j++) {
916 data[i++] = adapter->stats.pxontxc[j];
917 data[i++] = adapter->stats.pxofftxc[j];
918 }
919 for (j = 0; j < MAX_RX_PACKET_BUFFERS; j++) {
920 data[i++] = adapter->stats.pxonrxc[j];
921 data[i++] = adapter->stats.pxoffrxc[j];
922 }
923 }
9a799d71
AK		 924}
925
926static void ixgbe_get_strings(struct net_device *netdev, u32 stringset,
b4617240 927 u8 *data)
9a799d71
AK		 928{
929 struct ixgbe_adapter *adapter = netdev_priv(netdev);
c44ade9e 930 char *p = (char *)data;
9a799d71
AK		 931 int i;
932
933 switch (stringset) {
934 case ETH_SS_STATS:
935 for (i = 0; i < IXGBE_GLOBAL_STATS_LEN; i++) {
936 memcpy(p, ixgbe_gstrings_stats[i].stat_string,
937 ETH_GSTRING_LEN);
938 p += ETH_GSTRING_LEN;
939 }
940 for (i = 0; i < adapter->num_tx_queues; i++) {
941 sprintf(p, "tx_queue_%u_packets", i);
942 p += ETH_GSTRING_LEN;
943 sprintf(p, "tx_queue_%u_bytes", i);
944 p += ETH_GSTRING_LEN;
945 }
946 for (i = 0; i < adapter->num_rx_queues; i++) {
947 sprintf(p, "rx_queue_%u_packets", i);
948 p += ETH_GSTRING_LEN;
949 sprintf(p, "rx_queue_%u_bytes", i);
950 p += ETH_GSTRING_LEN;
951 }
2f90b865
AD		 952 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
953 for (i = 0; i < MAX_TX_PACKET_BUFFERS; i++) {
954 sprintf(p, "tx_pb_%u_pxon", i);
bfb8cc31
DS		 955 p += ETH_GSTRING_LEN;
956 sprintf(p, "tx_pb_%u_pxoff", i);
957 p += ETH_GSTRING_LEN;
2f90b865
AD		 958 }
959 for (i = 0; i < MAX_RX_PACKET_BUFFERS; i++) {
bfb8cc31
DS		 960 sprintf(p, "rx_pb_%u_pxon", i);
961 p += ETH_GSTRING_LEN;
962 sprintf(p, "rx_pb_%u_pxoff", i);
963 p += ETH_GSTRING_LEN;
2f90b865
AD		 964 }
965 }
b4617240 966 /* BUG_ON(p - data != IXGBE_STATS_LEN * ETH_GSTRING_LEN); */
9a799d71
AK		 967 break;
968 }
969}
970
971
d6c519e1
AD		 972static int ixgbe_wol_exclusion(struct ixgbe_adapter *adapter,
973 struct ethtool_wolinfo *wol)
974{
975 struct ixgbe_hw *hw = &adapter->hw;
976 int retval = 1;
977
978 switch(hw->device_id) {
979 case IXGBE_DEV_ID_82599_KX4:
980 retval = 0;
981 break;
982 default:
983 wol->supported = 0;
984 retval = 0;
985 }
986
987 return retval;
988}
989
9a799d71 990static void ixgbe_get_wol(struct net_device *netdev,
b4617240 991 struct ethtool_wolinfo *wol)
9a799d71 992{
e63d9762
PW		 993 struct ixgbe_adapter *adapter = netdev_priv(netdev);
994
995 wol->supported = WAKE_UCAST | WAKE_MCAST |
996 WAKE_BCAST | WAKE_MAGIC;
9a799d71
AK		 997 wol->wolopts = 0;
998
d6c519e1
AD		 999 if (ixgbe_wol_exclusion(adapter, wol) ||
1000 !device_can_wakeup(&adapter->pdev->dev))
e63d9762
PW		 1001 return;
1002
1003 if (adapter->wol & IXGBE_WUFC_EX)
1004 wol->wolopts |= WAKE_UCAST;
1005 if (adapter->wol & IXGBE_WUFC_MC)
1006 wol->wolopts |= WAKE_MCAST;
1007 if (adapter->wol & IXGBE_WUFC_BC)
1008 wol->wolopts |= WAKE_BCAST;
1009 if (adapter->wol & IXGBE_WUFC_MAG)
1010 wol->wolopts |= WAKE_MAGIC;
1011
9a799d71
AK		 1012 return;
1013}
1014
e63d9762
PW		 1015static int ixgbe_set_wol(struct net_device *netdev, struct ethtool_wolinfo *wol)
1016{
1017 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1018
1019 if (wol->wolopts & (WAKE_PHY | WAKE_ARP | WAKE_MAGICSECURE))
1020 return -EOPNOTSUPP;
1021
d6c519e1
AD		 1022 if (ixgbe_wol_exclusion(adapter, wol))
1023 return wol->wolopts ? -EOPNOTSUPP : 0;
1024
e63d9762
PW		 1025 adapter->wol = 0;
1026
1027 if (wol->wolopts & WAKE_UCAST)
1028 adapter->wol |= IXGBE_WUFC_EX;
1029 if (wol->wolopts & WAKE_MCAST)
1030 adapter->wol |= IXGBE_WUFC_MC;
1031 if (wol->wolopts & WAKE_BCAST)
1032 adapter->wol |= IXGBE_WUFC_BC;
1033 if (wol->wolopts & WAKE_MAGIC)
1034 adapter->wol |= IXGBE_WUFC_MAG;
1035
1036 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
1037
1038 return 0;
1039}
1040
9a799d71
AK		 1041static int ixgbe_nway_reset(struct net_device *netdev)
1042{
1043 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1044
d4f80882
AV		 1045 if (netif_running(netdev))
1046 ixgbe_reinit_locked(adapter);
9a799d71
AK		 1047
1048 return 0;
1049}
1050
1051static int ixgbe_phys_id(struct net_device *netdev, u32 data)
1052{
1053 struct ixgbe_adapter *adapter = netdev_priv(netdev);
c44ade9e
JB		 1054 struct ixgbe_hw *hw = &adapter->hw;
1055 u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
9a799d71
AK		 1056 u32 i;
1057
1058 if (!data || data > 300)
1059 data = 300;
1060
1061 for (i = 0; i < (data * 1000); i += 400) {
c44ade9e 1062 hw->mac.ops.led_on(hw, IXGBE_LED_ON);
9a799d71 1063 msleep_interruptible(200);
c44ade9e 1064 hw->mac.ops.led_off(hw, IXGBE_LED_ON);
9a799d71
AK		 1065 msleep_interruptible(200);
1066 }
1067
1068 /* Restore LED settings */
1069 IXGBE_WRITE_REG(&adapter->hw, IXGBE_LEDCTL, led_reg);
1070
1071 return 0;
1072}
1073
1074static int ixgbe_get_coalesce(struct net_device *netdev,
b4617240 1075 struct ethtool_coalesce *ec)
9a799d71
AK		 1076{
1077 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1078
9a799d71 1079 ec->tx_max_coalesced_frames_irq = adapter->tx_ring[0].work_limit;
30efa5a3
JB		 1080
1081 /* only valid if in constant ITR mode */
1082 switch (adapter->itr_setting) {
1083 case 0:
1084 /* throttling disabled */
1085 ec->rx_coalesce_usecs = 0;
1086 break;
1087 case 1:
1088 /* dynamic ITR mode */
1089 ec->rx_coalesce_usecs = 1;
1090 break;
1091 default:
1092 /* fixed interrupt rate mode */
1093 ec->rx_coalesce_usecs = 1000000/adapter->eitr_param;
1094 break;
1095 }
9a799d71
AK		 1096 return 0;
1097}
1098
1099static int ixgbe_set_coalesce(struct net_device *netdev,
b4617240 1100 struct ethtool_coalesce *ec)
9a799d71
AK		 1101{
1102 struct ixgbe_adapter *adapter = netdev_priv(netdev);
30efa5a3 1103 int i;
9a799d71
AK		 1104
1105 if (ec->tx_max_coalesced_frames_irq)
30efa5a3
JB		 1106 adapter->tx_ring[0].work_limit = ec->tx_max_coalesced_frames_irq;
1107
1108 if (ec->rx_coalesce_usecs > 1) {
509ee935
JB		 1109 /* check the limits */
1110 if ((1000000/ec->rx_coalesce_usecs > IXGBE_MAX_INT_RATE) ||
1111 (1000000/ec->rx_coalesce_usecs < IXGBE_MIN_INT_RATE))
1112 return -EINVAL;
1113
30efa5a3
JB		 1114 /* store the value in ints/second */
1115 adapter->eitr_param = 1000000/ec->rx_coalesce_usecs;
1116
1117 /* static value of interrupt rate */
1118 adapter->itr_setting = adapter->eitr_param;
509ee935 1119 /* clear the lower bit as its used for dynamic state */
30efa5a3
JB		 1120 adapter->itr_setting &= ~1;
1121 } else if (ec->rx_coalesce_usecs == 1) {
1122 /* 1 means dynamic mode */
1123 adapter->eitr_param = 20000;
1124 adapter->itr_setting = 1;
1125 } else {
509ee935
JB		 1126 /*
1127 * any other value means disable eitr, which is best
1128 * served by setting the interrupt rate very high
1129 */
1130 adapter->eitr_param = IXGBE_MAX_INT_RATE;
30efa5a3
JB		 1131 adapter->itr_setting = 0;
1132 }
9a799d71 1133
30efa5a3 1134 for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) {
7a921c93 1135 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
30efa5a3 1136 if (q_vector->txr_count && !q_vector->rxr_count)
509ee935 1137 /* tx vector gets half the rate */
30efa5a3
JB		 1138 q_vector->eitr = (adapter->eitr_param >> 1);
1139 else
1140 /* rx only or mixed */
1141 q_vector->eitr = adapter->eitr_param;
509ee935
JB		 1142 ixgbe_write_eitr(adapter, i,
1143 EITR_INTS_PER_SEC_TO_REG(q_vector->eitr));
9a799d71
AK		 1144 }
1145
1146 return 0;
1147}
1148
f8212f97
AD		 1149static int ixgbe_set_flags(struct net_device *netdev, u32 data)
1150{
1151 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1152
1153 ethtool_op_set_flags(netdev, data);
1154
1155 if (!(adapter->flags & IXGBE_FLAG_RSC_CAPABLE))
1156 return 0;
1157
1158 /* if state changes we need to update adapter->flags and reset */
1159 if ((!!(data & ETH_FLAG_LRO)) !=
1160 (!!(adapter->flags & IXGBE_FLAG_RSC_ENABLED))) {
1161 adapter->flags ^= IXGBE_FLAG_RSC_ENABLED;
1162 if (netif_running(netdev))
1163 ixgbe_reinit_locked(adapter);
1164 else
1165 ixgbe_reset(adapter);
1166 }
1167 return 0;
1168
1169}
9a799d71 1170
b9804972 1171static const struct ethtool_ops ixgbe_ethtool_ops = {
9a799d71
AK		 1172 .get_settings = ixgbe_get_settings,
1173 .set_settings = ixgbe_set_settings,
1174 .get_drvinfo = ixgbe_get_drvinfo,
1175 .get_regs_len = ixgbe_get_regs_len,
1176 .get_regs = ixgbe_get_regs,
1177 .get_wol = ixgbe_get_wol,
e63d9762 1178 .set_wol = ixgbe_set_wol,
9a799d71
AK		 1179 .nway_reset = ixgbe_nway_reset,
1180 .get_link = ethtool_op_get_link,
1181 .get_eeprom_len = ixgbe_get_eeprom_len,
1182 .get_eeprom = ixgbe_get_eeprom,
1183 .get_ringparam = ixgbe_get_ringparam,
1184 .set_ringparam = ixgbe_set_ringparam,
1185 .get_pauseparam = ixgbe_get_pauseparam,
1186 .set_pauseparam = ixgbe_set_pauseparam,
1187 .get_rx_csum = ixgbe_get_rx_csum,
1188 .set_rx_csum = ixgbe_set_rx_csum,
1189 .get_tx_csum = ixgbe_get_tx_csum,
1190 .set_tx_csum = ixgbe_set_tx_csum,
1191 .get_sg = ethtool_op_get_sg,
1192 .set_sg = ethtool_op_set_sg,
1193 .get_msglevel = ixgbe_get_msglevel,
1194 .set_msglevel = ixgbe_set_msglevel,
1195 .get_tso = ethtool_op_get_tso,
1196 .set_tso = ixgbe_set_tso,
1197 .get_strings = ixgbe_get_strings,
1198 .phys_id = ixgbe_phys_id,
b4617240 1199 .get_sset_count = ixgbe_get_sset_count,
9a799d71
AK		 1200 .get_ethtool_stats = ixgbe_get_ethtool_stats,
1201 .get_coalesce = ixgbe_get_coalesce,
1202 .set_coalesce = ixgbe_set_coalesce,
177db6ff 1203 .get_flags = ethtool_op_get_flags,
f8212f97 1204 .set_flags = ixgbe_set_flags,
9a799d71
AK		 1205};
1206
1207void ixgbe_set_ethtool_ops(struct net_device *netdev)
1208{
1209 SET_ETHTOOL_OPS(netdev, &ixgbe_ethtool_ops);
1210}
Linux kernel - Deliverables
This page took 0.304872 seconds and 5 git commands to generate.