[deliverable/linux.git] / drivers / net / ixgbevf / defines.h

/*******************************************************************************

  Intel 82599 Virtual Function driver
  Copyright(c) 1999 - 2010 Intel Corporation.

  This program is free software; you can redistribute it and/or modify it
  under the terms and conditions of the GNU General Public License,
  version 2, as published by the Free Software Foundation.

  This program is distributed in the hope it will be useful, but WITHOUT
  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  more details.

  You should have received a copy of the GNU General Public License along with
  this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

  The full GNU General Public License is included in this distribution in
  the file called "COPYING".

  Contact Information:
  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

*******************************************************************************/

#ifndef _IXGBEVF_DEFINES_H_
#define _IXGBEVF_DEFINES_H_

/* Device IDs */
#define IXGBE_DEV_ID_82599_VF           0x10ED
#define IXGBE_DEV_ID_X540_VF            0x1515

#define IXGBE_VF_IRQ_CLEAR_MASK         7
#define IXGBE_VF_MAX_TX_QUEUES          1
#define IXGBE_VF_MAX_RX_QUEUES          1
#define IXGBE_ETH_LENGTH_OF_ADDRESS     6

/* Link speed */
typedef u32 ixgbe_link_speed;
#define IXGBE_LINK_SPEED_1GB_FULL       0x0020
#define IXGBE_LINK_SPEED_10GB_FULL      0x0080

#define IXGBE_CTRL_RST              0x04000000 /* Reset (SW) */
#define IXGBE_RXDCTL_ENABLE         0x02000000 /* Enable specific Rx Queue */
#define IXGBE_TXDCTL_ENABLE         0x02000000 /* Enable specific Tx Queue */
#define IXGBE_LINKS_UP              0x40000000
#define IXGBE_LINKS_SPEED_82599     0x30000000
#define IXGBE_LINKS_SPEED_10G_82599 0x30000000
#define IXGBE_LINKS_SPEED_1G_82599  0x20000000

/* Number of Transmit and Receive Descriptors must be a multiple of 8 */
#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE  8
#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE  8
#define IXGBE_REQ_TX_BUFFER_GRANULARITY   1024

/* Interrupt Vector Allocation Registers */
#define IXGBE_IVAR_ALLOC_VAL    0x80 /* Interrupt Allocation valid */

#define IXGBE_VF_INIT_TIMEOUT   200 /* Number of retries to clear RSTI */

/* Receive Config masks */
#define IXGBE_RXCTRL_RXEN       0x00000001  /* Enable Receiver */
#define IXGBE_RXCTRL_DMBYPS     0x00000002  /* Descriptor Monitor Bypass */
#define IXGBE_RXDCTL_ENABLE     0x02000000  /* Enable specific Rx Queue */
#define IXGBE_RXDCTL_VME        0x40000000  /* VLAN mode enable */

/* DCA Control */
#define IXGBE_DCA_TXCTRL_TX_WB_RO_EN (1 << 11) /* Tx Desc writeback RO bit */

/* PSRTYPE bit definitions */
#define IXGBE_PSRTYPE_TCPHDR    0x00000010
#define IXGBE_PSRTYPE_UDPHDR    0x00000020
#define IXGBE_PSRTYPE_IPV4HDR   0x00000100
#define IXGBE_PSRTYPE_IPV6HDR   0x00000200
#define IXGBE_PSRTYPE_L2HDR     0x00001000

/* SRRCTL bit definitions */
#define IXGBE_SRRCTL_BSIZEPKT_SHIFT     10     /* so many KBs */
#define IXGBE_SRRCTL_RDMTS_SHIFT        22
#define IXGBE_SRRCTL_RDMTS_MASK         0x01C00000
#define IXGBE_SRRCTL_DROP_EN            0x10000000
#define IXGBE_SRRCTL_BSIZEPKT_MASK      0x0000007F
#define IXGBE_SRRCTL_BSIZEHDR_MASK      0x00003F00
#define IXGBE_SRRCTL_DESCTYPE_LEGACY    0x00000000
#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000
#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT  0x04000000
#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000
#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000
#define IXGBE_SRRCTL_DESCTYPE_MASK      0x0E000000

/* Receive Descriptor bit definitions */
#define IXGBE_RXD_STAT_DD         0x01    /* Descriptor Done */
#define IXGBE_RXD_STAT_EOP        0x02    /* End of Packet */
#define IXGBE_RXD_STAT_FLM        0x04    /* FDir Match */
#define IXGBE_RXD_STAT_VP         0x08    /* IEEE VLAN Packet */
#define IXGBE_RXDADV_NEXTP_MASK   0x000FFFF0 /* Next Descriptor Index */
#define IXGBE_RXDADV_NEXTP_SHIFT  0x00000004
#define IXGBE_RXD_STAT_UDPCS      0x10    /* UDP xsum calculated */
#define IXGBE_RXD_STAT_L4CS       0x20    /* L4 xsum calculated */
#define IXGBE_RXD_STAT_IPCS       0x40    /* IP xsum calculated */
#define IXGBE_RXD_STAT_PIF        0x80    /* passed in-exact filter */
#define IXGBE_RXD_STAT_CRCV       0x100   /* Speculative CRC Valid */
#define IXGBE_RXD_STAT_VEXT       0x200   /* 1st VLAN found */
#define IXGBE_RXD_STAT_UDPV       0x400   /* Valid UDP checksum */
#define IXGBE_RXD_STAT_DYNINT     0x800   /* Pkt caused INT via DYNINT */
#define IXGBE_RXD_STAT_TS         0x10000 /* Time Stamp */
#define IXGBE_RXD_STAT_SECP       0x20000 /* Security Processing */
#define IXGBE_RXD_STAT_LB         0x40000 /* Loopback Status */
#define IXGBE_RXD_STAT_ACK        0x8000  /* ACK Packet indication */
#define IXGBE_RXD_ERR_CE          0x01    /* CRC Error */
#define IXGBE_RXD_ERR_LE          0x02    /* Length Error */
#define IXGBE_RXD_ERR_PE          0x08    /* Packet Error */
#define IXGBE_RXD_ERR_OSE         0x10    /* Oversize Error */
#define IXGBE_RXD_ERR_USE         0x20    /* Undersize Error */
#define IXGBE_RXD_ERR_TCPE        0x40    /* TCP/UDP Checksum Error */
#define IXGBE_RXD_ERR_IPE         0x80    /* IP Checksum Error */
#define IXGBE_RXDADV_ERR_MASK     0xFFF00000 /* RDESC.ERRORS mask */
#define IXGBE_RXDADV_ERR_SHIFT    20         /* RDESC.ERRORS shift */
#define IXGBE_RXDADV_ERR_HBO      0x00800000 /*Header Buffer Overflow */
#define IXGBE_RXDADV_ERR_CE       0x01000000 /* CRC Error */
#define IXGBE_RXDADV_ERR_LE       0x02000000 /* Length Error */
#define IXGBE_RXDADV_ERR_PE       0x08000000 /* Packet Error */
#define IXGBE_RXDADV_ERR_OSE      0x10000000 /* Oversize Error */
#define IXGBE_RXDADV_ERR_USE      0x20000000 /* Undersize Error */
#define IXGBE_RXDADV_ERR_TCPE     0x40000000 /* TCP/UDP Checksum Error */
#define IXGBE_RXDADV_ERR_IPE      0x80000000 /* IP Checksum Error */
#define IXGBE_RXD_VLAN_ID_MASK    0x0FFF  /* VLAN ID is in lower 12 bits */
#define IXGBE_RXD_PRI_MASK        0xE000  /* Priority is in upper 3 bits */
#define IXGBE_RXD_PRI_SHIFT       13
#define IXGBE_RXD_CFI_MASK        0x1000  /* CFI is bit 12 */
#define IXGBE_RXD_CFI_SHIFT       12

#define IXGBE_RXDADV_STAT_DD            IXGBE_RXD_STAT_DD  /* Done */
#define IXGBE_RXDADV_STAT_EOP           IXGBE_RXD_STAT_EOP /* End of Packet */
#define IXGBE_RXDADV_STAT_FLM           IXGBE_RXD_STAT_FLM /* FDir Match */
#define IXGBE_RXDADV_STAT_VP            IXGBE_RXD_STAT_VP  /* IEEE VLAN Pkt */
#define IXGBE_RXDADV_STAT_MASK          0x000FFFFF /* Stat/NEXTP: bit 0-19 */
#define IXGBE_RXDADV_STAT_FCEOFS        0x00000040 /* FCoE EOF/SOF Stat */
#define IXGBE_RXDADV_STAT_FCSTAT        0x00000030 /* FCoE Pkt Stat */
#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH 0x00000000 /* 00: No Ctxt Match */
#define IXGBE_RXDADV_STAT_FCSTAT_NODDP  0x00000010 /* 01: Ctxt w/o DDP */
#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP 0x00000020 /* 10: Recv. FCP_RSP */
#define IXGBE_RXDADV_STAT_FCSTAT_DDP    0x00000030 /* 11: Ctxt w/ DDP */

#define IXGBE_RXDADV_RSSTYPE_MASK       0x0000000F
#define IXGBE_RXDADV_PKTTYPE_MASK       0x0000FFF0
#define IXGBE_RXDADV_PKTTYPE_MASK_EX    0x0001FFF0
#define IXGBE_RXDADV_HDRBUFLEN_MASK     0x00007FE0
#define IXGBE_RXDADV_RSCCNT_MASK        0x001E0000
#define IXGBE_RXDADV_RSCCNT_SHIFT       17
#define IXGBE_RXDADV_HDRBUFLEN_SHIFT    5
#define IXGBE_RXDADV_SPLITHEADER_EN     0x00001000
#define IXGBE_RXDADV_SPH                0x8000

#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \
				      IXGBE_RXD_ERR_CE |  \
				      IXGBE_RXD_ERR_LE |  \
				      IXGBE_RXD_ERR_PE |  \
				      IXGBE_RXD_ERR_OSE | \
				      IXGBE_RXD_ERR_USE)

#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \
					 IXGBE_RXDADV_ERR_CE |  \
					 IXGBE_RXDADV_ERR_LE |  \
					 IXGBE_RXDADV_ERR_PE |  \
					 IXGBE_RXDADV_ERR_OSE | \
					 IXGBE_RXDADV_ERR_USE)

#define IXGBE_TXD_POPTS_IXSM 0x01       /* Insert IP checksum */
#define IXGBE_TXD_POPTS_TXSM 0x02       /* Insert TCP/UDP checksum */
#define IXGBE_TXD_CMD_EOP    0x01000000 /* End of Packet */
#define IXGBE_TXD_CMD_IFCS   0x02000000 /* Insert FCS (Ethernet CRC) */
#define IXGBE_TXD_CMD_IC     0x04000000 /* Insert Checksum */
#define IXGBE_TXD_CMD_RS     0x08000000 /* Report Status */
#define IXGBE_TXD_CMD_DEXT   0x20000000 /* Descriptor extension (0 = legacy) */
#define IXGBE_TXD_CMD_VLE    0x40000000 /* Add VLAN tag */
#define IXGBE_TXD_STAT_DD    0x00000001 /* Descriptor Done */

/* Transmit Descriptor - Advanced */
union ixgbe_adv_tx_desc {
	struct {
		__le64 buffer_addr;      /* Address of descriptor's data buf */
		__le32 cmd_type_len;
		__le32 olinfo_status;
	} read;
	struct {
		__le64 rsvd;       /* Reserved */
		__le32 nxtseq_seed;
		__le32 status;
	} wb;
};

/* Receive Descriptor - Advanced */
union ixgbe_adv_rx_desc {
	struct {
		__le64 pkt_addr; /* Packet buffer address */
		__le64 hdr_addr; /* Header buffer address */
	} read;
	struct {
		struct {
			union {
				__le32 data;
				struct {
					__le16 pkt_info; /* RSS, Pkt type */
					__le16 hdr_info; /* Splithdr, hdrlen */
				} hs_rss;
			} lo_dword;
			union {
				__le32 rss; /* RSS Hash */
				struct {
					__le16 ip_id; /* IP id */
					__le16 csum; /* Packet Checksum */
				} csum_ip;
			} hi_dword;
		} lower;
		struct {
			__le32 status_error; /* ext status/error */
			__le16 length; /* Packet length */
			__le16 vlan; /* VLAN tag */
		} upper;
	} wb;  /* writeback */
};

/* Context descriptors */
struct ixgbe_adv_tx_context_desc {
	__le32 vlan_macip_lens;
	__le32 seqnum_seed;
	__le32 type_tucmd_mlhl;
	__le32 mss_l4len_idx;
};

/* Adv Transmit Descriptor Config Masks */
#define IXGBE_ADVTXD_DTYP_MASK  0x00F00000 /* DTYP mask */
#define IXGBE_ADVTXD_DTYP_CTXT  0x00200000 /* Advanced Context Desc */
#define IXGBE_ADVTXD_DTYP_DATA  0x00300000 /* Advanced Data Descriptor */
#define IXGBE_ADVTXD_DCMD_EOP   IXGBE_TXD_CMD_EOP  /* End of Packet */
#define IXGBE_ADVTXD_DCMD_IFCS  IXGBE_TXD_CMD_IFCS /* Insert FCS */
#define IXGBE_ADVTXD_DCMD_RS    IXGBE_TXD_CMD_RS   /* Report Status */
#define IXGBE_ADVTXD_DCMD_DEXT  IXGBE_TXD_CMD_DEXT /* Desc ext (1=Adv) */
#define IXGBE_ADVTXD_DCMD_VLE   IXGBE_TXD_CMD_VLE  /* VLAN pkt enable */
#define IXGBE_ADVTXD_DCMD_TSE   0x80000000 /* TCP Seg enable */
#define IXGBE_ADVTXD_STAT_DD    IXGBE_TXD_STAT_DD  /* Descriptor Done */
#define IXGBE_ADVTXD_TUCMD_IPV4      0x00000400  /* IP Packet Type: 1=IPv4 */
#define IXGBE_ADVTXD_TUCMD_IPV6      0x00000000  /* IP Packet Type: 0=IPv6 */
#define IXGBE_ADVTXD_TUCMD_L4T_UDP   0x00000000  /* L4 Packet TYPE of UDP */
#define IXGBE_ADVTXD_TUCMD_L4T_TCP   0x00000800  /* L4 Packet TYPE of TCP */
#define IXGBE_ADVTXD_TUCMD_L4T_SCTP  0x00001000  /* L4 Packet TYPE of SCTP */
#define IXGBE_ADVTXD_IDX_SHIFT  4 /* Adv desc Index shift */
#define IXGBE_ADVTXD_POPTS_SHIFT      8  /* Adv desc POPTS shift */
#define IXGBE_ADVTXD_POPTS_IXSM (IXGBE_TXD_POPTS_IXSM << \
				 IXGBE_ADVTXD_POPTS_SHIFT)
#define IXGBE_ADVTXD_POPTS_TXSM (IXGBE_TXD_POPTS_TXSM << \
				 IXGBE_ADVTXD_POPTS_SHIFT)
#define IXGBE_ADVTXD_PAYLEN_SHIFT    14 /* Adv desc PAYLEN shift */
#define IXGBE_ADVTXD_MACLEN_SHIFT    9  /* Adv ctxt desc mac len shift */
#define IXGBE_ADVTXD_VLAN_SHIFT      16  /* Adv ctxt vlan tag shift */
#define IXGBE_ADVTXD_L4LEN_SHIFT     8  /* Adv ctxt L4LEN shift */
#define IXGBE_ADVTXD_MSS_SHIFT       16  /* Adv ctxt MSS shift */

/* Interrupt register bitmasks */

/* Extended Interrupt Cause Read */
#define IXGBE_EICR_RTX_QUEUE    0x0000FFFF /* RTx Queue Interrupt */
#define IXGBE_EICR_MAILBOX      0x00080000 /* VF to PF Mailbox Interrupt */
#define IXGBE_EICR_OTHER        0x80000000 /* Interrupt Cause Active */

/* Extended Interrupt Cause Set */
#define IXGBE_EICS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
#define IXGBE_EICS_MAILBOX      IXGBE_EICR_MAILBOX   /* VF to PF Mailbox Int */
#define IXGBE_EICS_OTHER        IXGBE_EICR_OTHER     /* INT Cause Active */

/* Extended Interrupt Mask Set */
#define IXGBE_EIMS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
#define IXGBE_EIMS_MAILBOX      IXGBE_EICR_MAILBOX   /* VF to PF Mailbox Int */
#define IXGBE_EIMS_OTHER        IXGBE_EICR_OTHER     /* INT Cause Active */

/* Extended Interrupt Mask Clear */
#define IXGBE_EIMC_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
#define IXGBE_EIMC_MAILBOX      IXGBE_EICR_MAILBOX   /* VF to PF Mailbox Int */
#define IXGBE_EIMC_OTHER        IXGBE_EICR_OTHER     /* INT Cause Active */

#define IXGBE_EIMS_ENABLE_MASK ( \
				IXGBE_EIMS_RTX_QUEUE       | \
				IXGBE_EIMS_MAILBOX         | \
				IXGBE_EIMS_OTHER)

#define IXGBE_EITR_CNT_WDIS     0x80000000

/* Error Codes */
#define IXGBE_ERR_INVALID_MAC_ADDR              -1
#define IXGBE_ERR_RESET_FAILED                  -2

#endif /* _IXGBEVF_DEFINES_H_ */
Commit	Line	Data
50d9c84e GR	1	/*******************************************************************************
	2
	3	Intel 82599 Virtual Function driver
66c87bd5	4	Copyright(c) 1999 - 2010 Intel Corporation.
50d9c84e GR	5
	6	This program is free software; you can redistribute it and/or modify it
	7	under the terms and conditions of the GNU General Public License,
	8	version 2, as published by the Free Software Foundation.
	9
	10	This program is distributed in the hope it will be useful, but WITHOUT
	11	ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
	12	FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
	13	more details.
	14
	15	You should have received a copy of the GNU General Public License along with
	16	this program; if not, write to the Free Software Foundation, Inc.,
	17	51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
	18
	19	The full GNU General Public License is included in this distribution in
	20	the file called "COPYING".
	21
	22	Contact Information:
	23	e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
	24	Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
	25
	26	*******************************************************************************/
	27
	28	#ifndef _IXGBEVF_DEFINES_H_
	29	#define _IXGBEVF_DEFINES_H_
	30
	31	/* Device IDs */
	32	#define IXGBE_DEV_ID_82599_VF 0x10ED
2316aa2a	33	#define IXGBE_DEV_ID_X540_VF 0x1515
50d9c84e GR	34
	35	#define IXGBE_VF_IRQ_CLEAR_MASK 7
	36	#define IXGBE_VF_MAX_TX_QUEUES 1
	37	#define IXGBE_VF_MAX_RX_QUEUES 1
	38	#define IXGBE_ETH_LENGTH_OF_ADDRESS 6
	39
	40	/* Link speed */
	41	typedef u32 ixgbe_link_speed;
	42	#define IXGBE_LINK_SPEED_1GB_FULL 0x0020
	43	#define IXGBE_LINK_SPEED_10GB_FULL 0x0080
	44
3203df04 GR	45	#define IXGBE_CTRL_RST 0x04000000 /* Reset (SW) */
	46	#define IXGBE_RXDCTL_ENABLE 0x02000000 /* Enable specific Rx Queue */
	47	#define IXGBE_TXDCTL_ENABLE 0x02000000 /* Enable specific Tx Queue */
	48	#define IXGBE_LINKS_UP 0x40000000
	49	#define IXGBE_LINKS_SPEED_82599 0x30000000
	50	#define IXGBE_LINKS_SPEED_10G_82599 0x30000000
	51	#define IXGBE_LINKS_SPEED_1G_82599 0x20000000
50d9c84e GR	52
	53	/* Number of Transmit and Receive Descriptors must be a multiple of 8 */
	54	#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE 8
	55	#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE 8
	56	#define IXGBE_REQ_TX_BUFFER_GRANULARITY 1024
	57
	58	/* Interrupt Vector Allocation Registers */
	59	#define IXGBE_IVAR_ALLOC_VAL 0x80 /* Interrupt Allocation valid */
	60
	61	#define IXGBE_VF_INIT_TIMEOUT 200 /* Number of retries to clear RSTI */
	62
	63	/* Receive Config masks */
	64	#define IXGBE_RXCTRL_RXEN 0x00000001 /* Enable Receiver */
	65	#define IXGBE_RXCTRL_DMBYPS 0x00000002 /* Descriptor Monitor Bypass */
	66	#define IXGBE_RXDCTL_ENABLE 0x02000000 /* Enable specific Rx Queue */
	67	#define IXGBE_RXDCTL_VME 0x40000000 /* VLAN mode enable */
	68
	69	/* DCA Control */
	70	#define IXGBE_DCA_TXCTRL_TX_WB_RO_EN (1 << 11) /* Tx Desc writeback RO bit */
	71
	72	/* PSRTYPE bit definitions */
	73	#define IXGBE_PSRTYPE_TCPHDR 0x00000010
	74	#define IXGBE_PSRTYPE_UDPHDR 0x00000020
	75	#define IXGBE_PSRTYPE_IPV4HDR 0x00000100
	76	#define IXGBE_PSRTYPE_IPV6HDR 0x00000200
	77	#define IXGBE_PSRTYPE_L2HDR 0x00001000
	78
	79	/* SRRCTL bit definitions */
	80	#define IXGBE_SRRCTL_BSIZEPKT_SHIFT 10 /* so many KBs */
	81	#define IXGBE_SRRCTL_RDMTS_SHIFT 22
	82	#define IXGBE_SRRCTL_RDMTS_MASK 0x01C00000
	83	#define IXGBE_SRRCTL_DROP_EN 0x10000000
	84	#define IXGBE_SRRCTL_BSIZEPKT_MASK 0x0000007F
	85	#define IXGBE_SRRCTL_BSIZEHDR_MASK 0x00003F00
	86	#define IXGBE_SRRCTL_DESCTYPE_LEGACY 0x00000000
	87	#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000
	88	#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT 0x04000000
	89	#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000
	90	#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000
	91	#define IXGBE_SRRCTL_DESCTYPE_MASK 0x0E000000
	92
	93	/* Receive Descriptor bit definitions */
	94	#define IXGBE_RXD_STAT_DD 0x01 /* Descriptor Done */
	95	#define IXGBE_RXD_STAT_EOP 0x02 /* End of Packet */
	96	#define IXGBE_RXD_STAT_FLM 0x04 /* FDir Match */
	97	#define IXGBE_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */
	98	#define IXGBE_RXDADV_NEXTP_MASK 0x000FFFF0 /* Next Descriptor Index */
	99	#define IXGBE_RXDADV_NEXTP_SHIFT 0x00000004
	100	#define IXGBE_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */
	101	#define IXGBE_RXD_STAT_L4CS 0x20 /* L4 xsum calculated */
	102	#define IXGBE_RXD_STAT_IPCS 0x40 /* IP xsum calculated */
	103	#define IXGBE_RXD_STAT_PIF 0x80 /* passed in-exact filter */
	104	#define IXGBE_RXD_STAT_CRCV 0x100 /* Speculative CRC Valid */
	105	#define IXGBE_RXD_STAT_VEXT 0x200 /* 1st VLAN found */
	106	#define IXGBE_RXD_STAT_UDPV 0x400 /* Valid UDP checksum */
	107	#define IXGBE_RXD_STAT_DYNINT 0x800 /* Pkt caused INT via DYNINT */
	108	#define IXGBE_RXD_STAT_TS 0x10000 /* Time Stamp */
	109	#define IXGBE_RXD_STAT_SECP 0x20000 /* Security Processing */
	110	#define IXGBE_RXD_STAT_LB 0x40000 /* Loopback Status */
	111	#define IXGBE_RXD_STAT_ACK 0x8000 /* ACK Packet indication */
	112	#define IXGBE_RXD_ERR_CE 0x01 /* CRC Error */
	113	#define IXGBE_RXD_ERR_LE 0x02 /* Length Error */
	114	#define IXGBE_RXD_ERR_PE 0x08 /* Packet Error */
	115	#define IXGBE_RXD_ERR_OSE 0x10 /* Oversize Error */
116	#define IXGBE_RXD_ERR_USE 0x20 /* Undersize Error */
117	#define IXGBE_RXD_ERR_TCPE 0x40 /* TCP/UDP Checksum Error */
118	#define IXGBE_RXD_ERR_IPE 0x80 /* IP Checksum Error */
119	#define IXGBE_RXDADV_ERR_MASK 0xFFF00000 /* RDESC.ERRORS mask */
120	#define IXGBE_RXDADV_ERR_SHIFT 20 /* RDESC.ERRORS shift */
121	#define IXGBE_RXDADV_ERR_HBO 0x00800000 /Header Buffer Overflow /
122	#define IXGBE_RXDADV_ERR_CE 0x01000000 /* CRC Error */
123	#define IXGBE_RXDADV_ERR_LE 0x02000000 /* Length Error */
124	#define IXGBE_RXDADV_ERR_PE 0x08000000 /* Packet Error */
125	#define IXGBE_RXDADV_ERR_OSE 0x10000000 /* Oversize Error */
126	#define IXGBE_RXDADV_ERR_USE 0x20000000 /* Undersize Error */
127	#define IXGBE_RXDADV_ERR_TCPE 0x40000000 /* TCP/UDP Checksum Error */
128	#define IXGBE_RXDADV_ERR_IPE 0x80000000 /* IP Checksum Error */
129	#define IXGBE_RXD_VLAN_ID_MASK 0x0FFF /* VLAN ID is in lower 12 bits */
130	#define IXGBE_RXD_PRI_MASK 0xE000 /* Priority is in upper 3 bits */
131	#define IXGBE_RXD_PRI_SHIFT 13
132	#define IXGBE_RXD_CFI_MASK 0x1000 /* CFI is bit 12 */
133	#define IXGBE_RXD_CFI_SHIFT 12
134
135	#define IXGBE_RXDADV_STAT_DD IXGBE_RXD_STAT_DD /* Done */
136	#define IXGBE_RXDADV_STAT_EOP IXGBE_RXD_STAT_EOP /* End of Packet */
137	#define IXGBE_RXDADV_STAT_FLM IXGBE_RXD_STAT_FLM /* FDir Match */
138	#define IXGBE_RXDADV_STAT_VP IXGBE_RXD_STAT_VP /* IEEE VLAN Pkt */
139	#define IXGBE_RXDADV_STAT_MASK 0x000FFFFF /* Stat/NEXTP: bit 0-19 */
140	#define IXGBE_RXDADV_STAT_FCEOFS 0x00000040 /* FCoE EOF/SOF Stat */
141	#define IXGBE_RXDADV_STAT_FCSTAT 0x00000030 /* FCoE Pkt Stat */
142	#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH 0x00000000 /* 00: No Ctxt Match */
143	#define IXGBE_RXDADV_STAT_FCSTAT_NODDP 0x00000010 /* 01: Ctxt w/o DDP */
144	#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP 0x00000020 /* 10: Recv. FCP_RSP */
145	#define IXGBE_RXDADV_STAT_FCSTAT_DDP 0x00000030 /* 11: Ctxt w/ DDP */
146
147	#define IXGBE_RXDADV_RSSTYPE_MASK 0x0000000F
148	#define IXGBE_RXDADV_PKTTYPE_MASK 0x0000FFF0
149	#define IXGBE_RXDADV_PKTTYPE_MASK_EX 0x0001FFF0
150	#define IXGBE_RXDADV_HDRBUFLEN_MASK 0x00007FE0
151	#define IXGBE_RXDADV_RSCCNT_MASK 0x001E0000
152	#define IXGBE_RXDADV_RSCCNT_SHIFT 17
153	#define IXGBE_RXDADV_HDRBUFLEN_SHIFT 5
154	#define IXGBE_RXDADV_SPLITHEADER_EN 0x00001000
155	#define IXGBE_RXDADV_SPH 0x8000
156
157	#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \
158	IXGBE_RXD_ERR_CE \| \
159	IXGBE_RXD_ERR_LE \| \
160	IXGBE_RXD_ERR_PE \| \
161	IXGBE_RXD_ERR_OSE \| \
162	IXGBE_RXD_ERR_USE)
163
164	#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \
165	IXGBE_RXDADV_ERR_CE \| \
166	IXGBE_RXDADV_ERR_LE \| \
167	IXGBE_RXDADV_ERR_PE \| \
168	IXGBE_RXDADV_ERR_OSE \| \
169	IXGBE_RXDADV_ERR_USE)
170
171	#define IXGBE_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
172	#define IXGBE_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
173	#define IXGBE_TXD_CMD_EOP 0x01000000 /* End of Packet */
174	#define IXGBE_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */
175	#define IXGBE_TXD_CMD_IC 0x04000000 /* Insert Checksum */
176	#define IXGBE_TXD_CMD_RS 0x08000000 /* Report Status */
177	#define IXGBE_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */
178	#define IXGBE_TXD_CMD_VLE 0x40000000 /* Add VLAN tag */
179	#define IXGBE_TXD_STAT_DD 0x00000001 /* Descriptor Done */
180
181	/* Transmit Descriptor - Advanced */
182	union ixgbe_adv_tx_desc {
183	struct {
184	__le64 buffer_addr; /* Address of descriptor's data buf */
185	__le32 cmd_type_len;
186	__le32 olinfo_status;
187	} read;
188	struct {
189	__le64 rsvd; /* Reserved */
190	__le32 nxtseq_seed;
191	__le32 status;
192	} wb;
193	};
194
195	/* Receive Descriptor - Advanced */
196	union ixgbe_adv_rx_desc {
197	struct {
198	__le64 pkt_addr; /* Packet buffer address */
199	__le64 hdr_addr; /* Header buffer address */
200	} read;
201	struct {
202	struct {
203	union {
204	__le32 data;
205	struct {
206	__le16 pkt_info; /* RSS, Pkt type */
207	__le16 hdr_info; /* Splithdr, hdrlen */
208	} hs_rss;
209	} lo_dword;
210	union {
211	__le32 rss; /* RSS Hash */
212	struct {
213	__le16 ip_id; /* IP id */
214	__le16 csum; /* Packet Checksum */
215	} csum_ip;
216	} hi_dword;
217	} lower;
218	struct {
219	__le32 status_error; /* ext status/error */
220	__le16 length; /* Packet length */
221	__le16 vlan; /* VLAN tag */
222	} upper;
223	} wb; /* writeback */
224	};
225
226	/* Context descriptors */
227	struct ixgbe_adv_tx_context_desc {
228	__le32 vlan_macip_lens;
229	__le32 seqnum_seed;
230	__le32 type_tucmd_mlhl;
231	__le32 mss_l4len_idx;
232	};
233
234	/* Adv Transmit Descriptor Config Masks */
235	#define IXGBE_ADVTXD_DTYP_MASK 0x00F00000 /* DTYP mask */
236	#define IXGBE_ADVTXD_DTYP_CTXT 0x00200000 /* Advanced Context Desc */
237	#define IXGBE_ADVTXD_DTYP_DATA 0x00300000 /* Advanced Data Descriptor */
238	#define IXGBE_ADVTXD_DCMD_EOP IXGBE_TXD_CMD_EOP /* End of Packet */
239	#define IXGBE_ADVTXD_DCMD_IFCS IXGBE_TXD_CMD_IFCS /* Insert FCS */
240	#define IXGBE_ADVTXD_DCMD_RS IXGBE_TXD_CMD_RS /* Report Status */
241	#define IXGBE_ADVTXD_DCMD_DEXT IXGBE_TXD_CMD_DEXT /* Desc ext (1=Adv) */
242	#define IXGBE_ADVTXD_DCMD_VLE IXGBE_TXD_CMD_VLE /* VLAN pkt enable */
243	#define IXGBE_ADVTXD_DCMD_TSE 0x80000000 /* TCP Seg enable */
244	#define IXGBE_ADVTXD_STAT_DD IXGBE_TXD_STAT_DD /* Descriptor Done */
245	#define IXGBE_ADVTXD_TUCMD_IPV4 0x00000400 /* IP Packet Type: 1=IPv4 */
246	#define IXGBE_ADVTXD_TUCMD_IPV6 0x00000000 /* IP Packet Type: 0=IPv6 */
247	#define IXGBE_ADVTXD_TUCMD_L4T_UDP 0x00000000 /* L4 Packet TYPE of UDP */
248	#define IXGBE_ADVTXD_TUCMD_L4T_TCP 0x00000800 /* L4 Packet TYPE of TCP */
249	#define IXGBE_ADVTXD_TUCMD_L4T_SCTP 0x00001000 /* L4 Packet TYPE of SCTP */
250	#define IXGBE_ADVTXD_IDX_SHIFT 4 /* Adv desc Index shift */
251	#define IXGBE_ADVTXD_POPTS_SHIFT 8 /* Adv desc POPTS shift */
252	#define IXGBE_ADVTXD_POPTS_IXSM (IXGBE_TXD_POPTS_IXSM << \
253	IXGBE_ADVTXD_POPTS_SHIFT)
254	#define IXGBE_ADVTXD_POPTS_TXSM (IXGBE_TXD_POPTS_TXSM << \
255	IXGBE_ADVTXD_POPTS_SHIFT)
256	#define IXGBE_ADVTXD_PAYLEN_SHIFT 14 /* Adv desc PAYLEN shift */
257	#define IXGBE_ADVTXD_MACLEN_SHIFT 9 /* Adv ctxt desc mac len shift */
258	#define IXGBE_ADVTXD_VLAN_SHIFT 16 /* Adv ctxt vlan tag shift */
259	#define IXGBE_ADVTXD_L4LEN_SHIFT 8 /* Adv ctxt L4LEN shift */
260	#define IXGBE_ADVTXD_MSS_SHIFT 16 /* Adv ctxt MSS shift */
261
262	/* Interrupt register bitmasks */
263
264	/* Extended Interrupt Cause Read */
265	#define IXGBE_EICR_RTX_QUEUE 0x0000FFFF /* RTx Queue Interrupt */
266	#define IXGBE_EICR_MAILBOX 0x00080000 /* VF to PF Mailbox Interrupt */
267	#define IXGBE_EICR_OTHER 0x80000000 /* Interrupt Cause Active */
268
269	/* Extended Interrupt Cause Set */
270	#define IXGBE_EICS_RTX_QUEUE IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
271	#define IXGBE_EICS_MAILBOX IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */
272	#define IXGBE_EICS_OTHER IXGBE_EICR_OTHER /* INT Cause Active */
273
274	/* Extended Interrupt Mask Set */
275	#define IXGBE_EIMS_RTX_QUEUE IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
276	#define IXGBE_EIMS_MAILBOX IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */
277	#define IXGBE_EIMS_OTHER IXGBE_EICR_OTHER /* INT Cause Active */
278
279	/* Extended Interrupt Mask Clear */
280	#define IXGBE_EIMC_RTX_QUEUE IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */
281	#define IXGBE_EIMC_MAILBOX IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */
282	#define IXGBE_EIMC_OTHER IXGBE_EICR_OTHER /* INT Cause Active */
283
284	#define IXGBE_EIMS_ENABLE_MASK ( \
285	IXGBE_EIMS_RTX_QUEUE \| \
286	IXGBE_EIMS_MAILBOX \| \
287	IXGBE_EIMS_OTHER)
288
289	#define IXGBE_EITR_CNT_WDIS 0x80000000
290
291	/* Error Codes */
292	#define IXGBE_ERR_INVALID_MAC_ADDR -1
293	#define IXGBE_ERR_RESET_FAILED -2
294
295	#endif /* _IXGBEVF_DEFINES_H_ */