projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: Make SMC91X selectable on other MIPS boards
[deliverable/linux.git] / drivers / net / myri10ge / myri10ge.c
CommitLineData
0da34b6d
BG		 1/*************************************************************************
2 * myri10ge.c: Myricom Myri-10G Ethernet driver.
3 *
4a2e612a 4 * Copyright (C) 2005 - 2007 Myricom, Inc.
0da34b6d
BG		 5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of Myricom, Inc. nor the names of its contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 *
4a2e612a
BG		 19 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0da34b6d 21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
4a2e612a
BG		 22 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
23 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29 * POSSIBILITY OF SUCH DAMAGE.
0da34b6d
BG		 30 *
31 *
32 * If the eeprom on your board is not recent enough, you will need to get a
33 * newer firmware image at:
34 * http://www.myri.com/scs/download-Myri10GE.html
35 *
36 * Contact Information:
37 * <help@myri.com>
38 * Myricom, Inc., 325N Santa Anita Avenue, Arcadia, CA 91006
39 *************************************************************************/
40
41#include <linux/tcp.h>
42#include <linux/netdevice.h>
43#include <linux/skbuff.h>
44#include <linux/string.h>
45#include <linux/module.h>
46#include <linux/pci.h>
b10c0668 47#include <linux/dma-mapping.h>
0da34b6d
BG		 48#include <linux/etherdevice.h>
49#include <linux/if_ether.h>
50#include <linux/if_vlan.h>
1e6e9342 51#include <linux/inet_lro.h>
981813d8 52#include <linux/dca.h>
0da34b6d
BG		 53#include <linux/ip.h>
54#include <linux/inet.h>
55#include <linux/in.h>
56#include <linux/ethtool.h>
57#include <linux/firmware.h>
58#include <linux/delay.h>
0da34b6d
BG		 59#include <linux/timer.h>
60#include <linux/vmalloc.h>
61#include <linux/crc32.h>
62#include <linux/moduleparam.h>
63#include <linux/io.h>
199126a2 64#include <linux/log2.h>
0da34b6d 65#include <net/checksum.h>
1e6e9342
AG		 66#include <net/ip.h>
67#include <net/tcp.h>
0da34b6d
BG		 68#include <asm/byteorder.h>
69#include <asm/io.h>
0da34b6d
BG		 70#include <asm/processor.h>
71#ifdef CONFIG_MTRR
72#include <asm/mtrr.h>
73#endif
74
75#include "myri10ge_mcp.h"
76#include "myri10ge_mcp_gen_header.h"
77
2ef37836 78#define MYRI10GE_VERSION_STR "1.4.3-1.369"
0da34b6d
BG		 79
80MODULE_DESCRIPTION("Myricom 10G driver (10GbE)");
81MODULE_AUTHOR("Maintainer: help@myri.com");
82MODULE_VERSION(MYRI10GE_VERSION_STR);
83MODULE_LICENSE("Dual BSD/GPL");
84
85#define MYRI10GE_MAX_ETHER_MTU 9014
86
87#define MYRI10GE_ETH_STOPPED 0
88#define MYRI10GE_ETH_STOPPING 1
89#define MYRI10GE_ETH_STARTING 2
90#define MYRI10GE_ETH_RUNNING 3
91#define MYRI10GE_ETH_OPEN_FAILED 4
92
93#define MYRI10GE_EEPROM_STRINGS_SIZE 256
94#define MYRI10GE_MAX_SEND_DESC_TSO ((65536 / 2048) * 2)
1e6e9342
AG		 95#define MYRI10GE_MAX_LRO_DESCRIPTORS 8
96#define MYRI10GE_LRO_MAX_PKTS 64
0da34b6d 97
40f6cff5 98#define MYRI10GE_NO_CONFIRM_DATA htonl(0xffffffff)
0da34b6d
BG		 99#define MYRI10GE_NO_RESPONSE_RESULT 0xffffffff
100
dd50f336
BG		 101#define MYRI10GE_ALLOC_ORDER 0
102#define MYRI10GE_ALLOC_SIZE ((1 << MYRI10GE_ALLOC_ORDER) * PAGE_SIZE)
103#define MYRI10GE_MAX_FRAGS_PER_FRAME (MYRI10GE_MAX_ETHER_MTU/MYRI10GE_ALLOC_SIZE + 1)
104
236bb5e6
BG		 105#define MYRI10GE_MAX_SLICES 32
106
0da34b6d 107struct myri10ge_rx_buffer_state {
dd50f336
BG		 108 struct page *page;
109 int page_offset;
0da34b6d
BG		 110 DECLARE_PCI_UNMAP_ADDR(bus)
111 DECLARE_PCI_UNMAP_LEN(len)
112};
113
114struct myri10ge_tx_buffer_state {
115 struct sk_buff *skb;
116 int last;
117 DECLARE_PCI_UNMAP_ADDR(bus)
118 DECLARE_PCI_UNMAP_LEN(len)
119};
120
121struct myri10ge_cmd {
122 u32 data0;
123 u32 data1;
124 u32 data2;
125};
126
127struct myri10ge_rx_buf {
128 struct mcp_kreq_ether_recv __iomem *lanai; /* lanai ptr for recv ring */
0da34b6d
BG		 129 struct mcp_kreq_ether_recv *shadow; /* host shadow of recv ring */
130 struct myri10ge_rx_buffer_state *info;
dd50f336
BG		 131 struct page *page;
132 dma_addr_t bus;
133 int page_offset;
0da34b6d 134 int cnt;
dd50f336 135 int fill_cnt;
0da34b6d
BG		 136 int alloc_fail;
137 int mask; /* number of rx slots -1 */
dd50f336 138 int watchdog_needed;
0da34b6d
BG		 139};
140
141struct myri10ge_tx_buf {
142 struct mcp_kreq_ether_send __iomem *lanai; /* lanai ptr for sendq */
236bb5e6
BG		 143 __be32 __iomem *send_go; /* "go" doorbell ptr */
144 __be32 __iomem *send_stop; /* "stop" doorbell ptr */
0da34b6d
BG		 145 struct mcp_kreq_ether_send *req_list; /* host shadow of sendq */
146 char *req_bytes;
147 struct myri10ge_tx_buffer_state *info;
148 int mask; /* number of transmit slots -1 */
0da34b6d
BG		 149 int req ____cacheline_aligned; /* transmit slots submitted */
150 int pkt_start; /* packets started */
b53bef84
BG		 151 int stop_queue;
152 int linearized;
0da34b6d
BG		 153 int done ____cacheline_aligned; /* transmit slots completed */
154 int pkt_done; /* packets completed */
b53bef84 155 int wake_queue;
236bb5e6 156 int queue_active;
0da34b6d
BG		 157};
158
159struct myri10ge_rx_done {
160 struct mcp_slot *entry;
161 dma_addr_t bus;
162 int cnt;
163 int idx;
1e6e9342
AG		 164 struct net_lro_mgr lro_mgr;
165 struct net_lro_desc lro_desc[MYRI10GE_MAX_LRO_DESCRIPTORS];
0da34b6d
BG		 166};
167
b53bef84
BG		 168struct myri10ge_slice_netstats {
169 unsigned long rx_packets;
170 unsigned long tx_packets;
171 unsigned long rx_bytes;
172 unsigned long tx_bytes;
173 unsigned long rx_dropped;
174 unsigned long tx_dropped;
175};
176
177struct myri10ge_slice_state {
0da34b6d
BG		 178 struct myri10ge_tx_buf tx; /* transmit ring */
179 struct myri10ge_rx_buf rx_small;
180 struct myri10ge_rx_buf rx_big;
181 struct myri10ge_rx_done rx_done;
b53bef84
BG		 182 struct net_device *dev;
183 struct napi_struct napi;
184 struct myri10ge_priv *mgp;
185 struct myri10ge_slice_netstats stats;
186 __be32 __iomem *irq_claim;
187 struct mcp_irq_data *fw_stats;
188 dma_addr_t fw_stats_bus;
189 int watchdog_tx_done;
190 int watchdog_tx_req;
5dd2d332 191#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 192 int cached_dca_tag;
193 int cpu;
194 __be32 __iomem *dca_tag;
195#endif
0dcffac1 196 char irq_desc[32];
b53bef84
BG		 197};
198
199struct myri10ge_priv {
0dcffac1 200 struct myri10ge_slice_state *ss;
b53bef84 201 int tx_boundary; /* boundary transmits cannot cross */
0dcffac1 202 int num_slices;
b53bef84
BG		 203 int running; /* running? */
204 int csum_flag; /* rx_csums? */
0da34b6d 205 int small_bytes;
dd50f336 206 int big_bytes;
fa0a90d9 207 int max_intr_slots;
0da34b6d
BG		 208 struct net_device *dev;
209 struct net_device_stats stats;
b53bef84 210 spinlock_t stats_lock;
0da34b6d
BG		 211 u8 __iomem *sram;
212 int sram_size;
213 unsigned long board_span;
214 unsigned long iomem_base;
40f6cff5 215 __be32 __iomem *irq_deassert;
0da34b6d
BG		 216 char *mac_addr_string;
217 struct mcp_cmd_response *cmd;
218 dma_addr_t cmd_bus;
0da34b6d
BG		 219 struct pci_dev *pdev;
220 int msi_enabled;
0dcffac1
BG		 221 int msix_enabled;
222 struct msix_entry *msix_vectors;
5dd2d332 223#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 224 int dca_enabled;
225#endif
66341fff 226 u32 link_state;
0da34b6d
BG		 227 unsigned int rdma_tags_available;
228 int intr_coal_delay;
40f6cff5 229 __be32 __iomem *intr_coal_delay_ptr;
0da34b6d 230 int mtrr;
276e26c3 231 int wc_enabled;
0da34b6d
BG		 232 int down_cnt;
233 wait_queue_head_t down_wq;
234 struct work_struct watchdog_work;
235 struct timer_list watchdog_timer;
0da34b6d 236 int watchdog_resets;
b53bef84 237 int watchdog_pause;
0da34b6d
BG		 238 int pause;
239 char *fw_name;
240 char eeprom_strings[MYRI10GE_EEPROM_STRINGS_SIZE];
c0bf8801 241 char *product_code_string;
0da34b6d 242 char fw_version[128];
9dc6f0e7
BG		 243 int fw_ver_major;
244 int fw_ver_minor;
245 int fw_ver_tiny;
246 int adopted_rx_filter_bug;
0da34b6d
BG		 247 u8 mac_addr[6]; /* eeprom mac address */
248 unsigned long serial_number;
249 int vendor_specific_offset;
85a7ea1b 250 int fw_multicast_support;
4f93fde0
BG		 251 unsigned long features;
252 u32 max_tso6;
0da34b6d
BG		 253 u32 read_dma;
254 u32 write_dma;
255 u32 read_write_dma;
c58ac5ca
BG		 256 u32 link_changes;
257 u32 msg_enable;
0da34b6d
BG		 258};
259
260static char *myri10ge_fw_unaligned = "myri10ge_ethp_z8e.dat";
261static char *myri10ge_fw_aligned = "myri10ge_eth_z8e.dat";
0dcffac1
BG		 262static char *myri10ge_fw_rss_unaligned = "myri10ge_rss_ethp_z8e.dat";
263static char *myri10ge_fw_rss_aligned = "myri10ge_rss_eth_z8e.dat";
0da34b6d
BG		 264
265static char *myri10ge_fw_name = NULL;
266module_param(myri10ge_fw_name, charp, S_IRUGO | S_IWUSR);
d1ce3a0f 267MODULE_PARM_DESC(myri10ge_fw_name, "Firmware image name");
0da34b6d
BG		 268
269static int myri10ge_ecrc_enable = 1;
270module_param(myri10ge_ecrc_enable, int, S_IRUGO);
d1ce3a0f 271MODULE_PARM_DESC(myri10ge_ecrc_enable, "Enable Extended CRC on PCI-E");
0da34b6d 272
0da34b6d
BG		 273static int myri10ge_small_bytes = -1; /* -1 == auto */
274module_param(myri10ge_small_bytes, int, S_IRUGO | S_IWUSR);
d1ce3a0f 275MODULE_PARM_DESC(myri10ge_small_bytes, "Threshold of small packets");
0da34b6d
BG		 276
277static int myri10ge_msi = 1; /* enable msi by default */
3621cec5 278module_param(myri10ge_msi, int, S_IRUGO | S_IWUSR);
d1ce3a0f 279MODULE_PARM_DESC(myri10ge_msi, "Enable Message Signalled Interrupts");
0da34b6d 280
f761fae1 281static int myri10ge_intr_coal_delay = 75;
0da34b6d 282module_param(myri10ge_intr_coal_delay, int, S_IRUGO);
d1ce3a0f 283MODULE_PARM_DESC(myri10ge_intr_coal_delay, "Interrupt coalescing delay");
0da34b6d
BG		 284
285static int myri10ge_flow_control = 1;
286module_param(myri10ge_flow_control, int, S_IRUGO);
d1ce3a0f 287MODULE_PARM_DESC(myri10ge_flow_control, "Pause parameter");
0da34b6d
BG		 288
289static int myri10ge_deassert_wait = 1;
290module_param(myri10ge_deassert_wait, int, S_IRUGO | S_IWUSR);
291MODULE_PARM_DESC(myri10ge_deassert_wait,
d1ce3a0f 292 "Wait when deasserting legacy interrupts");
0da34b6d
BG		 293
294static int myri10ge_force_firmware = 0;
295module_param(myri10ge_force_firmware, int, S_IRUGO);
296MODULE_PARM_DESC(myri10ge_force_firmware,
d1ce3a0f 297 "Force firmware to assume aligned completions");
0da34b6d 298
0da34b6d
BG		 299static int myri10ge_initial_mtu = MYRI10GE_MAX_ETHER_MTU - ETH_HLEN;
300module_param(myri10ge_initial_mtu, int, S_IRUGO);
d1ce3a0f 301MODULE_PARM_DESC(myri10ge_initial_mtu, "Initial MTU");
0da34b6d
BG		 302
303static int myri10ge_napi_weight = 64;
304module_param(myri10ge_napi_weight, int, S_IRUGO);
d1ce3a0f 305MODULE_PARM_DESC(myri10ge_napi_weight, "Set NAPI weight");
0da34b6d
BG		 306
307static int myri10ge_watchdog_timeout = 1;
308module_param(myri10ge_watchdog_timeout, int, S_IRUGO);
d1ce3a0f 309MODULE_PARM_DESC(myri10ge_watchdog_timeout, "Set watchdog timeout");
0da34b6d
BG		 310
311static int myri10ge_max_irq_loops = 1048576;
312module_param(myri10ge_max_irq_loops, int, S_IRUGO);
313MODULE_PARM_DESC(myri10ge_max_irq_loops,
d1ce3a0f 314 "Set stuck legacy IRQ detection threshold");
0da34b6d 315
c58ac5ca
BG		 316#define MYRI10GE_MSG_DEFAULT NETIF_MSG_LINK
317
318static int myri10ge_debug = -1; /* defaults above */
319module_param(myri10ge_debug, int, 0);
320MODULE_PARM_DESC(myri10ge_debug, "Debug level (0=none,...,16=all)");
321
1e6e9342
AG		 322static int myri10ge_lro = 1;
323module_param(myri10ge_lro, int, S_IRUGO);
d1ce3a0f 324MODULE_PARM_DESC(myri10ge_lro, "Enable large receive offload");
1e6e9342
AG		 325
326static int myri10ge_lro_max_pkts = MYRI10GE_LRO_MAX_PKTS;
327module_param(myri10ge_lro_max_pkts, int, S_IRUGO);
d1ce3a0f
BG		 328MODULE_PARM_DESC(myri10ge_lro_max_pkts,
329 "Number of LRO packets to be aggregated");
1e6e9342 330
dd50f336
BG		 331static int myri10ge_fill_thresh = 256;
332module_param(myri10ge_fill_thresh, int, S_IRUGO | S_IWUSR);
d1ce3a0f 333MODULE_PARM_DESC(myri10ge_fill_thresh, "Number of empty rx slots allowed");
dd50f336 334
f181137f
BG		 335static int myri10ge_reset_recover = 1;
336
0dcffac1
BG		 337static int myri10ge_max_slices = 1;
338module_param(myri10ge_max_slices, int, S_IRUGO);
339MODULE_PARM_DESC(myri10ge_max_slices, "Max tx/rx queues");
340
341static int myri10ge_rss_hash = MXGEFW_RSS_HASH_TYPE_SRC_PORT;
342module_param(myri10ge_rss_hash, int, S_IRUGO);
343MODULE_PARM_DESC(myri10ge_rss_hash, "Type of RSS hashing to do");
344
981813d8
BG		 345static int myri10ge_dca = 1;
346module_param(myri10ge_dca, int, S_IRUGO);
347MODULE_PARM_DESC(myri10ge_dca, "Enable DCA if possible");
348
0da34b6d
BG		 349#define MYRI10GE_FW_OFFSET 1024*1024
350#define MYRI10GE_HIGHPART_TO_U32(X) \
351(sizeof (X) == 8) ? ((u32)((u64)(X) >> 32)) : (0)
352#define MYRI10GE_LOWPART_TO_U32(X) ((u32)(X))
353
354#define myri10ge_pio_copy(to,from,size) __iowrite64_copy(to,from,size/8)
355
2f76216f 356static void myri10ge_set_multicast_list(struct net_device *dev);
4f93fde0 357static int myri10ge_sw_tso(struct sk_buff *skb, struct net_device *dev);
2f76216f 358
6250223e 359static inline void put_be32(__be32 val, __be32 __iomem * p)
40f6cff5 360{
6250223e 361 __raw_writel((__force __u32) val, (__force void __iomem *)p);
40f6cff5
AV		 362}
363
0da34b6d
BG		 364static int
365myri10ge_send_cmd(struct myri10ge_priv *mgp, u32 cmd,
366 struct myri10ge_cmd *data, int atomic)
367{
368 struct mcp_cmd *buf;
369 char buf_bytes[sizeof(*buf) + 8];
370 struct mcp_cmd_response *response = mgp->cmd;
e700f9f4 371 char __iomem *cmd_addr = mgp->sram + MXGEFW_ETH_CMD;
0da34b6d
BG		 372 u32 dma_low, dma_high, result, value;
373 int sleep_total = 0;
374
375 /* ensure buf is aligned to 8 bytes */
376 buf = (struct mcp_cmd *)ALIGN((unsigned long)buf_bytes, 8);
377
378 buf->data0 = htonl(data->data0);
379 buf->data1 = htonl(data->data1);
380 buf->data2 = htonl(data->data2);
381 buf->cmd = htonl(cmd);
382 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
383 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
384
385 buf->response_addr.low = htonl(dma_low);
386 buf->response_addr.high = htonl(dma_high);
40f6cff5 387 response->result = htonl(MYRI10GE_NO_RESPONSE_RESULT);
0da34b6d
BG		 388 mb();
389 myri10ge_pio_copy(cmd_addr, buf, sizeof(*buf));
390
391 /* wait up to 15ms. Longest command is the DMA benchmark,
392 * which is capped at 5ms, but runs from a timeout handler
393 * that runs every 7.8ms. So a 15ms timeout leaves us with
394 * a 2.2ms margin
395 */
396 if (atomic) {
397 /* if atomic is set, do not sleep,
398 * and try to get the completion quickly
399 * (1ms will be enough for those commands) */
400 for (sleep_total = 0;
401 sleep_total < 1000
40f6cff5 402 && response->result == htonl(MYRI10GE_NO_RESPONSE_RESULT);
bd2db0cf 403 sleep_total += 10) {
0da34b6d 404 udelay(10);
bd2db0cf
BG		 405 mb();
406 }
0da34b6d
BG		 407 } else {
408 /* use msleep for most command */
409 for (sleep_total = 0;
410 sleep_total < 15
40f6cff5 411 && response->result == htonl(MYRI10GE_NO_RESPONSE_RESULT);
0da34b6d
BG		 412 sleep_total++)
413 msleep(1);
414 }
415
416 result = ntohl(response->result);
417 value = ntohl(response->data);
418 if (result != MYRI10GE_NO_RESPONSE_RESULT) {
419 if (result == 0) {
420 data->data0 = value;
421 return 0;
85a7ea1b
BG		 422 } else if (result == MXGEFW_CMD_UNKNOWN) {
423 return -ENOSYS;
5443e9ea
BG		 424 } else if (result == MXGEFW_CMD_ERROR_UNALIGNED) {
425 return -E2BIG;
236bb5e6
BG		 426 } else if (result == MXGEFW_CMD_ERROR_RANGE &&
427 cmd == MXGEFW_CMD_ENABLE_RSS_QUEUES &&
428 (data->
429 data1 & MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES) !=
430 0) {
431 return -ERANGE;
0da34b6d
BG		 432 } else {
433 dev_err(&mgp->pdev->dev,
434 "command %d failed, result = %d\n",
435 cmd, result);
436 return -ENXIO;
437 }
438 }
439
440 dev_err(&mgp->pdev->dev, "command %d timed out, result = %d\n",
441 cmd, result);
442 return -EAGAIN;
443}
444
445/*
446 * The eeprom strings on the lanaiX have the format
447 * SN=x\0
448 * MAC=x:x:x:x:x:x\0
449 * PT:ddd mmm xx xx:xx:xx xx\0
450 * PV:ddd mmm xx xx:xx:xx xx\0
451 */
452static int myri10ge_read_mac_addr(struct myri10ge_priv *mgp)
453{
454 char *ptr, *limit;
455 int i;
456
457 ptr = mgp->eeprom_strings;
458 limit = mgp->eeprom_strings + MYRI10GE_EEPROM_STRINGS_SIZE;
459
460 while (*ptr != '\0' && ptr < limit) {
461 if (memcmp(ptr, "MAC=", 4) == 0) {
462 ptr += 4;
463 mgp->mac_addr_string = ptr;
464 for (i = 0; i < 6; i++) {
465 if ((ptr + 2) > limit)
466 goto abort;
467 mgp->mac_addr[i] =
468 simple_strtoul(ptr, &ptr, 16);
469 ptr += 1;
470 }
471 }
c0bf8801
BG		 472 if (memcmp(ptr, "PC=", 3) == 0) {
473 ptr += 3;
474 mgp->product_code_string = ptr;
475 }
0da34b6d
BG		 476 if (memcmp((const void *)ptr, "SN=", 3) == 0) {
477 ptr += 3;
478 mgp->serial_number = simple_strtoul(ptr, &ptr, 10);
479 }
480 while (ptr < limit && *ptr++) ;
481 }
482
483 return 0;
484
485abort:
486 dev_err(&mgp->pdev->dev, "failed to parse eeprom_strings\n");
487 return -ENXIO;
488}
489
490/*
491 * Enable or disable periodic RDMAs from the host to make certain
492 * chipsets resend dropped PCIe messages
493 */
494
495static void myri10ge_dummy_rdma(struct myri10ge_priv *mgp, int enable)
496{
497 char __iomem *submit;
f8fd57c1 498 __be32 buf[16] __attribute__ ((__aligned__(8)));
0da34b6d
BG		 499 u32 dma_low, dma_high;
500 int i;
501
502 /* clear confirmation addr */
503 mgp->cmd->data = 0;
504 mb();
505
506 /* send a rdma command to the PCIe engine, and wait for the
507 * response in the confirmation address. The firmware should
508 * write a -1 there to indicate it is alive and well
509 */
510 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
511 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
512
513 buf[0] = htonl(dma_high); /* confirm addr MSW */
514 buf[1] = htonl(dma_low); /* confirm addr LSW */
40f6cff5 515 buf[2] = MYRI10GE_NO_CONFIRM_DATA; /* confirm data */
0da34b6d
BG		 516 buf[3] = htonl(dma_high); /* dummy addr MSW */
517 buf[4] = htonl(dma_low); /* dummy addr LSW */
518 buf[5] = htonl(enable); /* enable? */
519
e700f9f4 520 submit = mgp->sram + MXGEFW_BOOT_DUMMY_RDMA;
0da34b6d
BG		 521
522 myri10ge_pio_copy(submit, &buf, sizeof(buf));
523 for (i = 0; mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA && i < 20; i++)
524 msleep(1);
525 if (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA)
526 dev_err(&mgp->pdev->dev, "dummy rdma %s failed\n",
527 (enable ? "enable" : "disable"));
528}
529
530static int
531myri10ge_validate_firmware(struct myri10ge_priv *mgp,
532 struct mcp_gen_header *hdr)
533{
534 struct device *dev = &mgp->pdev->dev;
0da34b6d
BG		 535
536 /* check firmware type */
537 if (ntohl(hdr->mcp_type) != MCP_TYPE_ETH) {
538 dev_err(dev, "Bad firmware type: 0x%x\n", ntohl(hdr->mcp_type));
539 return -EINVAL;
540 }
541
542 /* save firmware version for ethtool */
543 strncpy(mgp->fw_version, hdr->version, sizeof(mgp->fw_version));
544
9dc6f0e7
BG		 545 sscanf(mgp->fw_version, "%d.%d.%d", &mgp->fw_ver_major,
546 &mgp->fw_ver_minor, &mgp->fw_ver_tiny);
0da34b6d 547
9dc6f0e7
BG		 548 if (!(mgp->fw_ver_major == MXGEFW_VERSION_MAJOR
549 && mgp->fw_ver_minor == MXGEFW_VERSION_MINOR)) {
0da34b6d
BG		 550 dev_err(dev, "Found firmware version %s\n", mgp->fw_version);
551 dev_err(dev, "Driver needs %d.%d\n", MXGEFW_VERSION_MAJOR,
552 MXGEFW_VERSION_MINOR);
553 return -EINVAL;
554 }
555 return 0;
556}
557
558static int myri10ge_load_hotplug_firmware(struct myri10ge_priv *mgp, u32 * size)
559{
560 unsigned crc, reread_crc;
561 const struct firmware *fw;
562 struct device *dev = &mgp->pdev->dev;
b0d31d6b 563 unsigned char *fw_readback;
0da34b6d
BG		 564 struct mcp_gen_header *hdr;
565 size_t hdr_offset;
566 int status;
e454358a 567 unsigned i;
0da34b6d
BG		 568
569 if ((status = request_firmware(&fw, mgp->fw_name, dev)) < 0) {
570 dev_err(dev, "Unable to load %s firmware image via hotplug\n",
571 mgp->fw_name);
572 status = -EINVAL;
573 goto abort_with_nothing;
574 }
575
576 /* check size */
577
578 if (fw->size >= mgp->sram_size - MYRI10GE_FW_OFFSET ||
579 fw->size < MCP_HEADER_PTR_OFFSET + 4) {
580 dev_err(dev, "Firmware size invalid:%d\n", (int)fw->size);
581 status = -EINVAL;
582 goto abort_with_fw;
583 }
584
585 /* check id */
40f6cff5 586 hdr_offset = ntohl(*(__be32 *) (fw->data + MCP_HEADER_PTR_OFFSET));
0da34b6d
BG		 587 if ((hdr_offset & 3) || hdr_offset + sizeof(*hdr) > fw->size) {
588 dev_err(dev, "Bad firmware file\n");
589 status = -EINVAL;
590 goto abort_with_fw;
591 }
592 hdr = (void *)(fw->data + hdr_offset);
593
594 status = myri10ge_validate_firmware(mgp, hdr);
595 if (status != 0)
596 goto abort_with_fw;
597
598 crc = crc32(~0, fw->data, fw->size);
e454358a
BG		 599 for (i = 0; i < fw->size; i += 256) {
600 myri10ge_pio_copy(mgp->sram + MYRI10GE_FW_OFFSET + i,
601 fw->data + i,
602 min(256U, (unsigned)(fw->size - i)));
603 mb();
604 readb(mgp->sram);
b10c0668 605 }
b0d31d6b
DW		 606 fw_readback = vmalloc(fw->size);
607 if (!fw_readback) {
608 status = -ENOMEM;
609 goto abort_with_fw;
610 }
0da34b6d 611 /* corruption checking is good for parity recovery and buggy chipset */
b0d31d6b
DW		 612 memcpy_fromio(fw_readback, mgp->sram + MYRI10GE_FW_OFFSET, fw->size);
613 reread_crc = crc32(~0, fw_readback, fw->size);
614 vfree(fw_readback);
0da34b6d
BG		 615 if (crc != reread_crc) {
616 dev_err(dev, "CRC failed(fw-len=%u), got 0x%x (expect 0x%x)\n",
617 (unsigned)fw->size, reread_crc, crc);
618 status = -EIO;
619 goto abort_with_fw;
620 }
621 *size = (u32) fw->size;
622
623abort_with_fw:
624 release_firmware(fw);
625
626abort_with_nothing:
627 return status;
628}
629
630static int myri10ge_adopt_running_firmware(struct myri10ge_priv *mgp)
631{
632 struct mcp_gen_header *hdr;
633 struct device *dev = &mgp->pdev->dev;
634 const size_t bytes = sizeof(struct mcp_gen_header);
635 size_t hdr_offset;
636 int status;
637
638 /* find running firmware header */
66341fff 639 hdr_offset = swab32(readl(mgp->sram + MCP_HEADER_PTR_OFFSET));
0da34b6d
BG		 640
641 if ((hdr_offset & 3) || hdr_offset + sizeof(*hdr) > mgp->sram_size) {
642 dev_err(dev, "Running firmware has bad header offset (%d)\n",
643 (int)hdr_offset);
644 return -EIO;
645 }
646
647 /* copy header of running firmware from SRAM to host memory to
648 * validate firmware */
649 hdr = kmalloc(bytes, GFP_KERNEL);
650 if (hdr == NULL) {
651 dev_err(dev, "could not malloc firmware hdr\n");
652 return -ENOMEM;
653 }
654 memcpy_fromio(hdr, mgp->sram + hdr_offset, bytes);
655 status = myri10ge_validate_firmware(mgp, hdr);
656 kfree(hdr);
9dc6f0e7
BG		 657
658 /* check to see if adopted firmware has bug where adopting
659 * it will cause broadcasts to be filtered unless the NIC
660 * is kept in ALLMULTI mode */
661 if (mgp->fw_ver_major == 1 && mgp->fw_ver_minor == 4 &&
662 mgp->fw_ver_tiny >= 4 && mgp->fw_ver_tiny <= 11) {
663 mgp->adopted_rx_filter_bug = 1;
664 dev_warn(dev, "Adopting fw %d.%d.%d: "
665 "working around rx filter bug\n",
666 mgp->fw_ver_major, mgp->fw_ver_minor,
667 mgp->fw_ver_tiny);
668 }
0da34b6d
BG		 669 return status;
670}
671
0178ec3d 672static int myri10ge_get_firmware_capabilities(struct myri10ge_priv *mgp)
fa0a90d9
BG		 673{
674 struct myri10ge_cmd cmd;
675 int status;
676
677 /* probe for IPv6 TSO support */
678 mgp->features = NETIF_F_SG | NETIF_F_HW_CSUM | NETIF_F_TSO;
679 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_TSO6_HDR_SIZE,
680 &cmd, 0);
681 if (status == 0) {
682 mgp->max_tso6 = cmd.data0;
683 mgp->features |= NETIF_F_TSO6;
684 }
685
686 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_RX_RING_SIZE, &cmd, 0);
687 if (status != 0) {
688 dev_err(&mgp->pdev->dev,
689 "failed MXGEFW_CMD_GET_RX_RING_SIZE\n");
690 return -ENXIO;
691 }
692
693 mgp->max_intr_slots = 2 * (cmd.data0 / sizeof(struct mcp_dma_addr));
694
695 return 0;
696}
697
0dcffac1 698static int myri10ge_load_firmware(struct myri10ge_priv *mgp, int adopt)
0da34b6d
BG		 699{
700 char __iomem *submit;
f8fd57c1 701 __be32 buf[16] __attribute__ ((__aligned__(8)));
0da34b6d
BG		 702 u32 dma_low, dma_high, size;
703 int status, i;
704
b10c0668 705 size = 0;
0da34b6d
BG		 706 status = myri10ge_load_hotplug_firmware(mgp, &size);
707 if (status) {
0dcffac1
BG		 708 if (!adopt)
709 return status;
0da34b6d
BG		 710 dev_warn(&mgp->pdev->dev, "hotplug firmware loading failed\n");
711
712 /* Do not attempt to adopt firmware if there
713 * was a bad crc */
714 if (status == -EIO)
715 return status;
716
717 status = myri10ge_adopt_running_firmware(mgp);
718 if (status != 0) {
719 dev_err(&mgp->pdev->dev,
720 "failed to adopt running firmware\n");
721 return status;
722 }
723 dev_info(&mgp->pdev->dev,
724 "Successfully adopted running firmware\n");
b53bef84 725 if (mgp->tx_boundary == 4096) {
0da34b6d
BG		 726 dev_warn(&mgp->pdev->dev,
727 "Using firmware currently running on NIC"
728 ". For optimal\n");
729 dev_warn(&mgp->pdev->dev,
730 "performance consider loading optimized "
731 "firmware\n");
732 dev_warn(&mgp->pdev->dev, "via hotplug\n");
733 }
734
735 mgp->fw_name = "adopted";
b53bef84 736 mgp->tx_boundary = 2048;
fa0a90d9
BG		 737 myri10ge_dummy_rdma(mgp, 1);
738 status = myri10ge_get_firmware_capabilities(mgp);
0da34b6d
BG		 739 return status;
740 }
741
742 /* clear confirmation addr */
743 mgp->cmd->data = 0;
744 mb();
745
746 /* send a reload command to the bootstrap MCP, and wait for the
747 * response in the confirmation address. The firmware should
748 * write a -1 there to indicate it is alive and well
749 */
750 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
751 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
752
753 buf[0] = htonl(dma_high); /* confirm addr MSW */
754 buf[1] = htonl(dma_low); /* confirm addr LSW */
40f6cff5 755 buf[2] = MYRI10GE_NO_CONFIRM_DATA; /* confirm data */
0da34b6d
BG		 756
757 /* FIX: All newest firmware should un-protect the bottom of
758 * the sram before handoff. However, the very first interfaces
759 * do not. Therefore the handoff copy must skip the first 8 bytes
760 */
761 buf[3] = htonl(MYRI10GE_FW_OFFSET + 8); /* where the code starts */
762 buf[4] = htonl(size - 8); /* length of code */
763 buf[5] = htonl(8); /* where to copy to */
764 buf[6] = htonl(0); /* where to jump to */
765
e700f9f4 766 submit = mgp->sram + MXGEFW_BOOT_HANDOFF;
0da34b6d
BG		 767
768 myri10ge_pio_copy(submit, &buf, sizeof(buf));
769 mb();
770 msleep(1);
771 mb();
772 i = 0;
d93ca2a4
BG		 773 while (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA && i < 9) {
774 msleep(1 << i);
0da34b6d
BG		 775 i++;
776 }
777 if (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA) {
778 dev_err(&mgp->pdev->dev, "handoff failed\n");
779 return -ENXIO;
780 }
9a71db72 781 myri10ge_dummy_rdma(mgp, 1);
fa0a90d9 782 status = myri10ge_get_firmware_capabilities(mgp);
0da34b6d 783
fa0a90d9 784 return status;
0da34b6d
BG		 785}
786
787static int myri10ge_update_mac_address(struct myri10ge_priv *mgp, u8 * addr)
788{
789 struct myri10ge_cmd cmd;
790 int status;
791
792 cmd.data0 = ((addr[0] << 24) | (addr[1] << 16)
793 | (addr[2] << 8) | addr[3]);
794
795 cmd.data1 = ((addr[4] << 8) | (addr[5]));
796
797 status = myri10ge_send_cmd(mgp, MXGEFW_SET_MAC_ADDRESS, &cmd, 0);
798 return status;
799}
800
801static int myri10ge_change_pause(struct myri10ge_priv *mgp, int pause)
802{
803 struct myri10ge_cmd cmd;
804 int status, ctl;
805
806 ctl = pause ? MXGEFW_ENABLE_FLOW_CONTROL : MXGEFW_DISABLE_FLOW_CONTROL;
807 status = myri10ge_send_cmd(mgp, ctl, &cmd, 0);
808
809 if (status) {
810 printk(KERN_ERR
811 "myri10ge: %s: Failed to set flow control mode\n",
812 mgp->dev->name);
813 return status;
814 }
815 mgp->pause = pause;
816 return 0;
817}
818
819static void
820myri10ge_change_promisc(struct myri10ge_priv *mgp, int promisc, int atomic)
821{
822 struct myri10ge_cmd cmd;
823 int status, ctl;
824
825 ctl = promisc ? MXGEFW_ENABLE_PROMISC : MXGEFW_DISABLE_PROMISC;
826 status = myri10ge_send_cmd(mgp, ctl, &cmd, atomic);
827 if (status)
828 printk(KERN_ERR "myri10ge: %s: Failed to set promisc mode\n",
829 mgp->dev->name);
830}
831
0d6ac257 832static int myri10ge_dma_test(struct myri10ge_priv *mgp, int test_type)
0da34b6d
BG		 833{
834 struct myri10ge_cmd cmd;
835 int status;
0da34b6d 836 u32 len;
34fdccea
BG		 837 struct page *dmatest_page;
838 dma_addr_t dmatest_bus;
0d6ac257
BG		 839 char *test = " ";
840
841 dmatest_page = alloc_page(GFP_KERNEL);
842 if (!dmatest_page)
843 return -ENOMEM;
844 dmatest_bus = pci_map_page(mgp->pdev, dmatest_page, 0, PAGE_SIZE,
845 DMA_BIDIRECTIONAL);
846
847 /* Run a small DMA test.
848 * The magic multipliers to the length tell the firmware
849 * to do DMA read, write, or read+write tests. The
850 * results are returned in cmd.data0. The upper 16
851 * bits or the return is the number of transfers completed.
852 * The lower 16 bits is the time in 0.5us ticks that the
853 * transfers took to complete.
854 */
855
b53bef84 856 len = mgp->tx_boundary;
0d6ac257
BG		 857
858 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
859 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
860 cmd.data2 = len * 0x10000;
861 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
862 if (status != 0) {
863 test = "read";
864 goto abort;
865 }
866 mgp->read_dma = ((cmd.data0 >> 16) * len * 2) / (cmd.data0 & 0xffff);
867 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
868 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
869 cmd.data2 = len * 0x1;
870 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
871 if (status != 0) {
872 test = "write";
873 goto abort;
874 }
875 mgp->write_dma = ((cmd.data0 >> 16) * len * 2) / (cmd.data0 & 0xffff);
876
877 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
878 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
879 cmd.data2 = len * 0x10001;
880 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
881 if (status != 0) {
882 test = "read/write";
883 goto abort;
884 }
885 mgp->read_write_dma = ((cmd.data0 >> 16) * len * 2 * 2) /
886 (cmd.data0 & 0xffff);
887
888abort:
889 pci_unmap_page(mgp->pdev, dmatest_bus, PAGE_SIZE, DMA_BIDIRECTIONAL);
890 put_page(dmatest_page);
891
892 if (status != 0 && test_type != MXGEFW_CMD_UNALIGNED_TEST)
893 dev_warn(&mgp->pdev->dev, "DMA %s benchmark failed: %d\n",
894 test, status);
895
896 return status;
897}
898
899static int myri10ge_reset(struct myri10ge_priv *mgp)
900{
901 struct myri10ge_cmd cmd;
0dcffac1
BG		 902 struct myri10ge_slice_state *ss;
903 int i, status;
0d6ac257 904 size_t bytes;
5dd2d332 905#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 906 unsigned long dca_tag_off;
907#endif
0da34b6d
BG		 908
909 /* try to send a reset command to the card to see if it
910 * is alive */
911 memset(&cmd, 0, sizeof(cmd));
912 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_RESET, &cmd, 0);
913 if (status != 0) {
914 dev_err(&mgp->pdev->dev, "failed reset\n");
915 return -ENXIO;
916 }
0d6ac257
BG		 917
918 (void)myri10ge_dma_test(mgp, MXGEFW_DMA_TEST);
0dcffac1
BG		 919 /*
920 * Use non-ndis mcp_slot (eg, 4 bytes total,
921 * no toeplitz hash value returned. Older firmware will
922 * not understand this command, but will use the correct
923 * sized mcp_slot, so we ignore error returns
924 */
925 cmd.data0 = MXGEFW_RSS_MCP_SLOT_TYPE_MIN;
926 (void)myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_MCP_SLOT_TYPE, &cmd, 0);
0da34b6d
BG		 927
928 /* Now exchange information about interrupts */
929
0dcffac1 930 bytes = mgp->max_intr_slots * sizeof(*mgp->ss[0].rx_done.entry);
0da34b6d
BG		 931 cmd.data0 = (u32) bytes;
932 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_SIZE, &cmd, 0);
0dcffac1
BG		 933
934 /*
935 * Even though we already know how many slices are supported
936 * via myri10ge_probe_slices() MXGEFW_CMD_GET_MAX_RSS_QUEUES
937 * has magic side effects, and must be called after a reset.
938 * It must be called prior to calling any RSS related cmds,
939 * including assigning an interrupt queue for anything but
940 * slice 0. It must also be called *after*
941 * MXGEFW_CMD_SET_INTRQ_SIZE, since the intrq size is used by
942 * the firmware to compute offsets.
943 */
944
945 if (mgp->num_slices > 1) {
946
947 /* ask the maximum number of slices it supports */
948 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_RSS_QUEUES,
949 &cmd, 0);
950 if (status != 0) {
951 dev_err(&mgp->pdev->dev,
952 "failed to get number of slices\n");
953 }
954
955 /*
956 * MXGEFW_CMD_ENABLE_RSS_QUEUES must be called prior
957 * to setting up the interrupt queue DMA
958 */
959
960 cmd.data0 = mgp->num_slices;
236bb5e6
BG		 961 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
962 if (mgp->dev->real_num_tx_queues > 1)
963 cmd.data1 |= MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES;
0dcffac1
BG		 964 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ENABLE_RSS_QUEUES,
965 &cmd, 0);
236bb5e6
BG		 966
967 /* Firmware older than 1.4.32 only supports multiple
968 * RX queues, so if we get an error, first retry using a
969 * single TX queue before giving up */
970 if (status != 0 && mgp->dev->real_num_tx_queues > 1) {
971 mgp->dev->real_num_tx_queues = 1;
972 cmd.data0 = mgp->num_slices;
973 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
974 status = myri10ge_send_cmd(mgp,
975 MXGEFW_CMD_ENABLE_RSS_QUEUES,
976 &cmd, 0);
977 }
978
0dcffac1
BG		 979 if (status != 0) {
980 dev_err(&mgp->pdev->dev,
981 "failed to set number of slices\n");
982
983 return status;
984 }
985 }
986 for (i = 0; i < mgp->num_slices; i++) {
987 ss = &mgp->ss[i];
988 cmd.data0 = MYRI10GE_LOWPART_TO_U32(ss->rx_done.bus);
989 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(ss->rx_done.bus);
990 cmd.data2 = i;
991 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_DMA,
992 &cmd, 0);
993 };
0da34b6d
BG		 994
995 status |=
996 myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_IRQ_ACK_OFFSET, &cmd, 0);
0dcffac1
BG		 997 for (i = 0; i < mgp->num_slices; i++) {
998 ss = &mgp->ss[i];
999 ss->irq_claim =
1000 (__iomem __be32 *) (mgp->sram + cmd.data0 + 8 * i);
1001 }
df30a740
BG		 1002 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_IRQ_DEASSERT_OFFSET,
1003 &cmd, 0);
1004 mgp->irq_deassert = (__iomem __be32 *) (mgp->sram + cmd.data0);
0da34b6d 1005
0da34b6d
BG		 1006 status |= myri10ge_send_cmd
1007 (mgp, MXGEFW_CMD_GET_INTR_COAL_DELAY_OFFSET, &cmd, 0);
40f6cff5 1008 mgp->intr_coal_delay_ptr = (__iomem __be32 *) (mgp->sram + cmd.data0);
0da34b6d
BG		 1009 if (status != 0) {
1010 dev_err(&mgp->pdev->dev, "failed set interrupt parameters\n");
1011 return status;
1012 }
40f6cff5 1013 put_be32(htonl(mgp->intr_coal_delay), mgp->intr_coal_delay_ptr);
0da34b6d 1014
5dd2d332 1015#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 1016 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_DCA_OFFSET, &cmd, 0);
1017 dca_tag_off = cmd.data0;
1018 for (i = 0; i < mgp->num_slices; i++) {
1019 ss = &mgp->ss[i];
1020 if (status == 0) {
1021 ss->dca_tag = (__iomem __be32 *)
1022 (mgp->sram + dca_tag_off + 4 * i);
1023 } else {
1024 ss->dca_tag = NULL;
1025 }
1026 }
1027#endif /* CONFIG_DCA */
1028
0da34b6d 1029 /* reset mcp/driver shared state back to 0 */
0dcffac1 1030
c58ac5ca 1031 mgp->link_changes = 0;
0dcffac1
BG		 1032 for (i = 0; i < mgp->num_slices; i++) {
1033 ss = &mgp->ss[i];
1034
1035 memset(ss->rx_done.entry, 0, bytes);
1036 ss->tx.req = 0;
1037 ss->tx.done = 0;
1038 ss->tx.pkt_start = 0;
1039 ss->tx.pkt_done = 0;
1040 ss->rx_big.cnt = 0;
1041 ss->rx_small.cnt = 0;
1042 ss->rx_done.idx = 0;
1043 ss->rx_done.cnt = 0;
1044 ss->tx.wake_queue = 0;
1045 ss->tx.stop_queue = 0;
1046 }
1047
0da34b6d 1048 status = myri10ge_update_mac_address(mgp, mgp->dev->dev_addr);
0da34b6d 1049 myri10ge_change_pause(mgp, mgp->pause);
2f76216f 1050 myri10ge_set_multicast_list(mgp->dev);
0da34b6d
BG		 1051 return status;
1052}
1053
5dd2d332 1054#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 1055static void
1056myri10ge_write_dca(struct myri10ge_slice_state *ss, int cpu, int tag)
1057{
1058 ss->cpu = cpu;
1059 ss->cached_dca_tag = tag;
1060 put_be32(htonl(tag), ss->dca_tag);
1061}
1062
1063static inline void myri10ge_update_dca(struct myri10ge_slice_state *ss)
1064{
1065 int cpu = get_cpu();
1066 int tag;
1067
1068 if (cpu != ss->cpu) {
1069 tag = dca_get_tag(cpu);
1070 if (ss->cached_dca_tag != tag)
1071 myri10ge_write_dca(ss, cpu, tag);
1072 }
1073 put_cpu();
1074}
1075
1076static void myri10ge_setup_dca(struct myri10ge_priv *mgp)
1077{
1078 int err, i;
1079 struct pci_dev *pdev = mgp->pdev;
1080
1081 if (mgp->ss[0].dca_tag == NULL || mgp->dca_enabled)
1082 return;
1083 if (!myri10ge_dca) {
1084 dev_err(&pdev->dev, "dca disabled by administrator\n");
1085 return;
1086 }
1087 err = dca_add_requester(&pdev->dev);
1088 if (err) {
330554cb
BG		 1089 if (err != -ENODEV)
1090 dev_err(&pdev->dev,
1091 "dca_add_requester() failed, err=%d\n", err);
981813d8
BG		 1092 return;
1093 }
1094 mgp->dca_enabled = 1;
1095 for (i = 0; i < mgp->num_slices; i++)
1096 myri10ge_write_dca(&mgp->ss[i], -1, 0);
1097}
1098
1099static void myri10ge_teardown_dca(struct myri10ge_priv *mgp)
1100{
1101 struct pci_dev *pdev = mgp->pdev;
1102 int err;
1103
1104 if (!mgp->dca_enabled)
1105 return;
1106 mgp->dca_enabled = 0;
1107 err = dca_remove_requester(&pdev->dev);
1108}
1109
1110static int myri10ge_notify_dca_device(struct device *dev, void *data)
1111{
1112 struct myri10ge_priv *mgp;
1113 unsigned long event;
1114
1115 mgp = dev_get_drvdata(dev);
1116 event = *(unsigned long *)data;
1117
1118 if (event == DCA_PROVIDER_ADD)
1119 myri10ge_setup_dca(mgp);
1120 else if (event == DCA_PROVIDER_REMOVE)
1121 myri10ge_teardown_dca(mgp);
1122 return 0;
1123}
1124#endif /* CONFIG_DCA */
1125
0da34b6d
BG		 1126static inline void
1127myri10ge_submit_8rx(struct mcp_kreq_ether_recv __iomem * dst,
1128 struct mcp_kreq_ether_recv *src)
1129{
40f6cff5 1130 __be32 low;
0da34b6d
BG		 1131
1132 low = src->addr_low;
40f6cff5 1133 src->addr_low = htonl(DMA_32BIT_MASK);
e67bda55
BG		 1134 myri10ge_pio_copy(dst, src, 4 * sizeof(*src));
1135 mb();
1136 myri10ge_pio_copy(dst + 4, src + 4, 4 * sizeof(*src));
0da34b6d
BG		 1137 mb();
1138 src->addr_low = low;
40f6cff5 1139 put_be32(low, &dst->addr_low);
0da34b6d
BG		 1140 mb();
1141}
1142
40f6cff5 1143static inline void myri10ge_vlan_ip_csum(struct sk_buff *skb, __wsum hw_csum)
0da34b6d
BG		 1144{
1145 struct vlan_hdr *vh = (struct vlan_hdr *)(skb->data);
1146
40f6cff5 1147 if ((skb->protocol == htons(ETH_P_8021Q)) &&
0da34b6d
BG		 1148 (vh->h_vlan_encapsulated_proto == htons(ETH_P_IP) ||
1149 vh->h_vlan_encapsulated_proto == htons(ETH_P_IPV6))) {
1150 skb->csum = hw_csum;
84fa7933 1151 skb->ip_summed = CHECKSUM_COMPLETE;
0da34b6d
BG		 1152 }
1153}
1154
dd50f336
BG		 1155static inline void
1156myri10ge_rx_skb_build(struct sk_buff *skb, u8 * va,
1157 struct skb_frag_struct *rx_frags, int len, int hlen)
1158{
1159 struct skb_frag_struct *skb_frags;
1160
1161 skb->len = skb->data_len = len;
1162 skb->truesize = len + sizeof(struct sk_buff);
1163 /* attach the page(s) */
1164
1165 skb_frags = skb_shinfo(skb)->frags;
1166 while (len > 0) {
1167 memcpy(skb_frags, rx_frags, sizeof(*skb_frags));
1168 len -= rx_frags->size;
1169 skb_frags++;
1170 rx_frags++;
1171 skb_shinfo(skb)->nr_frags++;
1172 }
1173
1174 /* pskb_may_pull is not available in irq context, but
1175 * skb_pull() (for ether_pad and eth_type_trans()) requires
1176 * the beginning of the packet in skb_headlen(), move it
1177 * manually */
27d7ff46 1178 skb_copy_to_linear_data(skb, va, hlen);
dd50f336
BG		 1179 skb_shinfo(skb)->frags[0].page_offset += hlen;
1180 skb_shinfo(skb)->frags[0].size -= hlen;
1181 skb->data_len -= hlen;
1182 skb->tail += hlen;
1183 skb_pull(skb, MXGEFW_PAD);
1184}
1185
1186static void
1187myri10ge_alloc_rx_pages(struct myri10ge_priv *mgp, struct myri10ge_rx_buf *rx,
1188 int bytes, int watchdog)
1189{
1190 struct page *page;
1191 int idx;
1192
1193 if (unlikely(rx->watchdog_needed && !watchdog))
1194 return;
1195
1196 /* try to refill entire ring */
1197 while (rx->fill_cnt != (rx->cnt + rx->mask + 1)) {
1198 idx = rx->fill_cnt & rx->mask;
ae8509b1 1199 if (rx->page_offset + bytes <= MYRI10GE_ALLOC_SIZE) {
dd50f336
BG		 1200 /* we can use part of previous page */
1201 get_page(rx->page);
1202 } else {
1203 /* we need a new page */
1204 page =
1205 alloc_pages(GFP_ATOMIC | __GFP_COMP,
1206 MYRI10GE_ALLOC_ORDER);
1207 if (unlikely(page == NULL)) {
1208 if (rx->fill_cnt - rx->cnt < 16)
1209 rx->watchdog_needed = 1;
1210 return;
1211 }
1212 rx->page = page;
1213 rx->page_offset = 0;
1214 rx->bus = pci_map_page(mgp->pdev, page, 0,
1215 MYRI10GE_ALLOC_SIZE,
1216 PCI_DMA_FROMDEVICE);
1217 }
1218 rx->info[idx].page = rx->page;
1219 rx->info[idx].page_offset = rx->page_offset;
1220 /* note that this is the address of the start of the
1221 * page */
1222 pci_unmap_addr_set(&rx->info[idx], bus, rx->bus);
1223 rx->shadow[idx].addr_low =
1224 htonl(MYRI10GE_LOWPART_TO_U32(rx->bus) + rx->page_offset);
1225 rx->shadow[idx].addr_high =
1226 htonl(MYRI10GE_HIGHPART_TO_U32(rx->bus));
1227
1228 /* start next packet on a cacheline boundary */
1229 rx->page_offset += SKB_DATA_ALIGN(bytes);
ae8509b1
BG		 1230
1231#if MYRI10GE_ALLOC_SIZE > 4096
1232 /* don't cross a 4KB boundary */
1233 if ((rx->page_offset >> 12) !=
1234 ((rx->page_offset + bytes - 1) >> 12))
1235 rx->page_offset = (rx->page_offset + 4096) & ~4095;
1236#endif
dd50f336
BG		 1237 rx->fill_cnt++;
1238
1239 /* copy 8 descriptors to the firmware at a time */
1240 if ((idx & 7) == 7) {
e454e7e2
BG		 1241 myri10ge_submit_8rx(&rx->lanai[idx - 7],
1242 &rx->shadow[idx - 7]);
dd50f336
BG		 1243 }
1244 }
1245}
1246
1247static inline void
1248myri10ge_unmap_rx_page(struct pci_dev *pdev,
1249 struct myri10ge_rx_buffer_state *info, int bytes)
1250{
1251 /* unmap the recvd page if we're the only or last user of it */
1252 if (bytes >= MYRI10GE_ALLOC_SIZE / 2 ||
1253 (info->page_offset + 2 * bytes) > MYRI10GE_ALLOC_SIZE) {
1254 pci_unmap_page(pdev, (pci_unmap_addr(info, bus)
1255 & ~(MYRI10GE_ALLOC_SIZE - 1)),
1256 MYRI10GE_ALLOC_SIZE, PCI_DMA_FROMDEVICE);
1257 }
1258}
1259
1260#define MYRI10GE_HLEN 64 /* The number of bytes to copy from a
1261 * page into an skb */
1262
1263static inline int
b53bef84 1264myri10ge_rx_done(struct myri10ge_slice_state *ss, struct myri10ge_rx_buf *rx,
52ea6fb3 1265 int bytes, int len, __wsum csum)
dd50f336 1266{
b53bef84 1267 struct myri10ge_priv *mgp = ss->mgp;
dd50f336
BG		 1268 struct sk_buff *skb;
1269 struct skb_frag_struct rx_frags[MYRI10GE_MAX_FRAGS_PER_FRAME];
1270 int i, idx, hlen, remainder;
1271 struct pci_dev *pdev = mgp->pdev;
1272 struct net_device *dev = mgp->dev;
1273 u8 *va;
1274
1275 len += MXGEFW_PAD;
1276 idx = rx->cnt & rx->mask;
1277 va = page_address(rx->info[idx].page) + rx->info[idx].page_offset;
1278 prefetch(va);
1279 /* Fill skb_frag_struct(s) with data from our receive */
1280 for (i = 0, remainder = len; remainder > 0; i++) {
1281 myri10ge_unmap_rx_page(pdev, &rx->info[idx], bytes);
1282 rx_frags[i].page = rx->info[idx].page;
1283 rx_frags[i].page_offset = rx->info[idx].page_offset;
1284 if (remainder < MYRI10GE_ALLOC_SIZE)
1285 rx_frags[i].size = remainder;
1286 else
1287 rx_frags[i].size = MYRI10GE_ALLOC_SIZE;
1288 rx->cnt++;
1289 idx = rx->cnt & rx->mask;
1290 remainder -= MYRI10GE_ALLOC_SIZE;
1291 }
1292
1e6e9342
AG		 1293 if (mgp->csum_flag && myri10ge_lro) {
1294 rx_frags[0].page_offset += MXGEFW_PAD;
1295 rx_frags[0].size -= MXGEFW_PAD;
1296 len -= MXGEFW_PAD;
b53bef84 1297 lro_receive_frags(&ss->rx_done.lro_mgr, rx_frags,
b53bef84 1298 /* opaque, will come back in get_frag_header */
0dcffac1 1299 len, len,
b53bef84 1300 (void *)(__force unsigned long)csum, csum);
0dcffac1 1301
1e6e9342
AG		 1302 return 1;
1303 }
1304
dd50f336
BG		 1305 hlen = MYRI10GE_HLEN > len ? len : MYRI10GE_HLEN;
1306
e636b2ea
BG		 1307 /* allocate an skb to attach the page(s) to. This is done
1308 * after trying LRO, so as to avoid skb allocation overheads */
dd50f336
BG		 1309
1310 skb = netdev_alloc_skb(dev, MYRI10GE_HLEN + 16);
1311 if (unlikely(skb == NULL)) {
1312 mgp->stats.rx_dropped++;
1313 do {
1314 i--;
1315 put_page(rx_frags[i].page);
1316 } while (i != 0);
1317 return 0;
1318 }
1319
1320 /* Attach the pages to the skb, and trim off any padding */
1321 myri10ge_rx_skb_build(skb, va, rx_frags, len, hlen);
1322 if (skb_shinfo(skb)->frags[0].size <= 0) {
1323 put_page(skb_shinfo(skb)->frags[0].page);
1324 skb_shinfo(skb)->nr_frags = 0;
1325 }
1326 skb->protocol = eth_type_trans(skb, dev);
dd50f336
BG		 1327
1328 if (mgp->csum_flag) {
1329 if ((skb->protocol == htons(ETH_P_IP)) ||
1330 (skb->protocol == htons(ETH_P_IPV6))) {
1331 skb->csum = csum;
1332 skb->ip_summed = CHECKSUM_COMPLETE;
1333 } else
1334 myri10ge_vlan_ip_csum(skb, csum);
1335 }
1336 netif_receive_skb(skb);
1337 dev->last_rx = jiffies;
1338 return 1;
1339}
1340
b53bef84
BG		 1341static inline void
1342myri10ge_tx_done(struct myri10ge_slice_state *ss, int mcp_index)
0da34b6d 1343{
b53bef84
BG		 1344 struct pci_dev *pdev = ss->mgp->pdev;
1345 struct myri10ge_tx_buf *tx = &ss->tx;
236bb5e6 1346 struct netdev_queue *dev_queue;
0da34b6d
BG		 1347 struct sk_buff *skb;
1348 int idx, len;
0da34b6d
BG		 1349
1350 while (tx->pkt_done != mcp_index) {
1351 idx = tx->done & tx->mask;
1352 skb = tx->info[idx].skb;
1353
1354 /* Mark as free */
1355 tx->info[idx].skb = NULL;
1356 if (tx->info[idx].last) {
1357 tx->pkt_done++;
1358 tx->info[idx].last = 0;
1359 }
1360 tx->done++;
1361 len = pci_unmap_len(&tx->info[idx], len);
1362 pci_unmap_len_set(&tx->info[idx], len, 0);
1363 if (skb) {
b53bef84
BG		 1364 ss->stats.tx_bytes += skb->len;
1365 ss->stats.tx_packets++;
0da34b6d
BG		 1366 dev_kfree_skb_irq(skb);
1367 if (len)
1368 pci_unmap_single(pdev,
1369 pci_unmap_addr(&tx->info[idx],
1370 bus), len,
1371 PCI_DMA_TODEVICE);
1372 } else {
1373 if (len)
1374 pci_unmap_page(pdev,
1375 pci_unmap_addr(&tx->info[idx],
1376 bus), len,
1377 PCI_DMA_TODEVICE);
1378 }
0da34b6d 1379 }
236bb5e6
BG		 1380
1381 dev_queue = netdev_get_tx_queue(ss->dev, ss - ss->mgp->ss);
1382 /*
1383 * Make a minimal effort to prevent the NIC from polling an
1384 * idle tx queue. If we can't get the lock we leave the queue
1385 * active. In this case, either a thread was about to start
1386 * using the queue anyway, or we lost a race and the NIC will
1387 * waste some of its resources polling an inactive queue for a
1388 * while.
1389 */
1390
1391 if ((ss->mgp->dev->real_num_tx_queues > 1) &&
1392 __netif_tx_trylock(dev_queue)) {
1393 if (tx->req == tx->done) {
1394 tx->queue_active = 0;
1395 put_be32(htonl(1), tx->send_stop);
1396 }
1397 __netif_tx_unlock(dev_queue);
1398 }
1399
0da34b6d 1400 /* start the queue if we've stopped it */
236bb5e6 1401 if (netif_tx_queue_stopped(dev_queue)
0da34b6d 1402 && tx->req - tx->done < (tx->mask >> 1)) {
b53bef84 1403 tx->wake_queue++;
236bb5e6 1404 netif_tx_wake_queue(dev_queue);
0da34b6d
BG		 1405 }
1406}
1407
b53bef84
BG		 1408static inline int
1409myri10ge_clean_rx_done(struct myri10ge_slice_state *ss, int budget)
0da34b6d 1410{
b53bef84
BG		 1411 struct myri10ge_rx_done *rx_done = &ss->rx_done;
1412 struct myri10ge_priv *mgp = ss->mgp;
0da34b6d
BG		 1413 unsigned long rx_bytes = 0;
1414 unsigned long rx_packets = 0;
1415 unsigned long rx_ok;
1416
1417 int idx = rx_done->idx;
1418 int cnt = rx_done->cnt;
bea3348e 1419 int work_done = 0;
0da34b6d 1420 u16 length;
40f6cff5 1421 __wsum checksum;
0da34b6d 1422
c956a240 1423 while (rx_done->entry[idx].length != 0 && work_done < budget) {
0da34b6d
BG		 1424 length = ntohs(rx_done->entry[idx].length);
1425 rx_done->entry[idx].length = 0;
40f6cff5 1426 checksum = csum_unfold(rx_done->entry[idx].checksum);
0da34b6d 1427 if (length <= mgp->small_bytes)
b53bef84 1428 rx_ok = myri10ge_rx_done(ss, &ss->rx_small,
52ea6fb3
BG		 1429 mgp->small_bytes,
1430 length, checksum);
0da34b6d 1431 else
b53bef84 1432 rx_ok = myri10ge_rx_done(ss, &ss->rx_big,
52ea6fb3
BG		 1433 mgp->big_bytes,
1434 length, checksum);
0da34b6d
BG		 1435 rx_packets += rx_ok;
1436 rx_bytes += rx_ok * (unsigned long)length;
1437 cnt++;
014377a1 1438 idx = cnt & (mgp->max_intr_slots - 1);
c956a240 1439 work_done++;
0da34b6d
BG		 1440 }
1441 rx_done->idx = idx;
1442 rx_done->cnt = cnt;
b53bef84
BG		 1443 ss->stats.rx_packets += rx_packets;
1444 ss->stats.rx_bytes += rx_bytes;
c7dab99b 1445
1e6e9342
AG		 1446 if (myri10ge_lro)
1447 lro_flush_all(&rx_done->lro_mgr);
1448
c7dab99b 1449 /* restock receive rings if needed */
b53bef84
BG		 1450 if (ss->rx_small.fill_cnt - ss->rx_small.cnt < myri10ge_fill_thresh)
1451 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
c7dab99b 1452 mgp->small_bytes + MXGEFW_PAD, 0);
b53bef84
BG		 1453 if (ss->rx_big.fill_cnt - ss->rx_big.cnt < myri10ge_fill_thresh)
1454 myri10ge_alloc_rx_pages(mgp, &ss->rx_big, mgp->big_bytes, 0);
c7dab99b 1455
bea3348e 1456 return work_done;
0da34b6d
BG		 1457}
1458
1459static inline void myri10ge_check_statblock(struct myri10ge_priv *mgp)
1460{
0dcffac1 1461 struct mcp_irq_data *stats = mgp->ss[0].fw_stats;
0da34b6d
BG		 1462
1463 if (unlikely(stats->stats_updated)) {
798a95db
BG		 1464 unsigned link_up = ntohl(stats->link_up);
1465 if (mgp->link_state != link_up) {
1466 mgp->link_state = link_up;
1467
1468 if (mgp->link_state == MXGEFW_LINK_UP) {
c58ac5ca
BG		 1469 if (netif_msg_link(mgp))
1470 printk(KERN_INFO
1471 "myri10ge: %s: link up\n",
1472 mgp->dev->name);
0da34b6d 1473 netif_carrier_on(mgp->dev);
c58ac5ca 1474 mgp->link_changes++;
0da34b6d 1475 } else {
c58ac5ca
BG		 1476 if (netif_msg_link(mgp))
1477 printk(KERN_INFO
798a95db
BG		 1478 "myri10ge: %s: link %s\n",
1479 mgp->dev->name,
1480 (link_up == MXGEFW_LINK_MYRINET ?
1481 "mismatch (Myrinet detected)" :
1482 "down"));
0da34b6d 1483 netif_carrier_off(mgp->dev);
c58ac5ca 1484 mgp->link_changes++;
0da34b6d
BG		 1485 }
1486 }
1487 if (mgp->rdma_tags_available !=
b53bef84 1488 ntohl(stats->rdma_tags_available)) {
0da34b6d 1489 mgp->rdma_tags_available =
b53bef84 1490 ntohl(stats->rdma_tags_available);
0da34b6d
BG		 1491 printk(KERN_WARNING "myri10ge: %s: RDMA timed out! "
1492 "%d tags left\n", mgp->dev->name,
1493 mgp->rdma_tags_available);
1494 }
1495 mgp->down_cnt += stats->link_down;
1496 if (stats->link_down)
1497 wake_up(&mgp->down_wq);
1498 }
1499}
1500
bea3348e 1501static int myri10ge_poll(struct napi_struct *napi, int budget)
0da34b6d 1502{
b53bef84
BG		 1503 struct myri10ge_slice_state *ss =
1504 container_of(napi, struct myri10ge_slice_state, napi);
1505 struct net_device *netdev = ss->mgp->dev;
bea3348e 1506 int work_done;
0da34b6d 1507
5dd2d332 1508#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 1509 if (ss->mgp->dca_enabled)
1510 myri10ge_update_dca(ss);
1511#endif
1512
0da34b6d 1513 /* process as many rx events as NAPI will allow */
b53bef84 1514 work_done = myri10ge_clean_rx_done(ss, budget);
0da34b6d 1515
4ec24119 1516 if (work_done < budget) {
bea3348e 1517 netif_rx_complete(netdev, napi);
b53bef84 1518 put_be32(htonl(3), ss->irq_claim);
0da34b6d 1519 }
bea3348e 1520 return work_done;
0da34b6d
BG		 1521}
1522
7d12e780 1523static irqreturn_t myri10ge_intr(int irq, void *arg)
0da34b6d 1524{
b53bef84
BG		 1525 struct myri10ge_slice_state *ss = arg;
1526 struct myri10ge_priv *mgp = ss->mgp;
1527 struct mcp_irq_data *stats = ss->fw_stats;
1528 struct myri10ge_tx_buf *tx = &ss->tx;
0da34b6d
BG		 1529 u32 send_done_count;
1530 int i;
1531
236bb5e6
BG		 1532 /* an interrupt on a non-zero receive-only slice is implicitly
1533 * valid since MSI-X irqs are not shared */
1534 if ((mgp->dev->real_num_tx_queues == 1) && (ss != mgp->ss)) {
0dcffac1
BG		 1535 netif_rx_schedule(ss->dev, &ss->napi);
1536 return (IRQ_HANDLED);
1537 }
1538
0da34b6d
BG		 1539 /* make sure it is our IRQ, and that the DMA has finished */
1540 if (unlikely(!stats->valid))
1541 return (IRQ_NONE);
1542
1543 /* low bit indicates receives are present, so schedule
1544 * napi poll handler */
1545 if (stats->valid & 1)
b53bef84 1546 netif_rx_schedule(ss->dev, &ss->napi);
0da34b6d 1547
0dcffac1 1548 if (!mgp->msi_enabled && !mgp->msix_enabled) {
40f6cff5 1549 put_be32(0, mgp->irq_deassert);
0da34b6d
BG		 1550 if (!myri10ge_deassert_wait)
1551 stats->valid = 0;
1552 mb();
1553 } else
1554 stats->valid = 0;
1555
1556 /* Wait for IRQ line to go low, if using INTx */
1557 i = 0;
1558 while (1) {
1559 i++;
1560 /* check for transmit completes and receives */
1561 send_done_count = ntohl(stats->send_done_count);
1562 if (send_done_count != tx->pkt_done)
b53bef84 1563 myri10ge_tx_done(ss, (int)send_done_count);
0da34b6d
BG		 1564 if (unlikely(i > myri10ge_max_irq_loops)) {
1565 printk(KERN_WARNING "myri10ge: %s: irq stuck?\n",
1566 mgp->dev->name);
1567 stats->valid = 0;
1568 schedule_work(&mgp->watchdog_work);
1569 }
1570 if (likely(stats->valid == 0))
1571 break;
1572 cpu_relax();
1573 barrier();
1574 }
1575
236bb5e6
BG		 1576 /* Only slice 0 updates stats */
1577 if (ss == mgp->ss)
1578 myri10ge_check_statblock(mgp);
0da34b6d 1579
b53bef84 1580 put_be32(htonl(3), ss->irq_claim + 1);
0da34b6d
BG		 1581 return (IRQ_HANDLED);
1582}
1583
1584static int
1585myri10ge_get_settings(struct net_device *netdev, struct ethtool_cmd *cmd)
1586{
c0bf8801
BG		 1587 struct myri10ge_priv *mgp = netdev_priv(netdev);
1588 char *ptr;
1589 int i;
1590
0da34b6d
BG		 1591 cmd->autoneg = AUTONEG_DISABLE;
1592 cmd->speed = SPEED_10000;
1593 cmd->duplex = DUPLEX_FULL;
c0bf8801
BG		 1594
1595 /*
1596 * parse the product code to deterimine the interface type
1597 * (CX4, XFP, Quad Ribbon Fiber) by looking at the character
1598 * after the 3rd dash in the driver's cached copy of the
1599 * EEPROM's product code string.
1600 */
1601 ptr = mgp->product_code_string;
1602 if (ptr == NULL) {
1603 printk(KERN_ERR "myri10ge: %s: Missing product code\n",
99f5f87e 1604 netdev->name);
c0bf8801
BG		 1605 return 0;
1606 }
1607 for (i = 0; i < 3; i++, ptr++) {
1608 ptr = strchr(ptr, '-');
1609 if (ptr == NULL) {
1610 printk(KERN_ERR "myri10ge: %s: Invalid product "
1611 "code %s\n", netdev->name,
1612 mgp->product_code_string);
1613 return 0;
1614 }
1615 }
1616 if (*ptr == 'R' || *ptr == 'Q') {
1617 /* We've found either an XFP or quad ribbon fiber */
1618 cmd->port = PORT_FIBRE;
1619 }
0da34b6d
BG		 1620 return 0;
1621}
1622
1623static void
1624myri10ge_get_drvinfo(struct net_device *netdev, struct ethtool_drvinfo *info)
1625{
1626 struct myri10ge_priv *mgp = netdev_priv(netdev);
1627
1628 strlcpy(info->driver, "myri10ge", sizeof(info->driver));
1629 strlcpy(info->version, MYRI10GE_VERSION_STR, sizeof(info->version));
1630 strlcpy(info->fw_version, mgp->fw_version, sizeof(info->fw_version));
1631 strlcpy(info->bus_info, pci_name(mgp->pdev), sizeof(info->bus_info));
1632}
1633
1634static int
1635myri10ge_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *coal)
1636{
1637 struct myri10ge_priv *mgp = netdev_priv(netdev);
99f5f87e 1638
0da34b6d
BG		 1639 coal->rx_coalesce_usecs = mgp->intr_coal_delay;
1640 return 0;
1641}
1642
1643static int
1644myri10ge_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *coal)
1645{
1646 struct myri10ge_priv *mgp = netdev_priv(netdev);
1647
1648 mgp->intr_coal_delay = coal->rx_coalesce_usecs;
40f6cff5 1649 put_be32(htonl(mgp->intr_coal_delay), mgp->intr_coal_delay_ptr);
0da34b6d
BG		 1650 return 0;
1651}
1652
1653static void
1654myri10ge_get_pauseparam(struct net_device *netdev,
1655 struct ethtool_pauseparam *pause)
1656{
1657 struct myri10ge_priv *mgp = netdev_priv(netdev);
1658
1659 pause->autoneg = 0;
1660 pause->rx_pause = mgp->pause;
1661 pause->tx_pause = mgp->pause;
1662}
1663
1664static int
1665myri10ge_set_pauseparam(struct net_device *netdev,
1666 struct ethtool_pauseparam *pause)
1667{
1668 struct myri10ge_priv *mgp = netdev_priv(netdev);
1669
1670 if (pause->tx_pause != mgp->pause)
1671 return myri10ge_change_pause(mgp, pause->tx_pause);
1672 if (pause->rx_pause != mgp->pause)
1673 return myri10ge_change_pause(mgp, pause->tx_pause);
1674 if (pause->autoneg != 0)
1675 return -EINVAL;
1676 return 0;
1677}
1678
1679static void
1680myri10ge_get_ringparam(struct net_device *netdev,
1681 struct ethtool_ringparam *ring)
1682{
1683 struct myri10ge_priv *mgp = netdev_priv(netdev);
1684
0dcffac1
BG		 1685 ring->rx_mini_max_pending = mgp->ss[0].rx_small.mask + 1;
1686 ring->rx_max_pending = mgp->ss[0].rx_big.mask + 1;
0da34b6d 1687 ring->rx_jumbo_max_pending = 0;
0dcffac1 1688 ring->tx_max_pending = mgp->ss[0].rx_small.mask + 1;
0da34b6d
BG		 1689 ring->rx_mini_pending = ring->rx_mini_max_pending;
1690 ring->rx_pending = ring->rx_max_pending;
1691 ring->rx_jumbo_pending = ring->rx_jumbo_max_pending;
1692 ring->tx_pending = ring->tx_max_pending;
1693}
1694
1695static u32 myri10ge_get_rx_csum(struct net_device *netdev)
1696{
1697 struct myri10ge_priv *mgp = netdev_priv(netdev);
99f5f87e 1698
0da34b6d
BG		 1699 if (mgp->csum_flag)
1700 return 1;
1701 else
1702 return 0;
1703}
1704
1705static int myri10ge_set_rx_csum(struct net_device *netdev, u32 csum_enabled)
1706{
1707 struct myri10ge_priv *mgp = netdev_priv(netdev);
99f5f87e 1708
0da34b6d
BG		 1709 if (csum_enabled)
1710 mgp->csum_flag = MXGEFW_FLAGS_CKSUM;
1711 else
1712 mgp->csum_flag = 0;
1713 return 0;
1714}
1715
4f93fde0
BG		 1716static int myri10ge_set_tso(struct net_device *netdev, u32 tso_enabled)
1717{
1718 struct myri10ge_priv *mgp = netdev_priv(netdev);
1719 unsigned long flags = mgp->features & (NETIF_F_TSO6 | NETIF_F_TSO);
1720
1721 if (tso_enabled)
1722 netdev->features |= flags;
1723 else
1724 netdev->features &= ~flags;
1725 return 0;
1726}
1727
b53bef84 1728static const char myri10ge_gstrings_main_stats[][ETH_GSTRING_LEN] = {
0da34b6d
BG		 1729 "rx_packets", "tx_packets", "rx_bytes", "tx_bytes", "rx_errors",
1730 "tx_errors", "rx_dropped", "tx_dropped", "multicast", "collisions",
1731 "rx_length_errors", "rx_over_errors", "rx_crc_errors",
1732 "rx_frame_errors", "rx_fifo_errors", "rx_missed_errors",
1733 "tx_aborted_errors", "tx_carrier_errors", "tx_fifo_errors",
1734 "tx_heartbeat_errors", "tx_window_errors",
1735 /* device-specific stats */
0dcffac1 1736 "tx_boundary", "WC", "irq", "MSI", "MSIX",
0da34b6d 1737 "read_dma_bw_MBs", "write_dma_bw_MBs", "read_write_dma_bw_MBs",
b53bef84 1738 "serial_number", "watchdog_resets",
5dd2d332 1739#ifdef CONFIG_MYRI10GE_DCA
9a6b3b54 1740 "dca_capable_firmware", "dca_device_present",
981813d8 1741#endif
c58ac5ca 1742 "link_changes", "link_up", "dropped_link_overflow",
cee505db
BG		 1743 "dropped_link_error_or_filtered",
1744 "dropped_pause", "dropped_bad_phy", "dropped_bad_crc32",
1745 "dropped_unicast_filtered", "dropped_multicast_filtered",
0da34b6d 1746 "dropped_runt", "dropped_overrun", "dropped_no_small_buffer",
b53bef84
BG		 1747 "dropped_no_big_buffer"
1748};
1749
1750static const char myri10ge_gstrings_slice_stats[][ETH_GSTRING_LEN] = {
1751 "----------- slice ---------",
1752 "tx_pkt_start", "tx_pkt_done", "tx_req", "tx_done",
1753 "rx_small_cnt", "rx_big_cnt",
1754 "wake_queue", "stop_queue", "tx_linearized", "LRO aggregated",
1755 "LRO flushed",
1e6e9342 1756 "LRO avg aggr", "LRO no_desc"
0da34b6d
BG		 1757};
1758
1759#define MYRI10GE_NET_STATS_LEN 21
b53bef84
BG		 1760#define MYRI10GE_MAIN_STATS_LEN ARRAY_SIZE(myri10ge_gstrings_main_stats)
1761#define MYRI10GE_SLICE_STATS_LEN ARRAY_SIZE(myri10ge_gstrings_slice_stats)
0da34b6d
BG		 1762
1763static void
1764myri10ge_get_strings(struct net_device *netdev, u32 stringset, u8 * data)
1765{
0dcffac1
BG		 1766 struct myri10ge_priv *mgp = netdev_priv(netdev);
1767 int i;
1768
0da34b6d
BG		 1769 switch (stringset) {
1770 case ETH_SS_STATS:
b53bef84
BG		 1771 memcpy(data, *myri10ge_gstrings_main_stats,
1772 sizeof(myri10ge_gstrings_main_stats));
1773 data += sizeof(myri10ge_gstrings_main_stats);
0dcffac1
BG		 1774 for (i = 0; i < mgp->num_slices; i++) {
1775 memcpy(data, *myri10ge_gstrings_slice_stats,
1776 sizeof(myri10ge_gstrings_slice_stats));
1777 data += sizeof(myri10ge_gstrings_slice_stats);
1778 }
0da34b6d
BG		 1779 break;
1780 }
1781}
1782
b9f2c044 1783static int myri10ge_get_sset_count(struct net_device *netdev, int sset)
0da34b6d 1784{
0dcffac1
BG		 1785 struct myri10ge_priv *mgp = netdev_priv(netdev);
1786
b9f2c044
JG		 1787 switch (sset) {
1788 case ETH_SS_STATS:
0dcffac1
BG		 1789 return MYRI10GE_MAIN_STATS_LEN +
1790 mgp->num_slices * MYRI10GE_SLICE_STATS_LEN;
b9f2c044
JG		 1791 default:
1792 return -EOPNOTSUPP;
1793 }
0da34b6d
BG		 1794}
1795
1796static void
1797myri10ge_get_ethtool_stats(struct net_device *netdev,
1798 struct ethtool_stats *stats, u64 * data)
1799{
1800 struct myri10ge_priv *mgp = netdev_priv(netdev);
b53bef84 1801 struct myri10ge_slice_state *ss;
0dcffac1 1802 int slice;
0da34b6d
BG		 1803 int i;
1804
1805 for (i = 0; i < MYRI10GE_NET_STATS_LEN; i++)
1806 data[i] = ((unsigned long *)&mgp->stats)[i];
1807
b53bef84 1808 data[i++] = (unsigned int)mgp->tx_boundary;
276e26c3 1809 data[i++] = (unsigned int)mgp->wc_enabled;
2c1a1088
BG		 1810 data[i++] = (unsigned int)mgp->pdev->irq;
1811 data[i++] = (unsigned int)mgp->msi_enabled;
0dcffac1 1812 data[i++] = (unsigned int)mgp->msix_enabled;
0da34b6d
BG		 1813 data[i++] = (unsigned int)mgp->read_dma;
1814 data[i++] = (unsigned int)mgp->write_dma;
1815 data[i++] = (unsigned int)mgp->read_write_dma;
1816 data[i++] = (unsigned int)mgp->serial_number;
0da34b6d 1817 data[i++] = (unsigned int)mgp->watchdog_resets;
5dd2d332 1818#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 1819 data[i++] = (unsigned int)(mgp->ss[0].dca_tag != NULL);
1820 data[i++] = (unsigned int)(mgp->dca_enabled);
1821#endif
c58ac5ca 1822 data[i++] = (unsigned int)mgp->link_changes;
b53bef84
BG		 1823
1824 /* firmware stats are useful only in the first slice */
0dcffac1 1825 ss = &mgp->ss[0];
b53bef84
BG		 1826 data[i++] = (unsigned int)ntohl(ss->fw_stats->link_up);
1827 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_link_overflow);
cee505db 1828 data[i++] =
b53bef84
BG		 1829 (unsigned int)ntohl(ss->fw_stats->dropped_link_error_or_filtered);
1830 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_pause);
1831 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_bad_phy);
1832 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_bad_crc32);
1833 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_unicast_filtered);
85a7ea1b 1834 data[i++] =
b53bef84
BG		 1835 (unsigned int)ntohl(ss->fw_stats->dropped_multicast_filtered);
1836 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_runt);
1837 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_overrun);
1838 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_no_small_buffer);
1839 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_no_big_buffer);
1840
0dcffac1
BG		 1841 for (slice = 0; slice < mgp->num_slices; slice++) {
1842 ss = &mgp->ss[slice];
1843 data[i++] = slice;
1844 data[i++] = (unsigned int)ss->tx.pkt_start;
1845 data[i++] = (unsigned int)ss->tx.pkt_done;
1846 data[i++] = (unsigned int)ss->tx.req;
1847 data[i++] = (unsigned int)ss->tx.done;
1848 data[i++] = (unsigned int)ss->rx_small.cnt;
1849 data[i++] = (unsigned int)ss->rx_big.cnt;
1850 data[i++] = (unsigned int)ss->tx.wake_queue;
1851 data[i++] = (unsigned int)ss->tx.stop_queue;
1852 data[i++] = (unsigned int)ss->tx.linearized;
1853 data[i++] = ss->rx_done.lro_mgr.stats.aggregated;
1854 data[i++] = ss->rx_done.lro_mgr.stats.flushed;
1855 if (ss->rx_done.lro_mgr.stats.flushed)
1856 data[i++] = ss->rx_done.lro_mgr.stats.aggregated /
1857 ss->rx_done.lro_mgr.stats.flushed;
1858 else
1859 data[i++] = 0;
1860 data[i++] = ss->rx_done.lro_mgr.stats.no_desc;
1861 }
0da34b6d
BG		 1862}
1863
c58ac5ca
BG		 1864static void myri10ge_set_msglevel(struct net_device *netdev, u32 value)
1865{
1866 struct myri10ge_priv *mgp = netdev_priv(netdev);
1867 mgp->msg_enable = value;
1868}
1869
1870static u32 myri10ge_get_msglevel(struct net_device *netdev)
1871{
1872 struct myri10ge_priv *mgp = netdev_priv(netdev);
1873 return mgp->msg_enable;
1874}
1875
7282d491 1876static const struct ethtool_ops myri10ge_ethtool_ops = {
0da34b6d
BG		 1877 .get_settings = myri10ge_get_settings,
1878 .get_drvinfo = myri10ge_get_drvinfo,
1879 .get_coalesce = myri10ge_get_coalesce,
1880 .set_coalesce = myri10ge_set_coalesce,
1881 .get_pauseparam = myri10ge_get_pauseparam,
1882 .set_pauseparam = myri10ge_set_pauseparam,
1883 .get_ringparam = myri10ge_get_ringparam,
1884 .get_rx_csum = myri10ge_get_rx_csum,
1885 .set_rx_csum = myri10ge_set_rx_csum,
b10c0668 1886 .set_tx_csum = ethtool_op_set_tx_hw_csum,
0da34b6d 1887 .set_sg = ethtool_op_set_sg,
4f93fde0 1888 .set_tso = myri10ge_set_tso,
6ffdd071 1889 .get_link = ethtool_op_get_link,
0da34b6d 1890 .get_strings = myri10ge_get_strings,
b9f2c044 1891 .get_sset_count = myri10ge_get_sset_count,
c58ac5ca
BG		 1892 .get_ethtool_stats = myri10ge_get_ethtool_stats,
1893 .set_msglevel = myri10ge_set_msglevel,
1894 .get_msglevel = myri10ge_get_msglevel
0da34b6d
BG		 1895};
1896
b53bef84 1897static int myri10ge_allocate_rings(struct myri10ge_slice_state *ss)
0da34b6d 1898{
b53bef84 1899 struct myri10ge_priv *mgp = ss->mgp;
0da34b6d 1900 struct myri10ge_cmd cmd;
b53bef84 1901 struct net_device *dev = mgp->dev;
0da34b6d
BG		 1902 int tx_ring_size, rx_ring_size;
1903 int tx_ring_entries, rx_ring_entries;
0dcffac1 1904 int i, slice, status;
0da34b6d
BG		 1905 size_t bytes;
1906
0da34b6d 1907 /* get ring sizes */
0dcffac1
BG		 1908 slice = ss - mgp->ss;
1909 cmd.data0 = slice;
0da34b6d
BG		 1910 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SEND_RING_SIZE, &cmd, 0);
1911 tx_ring_size = cmd.data0;
0dcffac1 1912 cmd.data0 = slice;
0da34b6d 1913 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_RX_RING_SIZE, &cmd, 0);
355c7265
BG		 1914 if (status != 0)
1915 return status;
0da34b6d
BG		 1916 rx_ring_size = cmd.data0;
1917
1918 tx_ring_entries = tx_ring_size / sizeof(struct mcp_kreq_ether_send);
1919 rx_ring_entries = rx_ring_size / sizeof(struct mcp_dma_addr);
b53bef84
BG		 1920 ss->tx.mask = tx_ring_entries - 1;
1921 ss->rx_small.mask = ss->rx_big.mask = rx_ring_entries - 1;
0da34b6d 1922
355c7265
BG		 1923 status = -ENOMEM;
1924
0da34b6d
BG		 1925 /* allocate the host shadow rings */
1926
1927 bytes = 8 + (MYRI10GE_MAX_SEND_DESC_TSO + 4)
b53bef84
BG		 1928 * sizeof(*ss->tx.req_list);
1929 ss->tx.req_bytes = kzalloc(bytes, GFP_KERNEL);
1930 if (ss->tx.req_bytes == NULL)
0da34b6d
BG		 1931 goto abort_with_nothing;
1932
1933 /* ensure req_list entries are aligned to 8 bytes */
b53bef84
BG		 1934 ss->tx.req_list = (struct mcp_kreq_ether_send *)
1935 ALIGN((unsigned long)ss->tx.req_bytes, 8);
236bb5e6 1936 ss->tx.queue_active = 0;
0da34b6d 1937
b53bef84
BG		 1938 bytes = rx_ring_entries * sizeof(*ss->rx_small.shadow);
1939 ss->rx_small.shadow = kzalloc(bytes, GFP_KERNEL);
1940 if (ss->rx_small.shadow == NULL)
0da34b6d
BG		 1941 goto abort_with_tx_req_bytes;
1942
b53bef84
BG		 1943 bytes = rx_ring_entries * sizeof(*ss->rx_big.shadow);
1944 ss->rx_big.shadow = kzalloc(bytes, GFP_KERNEL);
1945 if (ss->rx_big.shadow == NULL)
0da34b6d
BG		 1946 goto abort_with_rx_small_shadow;
1947
1948 /* allocate the host info rings */
1949
b53bef84
BG		 1950 bytes = tx_ring_entries * sizeof(*ss->tx.info);
1951 ss->tx.info = kzalloc(bytes, GFP_KERNEL);
1952 if (ss->tx.info == NULL)
0da34b6d
BG		 1953 goto abort_with_rx_big_shadow;
1954
b53bef84
BG		 1955 bytes = rx_ring_entries * sizeof(*ss->rx_small.info);
1956 ss->rx_small.info = kzalloc(bytes, GFP_KERNEL);
1957 if (ss->rx_small.info == NULL)
0da34b6d
BG		 1958 goto abort_with_tx_info;
1959
b53bef84
BG		 1960 bytes = rx_ring_entries * sizeof(*ss->rx_big.info);
1961 ss->rx_big.info = kzalloc(bytes, GFP_KERNEL);
1962 if (ss->rx_big.info == NULL)
0da34b6d
BG		 1963 goto abort_with_rx_small_info;
1964
1965 /* Fill the receive rings */
b53bef84
BG		 1966 ss->rx_big.cnt = 0;
1967 ss->rx_small.cnt = 0;
1968 ss->rx_big.fill_cnt = 0;
1969 ss->rx_small.fill_cnt = 0;
1970 ss->rx_small.page_offset = MYRI10GE_ALLOC_SIZE;
1971 ss->rx_big.page_offset = MYRI10GE_ALLOC_SIZE;
1972 ss->rx_small.watchdog_needed = 0;
1973 ss->rx_big.watchdog_needed = 0;
1974 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
c7dab99b 1975 mgp->small_bytes + MXGEFW_PAD, 0);
0da34b6d 1976
b53bef84 1977 if (ss->rx_small.fill_cnt < ss->rx_small.mask + 1) {
0dcffac1
BG		 1978 printk(KERN_ERR
1979 "myri10ge: %s:slice-%d: alloced only %d small bufs\n",
1980 dev->name, slice, ss->rx_small.fill_cnt);
c7dab99b 1981 goto abort_with_rx_small_ring;
0da34b6d
BG		 1982 }
1983
b53bef84
BG		 1984 myri10ge_alloc_rx_pages(mgp, &ss->rx_big, mgp->big_bytes, 0);
1985 if (ss->rx_big.fill_cnt < ss->rx_big.mask + 1) {
0dcffac1
BG		 1986 printk(KERN_ERR
1987 "myri10ge: %s:slice-%d: alloced only %d big bufs\n",
1988 dev->name, slice, ss->rx_big.fill_cnt);
c7dab99b 1989 goto abort_with_rx_big_ring;
0da34b6d
BG		 1990 }
1991
1992 return 0;
1993
1994abort_with_rx_big_ring:
b53bef84
BG		 1995 for (i = ss->rx_big.cnt; i < ss->rx_big.fill_cnt; i++) {
1996 int idx = i & ss->rx_big.mask;
1997 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_big.info[idx],
c7dab99b 1998 mgp->big_bytes);
b53bef84 1999 put_page(ss->rx_big.info[idx].page);
0da34b6d
BG		 2000 }
2001
2002abort_with_rx_small_ring:
b53bef84
BG		 2003 for (i = ss->rx_small.cnt; i < ss->rx_small.fill_cnt; i++) {
2004 int idx = i & ss->rx_small.mask;
2005 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_small.info[idx],
c7dab99b 2006 mgp->small_bytes + MXGEFW_PAD);
b53bef84 2007 put_page(ss->rx_small.info[idx].page);
0da34b6d 2008 }
c7dab99b 2009
b53bef84 2010 kfree(ss->rx_big.info);
0da34b6d
BG		 2011
2012abort_with_rx_small_info:
b53bef84 2013 kfree(ss->rx_small.info);
0da34b6d
BG		 2014
2015abort_with_tx_info:
b53bef84 2016 kfree(ss->tx.info);
0da34b6d
BG		 2017
2018abort_with_rx_big_shadow:
b53bef84 2019 kfree(ss->rx_big.shadow);
0da34b6d
BG		 2020
2021abort_with_rx_small_shadow:
b53bef84 2022 kfree(ss->rx_small.shadow);
0da34b6d
BG		 2023
2024abort_with_tx_req_bytes:
b53bef84
BG		 2025 kfree(ss->tx.req_bytes);
2026 ss->tx.req_bytes = NULL;
2027 ss->tx.req_list = NULL;
0da34b6d
BG		 2028
2029abort_with_nothing:
2030 return status;
2031}
2032
b53bef84 2033static void myri10ge_free_rings(struct myri10ge_slice_state *ss)
0da34b6d 2034{
b53bef84 2035 struct myri10ge_priv *mgp = ss->mgp;
0da34b6d
BG		 2036 struct sk_buff *skb;
2037 struct myri10ge_tx_buf *tx;
2038 int i, len, idx;
2039
0dcffac1
BG		 2040 /* If not allocated, skip it */
2041 if (ss->tx.req_list == NULL)
2042 return;
2043
b53bef84
BG		 2044 for (i = ss->rx_big.cnt; i < ss->rx_big.fill_cnt; i++) {
2045 idx = i & ss->rx_big.mask;
2046 if (i == ss->rx_big.fill_cnt - 1)
2047 ss->rx_big.info[idx].page_offset = MYRI10GE_ALLOC_SIZE;
2048 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_big.info[idx],
c7dab99b 2049 mgp->big_bytes);
b53bef84 2050 put_page(ss->rx_big.info[idx].page);
0da34b6d
BG		 2051 }
2052
b53bef84
BG		 2053 for (i = ss->rx_small.cnt; i < ss->rx_small.fill_cnt; i++) {
2054 idx = i & ss->rx_small.mask;
2055 if (i == ss->rx_small.fill_cnt - 1)
2056 ss->rx_small.info[idx].page_offset =
c7dab99b 2057 MYRI10GE_ALLOC_SIZE;
b53bef84 2058 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_small.info[idx],
c7dab99b 2059 mgp->small_bytes + MXGEFW_PAD);
b53bef84 2060 put_page(ss->rx_small.info[idx].page);
c7dab99b 2061 }
b53bef84 2062 tx = &ss->tx;
0da34b6d
BG		 2063 while (tx->done != tx->req) {
2064 idx = tx->done & tx->mask;
2065 skb = tx->info[idx].skb;
2066
2067 /* Mark as free */
2068 tx->info[idx].skb = NULL;
2069 tx->done++;
2070 len = pci_unmap_len(&tx->info[idx], len);
2071 pci_unmap_len_set(&tx->info[idx], len, 0);
2072 if (skb) {
b53bef84 2073 ss->stats.tx_dropped++;
0da34b6d
BG		 2074 dev_kfree_skb_any(skb);
2075 if (len)
2076 pci_unmap_single(mgp->pdev,
2077 pci_unmap_addr(&tx->info[idx],
2078 bus), len,
2079 PCI_DMA_TODEVICE);
2080 } else {
2081 if (len)
2082 pci_unmap_page(mgp->pdev,
2083 pci_unmap_addr(&tx->info[idx],
2084 bus), len,
2085 PCI_DMA_TODEVICE);
2086 }
2087 }
b53bef84 2088 kfree(ss->rx_big.info);
0da34b6d 2089
b53bef84 2090 kfree(ss->rx_small.info);
0da34b6d 2091
b53bef84 2092 kfree(ss->tx.info);
0da34b6d 2093
b53bef84 2094 kfree(ss->rx_big.shadow);
0da34b6d 2095
b53bef84 2096 kfree(ss->rx_small.shadow);
0da34b6d 2097
b53bef84
BG		 2098 kfree(ss->tx.req_bytes);
2099 ss->tx.req_bytes = NULL;
2100 ss->tx.req_list = NULL;
0da34b6d
BG		 2101}
2102
df30a740
BG		 2103static int myri10ge_request_irq(struct myri10ge_priv *mgp)
2104{
2105 struct pci_dev *pdev = mgp->pdev;
0dcffac1
BG		 2106 struct myri10ge_slice_state *ss;
2107 struct net_device *netdev = mgp->dev;
2108 int i;
df30a740
BG		 2109 int status;
2110
0dcffac1
BG		 2111 mgp->msi_enabled = 0;
2112 mgp->msix_enabled = 0;
2113 status = 0;
df30a740 2114 if (myri10ge_msi) {
0dcffac1
BG		 2115 if (mgp->num_slices > 1) {
2116 status =
2117 pci_enable_msix(pdev, mgp->msix_vectors,
2118 mgp->num_slices);
2119 if (status == 0) {
2120 mgp->msix_enabled = 1;
2121 } else {
2122 dev_err(&pdev->dev,
2123 "Error %d setting up MSI-X\n", status);
2124 return status;
2125 }
2126 }
2127 if (mgp->msix_enabled == 0) {
2128 status = pci_enable_msi(pdev);
2129 if (status != 0) {
2130 dev_err(&pdev->dev,
2131 "Error %d setting up MSI; falling back to xPIC\n",
2132 status);
2133 } else {
2134 mgp->msi_enabled = 1;
2135 }
2136 }
df30a740 2137 }
0dcffac1
BG		 2138 if (mgp->msix_enabled) {
2139 for (i = 0; i < mgp->num_slices; i++) {
2140 ss = &mgp->ss[i];
2141 snprintf(ss->irq_desc, sizeof(ss->irq_desc),
2142 "%s:slice-%d", netdev->name, i);
2143 status = request_irq(mgp->msix_vectors[i].vector,
2144 myri10ge_intr, 0, ss->irq_desc,
2145 ss);
2146 if (status != 0) {
2147 dev_err(&pdev->dev,
2148 "slice %d failed to allocate IRQ\n", i);
2149 i--;
2150 while (i >= 0) {
2151 free_irq(mgp->msix_vectors[i].vector,
2152 &mgp->ss[i]);
2153 i--;
2154 }
2155 pci_disable_msix(pdev);
2156 return status;
2157 }
2158 }
2159 } else {
2160 status = request_irq(pdev->irq, myri10ge_intr, IRQF_SHARED,
2161 mgp->dev->name, &mgp->ss[0]);
2162 if (status != 0) {
2163 dev_err(&pdev->dev, "failed to allocate IRQ\n");
2164 if (mgp->msi_enabled)
2165 pci_disable_msi(pdev);
2166 }
df30a740
BG		 2167 }
2168 return status;
2169}
2170
2171static void myri10ge_free_irq(struct myri10ge_priv *mgp)
2172{
2173 struct pci_dev *pdev = mgp->pdev;
0dcffac1 2174 int i;
df30a740 2175
0dcffac1
BG		 2176 if (mgp->msix_enabled) {
2177 for (i = 0; i < mgp->num_slices; i++)
2178 free_irq(mgp->msix_vectors[i].vector, &mgp->ss[i]);
2179 } else {
2180 free_irq(pdev->irq, &mgp->ss[0]);
2181 }
df30a740
BG		 2182 if (mgp->msi_enabled)
2183 pci_disable_msi(pdev);
0dcffac1
BG		 2184 if (mgp->msix_enabled)
2185 pci_disable_msix(pdev);
df30a740
BG		 2186}
2187
1e6e9342
AG		 2188static int
2189myri10ge_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
2190 void **ip_hdr, void **tcpudp_hdr,
2191 u64 * hdr_flags, void *priv)
2192{
2193 struct ethhdr *eh;
2194 struct vlan_ethhdr *veh;
2195 struct iphdr *iph;
2196 u8 *va = page_address(frag->page) + frag->page_offset;
2197 unsigned long ll_hlen;
66341fff
AV		 2198 /* passed opaque through lro_receive_frags() */
2199 __wsum csum = (__force __wsum) (unsigned long)priv;
1e6e9342
AG		 2200
2201 /* find the mac header, aborting if not IPv4 */
2202
2203 eh = (struct ethhdr *)va;
2204 *mac_hdr = eh;
2205 ll_hlen = ETH_HLEN;
2206 if (eh->h_proto != htons(ETH_P_IP)) {
2207 if (eh->h_proto == htons(ETH_P_8021Q)) {
2208 veh = (struct vlan_ethhdr *)va;
2209 if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
2210 return -1;
2211
2212 ll_hlen += VLAN_HLEN;
2213
2214 /*
2215 * HW checksum starts ETH_HLEN bytes into
2216 * frame, so we must subtract off the VLAN
2217 * header's checksum before csum can be used
2218 */
2219 csum = csum_sub(csum, csum_partial(va + ETH_HLEN,
2220 VLAN_HLEN, 0));
2221 } else {
2222 return -1;
2223 }
2224 }
2225 *hdr_flags = LRO_IPV4;
2226
2227 iph = (struct iphdr *)(va + ll_hlen);
2228 *ip_hdr = iph;
2229 if (iph->protocol != IPPROTO_TCP)
2230 return -1;
2231 *hdr_flags |= LRO_TCP;
2232 *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
2233
2234 /* verify the IP checksum */
2235 if (unlikely(ip_fast_csum((u8 *) iph, iph->ihl)))
2236 return -1;
2237
2238 /* verify the checksum */
2239 if (unlikely(csum_tcpudp_magic(iph->saddr, iph->daddr,
2240 ntohs(iph->tot_len) - (iph->ihl << 2),
2241 IPPROTO_TCP, csum)))
2242 return -1;
2243
2244 return 0;
2245}
2246
77929732
BG		 2247static int myri10ge_get_txrx(struct myri10ge_priv *mgp, int slice)
2248{
2249 struct myri10ge_cmd cmd;
2250 struct myri10ge_slice_state *ss;
2251 int status;
2252
2253 ss = &mgp->ss[slice];
236bb5e6
BG		 2254 status = 0;
2255 if (slice == 0 || (mgp->dev->real_num_tx_queues > 1)) {
2256 cmd.data0 = slice;
2257 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SEND_OFFSET,
2258 &cmd, 0);
2259 ss->tx.lanai = (struct mcp_kreq_ether_send __iomem *)
2260 (mgp->sram + cmd.data0);
2261 }
77929732
BG		 2262 cmd.data0 = slice;
2263 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SMALL_RX_OFFSET,
2264 &cmd, 0);
2265 ss->rx_small.lanai = (struct mcp_kreq_ether_recv __iomem *)
2266 (mgp->sram + cmd.data0);
2267
2268 cmd.data0 = slice;
2269 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_BIG_RX_OFFSET, &cmd, 0);
2270 ss->rx_big.lanai = (struct mcp_kreq_ether_recv __iomem *)
2271 (mgp->sram + cmd.data0);
2272
236bb5e6
BG		 2273 ss->tx.send_go = (__iomem __be32 *)
2274 (mgp->sram + MXGEFW_ETH_SEND_GO + 64 * slice);
2275 ss->tx.send_stop = (__iomem __be32 *)
2276 (mgp->sram + MXGEFW_ETH_SEND_STOP + 64 * slice);
77929732
BG		 2277 return status;
2278
2279}
2280
2281static int myri10ge_set_stats(struct myri10ge_priv *mgp, int slice)
2282{
2283 struct myri10ge_cmd cmd;
2284 struct myri10ge_slice_state *ss;
2285 int status;
2286
2287 ss = &mgp->ss[slice];
2288 cmd.data0 = MYRI10GE_LOWPART_TO_U32(ss->fw_stats_bus);
2289 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(ss->fw_stats_bus);
236bb5e6 2290 cmd.data2 = sizeof(struct mcp_irq_data) | (slice << 16);
77929732
BG		 2291 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_STATS_DMA_V2, &cmd, 0);
2292 if (status == -ENOSYS) {
2293 dma_addr_t bus = ss->fw_stats_bus;
2294 if (slice != 0)
2295 return -EINVAL;
2296 bus += offsetof(struct mcp_irq_data, send_done_count);
2297 cmd.data0 = MYRI10GE_LOWPART_TO_U32(bus);
2298 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(bus);
2299 status = myri10ge_send_cmd(mgp,
2300 MXGEFW_CMD_SET_STATS_DMA_OBSOLETE,
2301 &cmd, 0);
2302 /* Firmware cannot support multicast without STATS_DMA_V2 */
2303 mgp->fw_multicast_support = 0;
2304 } else {
2305 mgp->fw_multicast_support = 1;
2306 }
2307 return 0;
2308}
77929732 2309
0da34b6d
BG		 2310static int myri10ge_open(struct net_device *dev)
2311{
0dcffac1 2312 struct myri10ge_slice_state *ss;
b53bef84 2313 struct myri10ge_priv *mgp = netdev_priv(dev);
0da34b6d 2314 struct myri10ge_cmd cmd;
0dcffac1
BG		 2315 int i, status, big_pow2, slice;
2316 u8 *itable;
1e6e9342 2317 struct net_lro_mgr *lro_mgr;
0da34b6d 2318
0da34b6d
BG		 2319 if (mgp->running != MYRI10GE_ETH_STOPPED)
2320 return -EBUSY;
2321
2322 mgp->running = MYRI10GE_ETH_STARTING;
2323 status = myri10ge_reset(mgp);
2324 if (status != 0) {
2325 printk(KERN_ERR "myri10ge: %s: failed reset\n", dev->name);
df30a740 2326 goto abort_with_nothing;
0da34b6d
BG		 2327 }
2328
0dcffac1
BG		 2329 if (mgp->num_slices > 1) {
2330 cmd.data0 = mgp->num_slices;
236bb5e6
BG		 2331 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
2332 if (mgp->dev->real_num_tx_queues > 1)
2333 cmd.data1 |= MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES;
0dcffac1
BG		 2334 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ENABLE_RSS_QUEUES,
2335 &cmd, 0);
2336 if (status != 0) {
2337 printk(KERN_ERR
2338 "myri10ge: %s: failed to set number of slices\n",
2339 dev->name);
2340 goto abort_with_nothing;
2341 }
2342 /* setup the indirection table */
2343 cmd.data0 = mgp->num_slices;
2344 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_TABLE_SIZE,
2345 &cmd, 0);
2346
2347 status |= myri10ge_send_cmd(mgp,
2348 MXGEFW_CMD_GET_RSS_TABLE_OFFSET,
2349 &cmd, 0);
2350 if (status != 0) {
2351 printk(KERN_ERR
2352 "myri10ge: %s: failed to setup rss tables\n",
2353 dev->name);
236bb5e6 2354 goto abort_with_nothing;
0dcffac1
BG		 2355 }
2356
2357 /* just enable an identity mapping */
2358 itable = mgp->sram + cmd.data0;
2359 for (i = 0; i < mgp->num_slices; i++)
2360 __raw_writeb(i, &itable[i]);
2361
2362 cmd.data0 = 1;
2363 cmd.data1 = myri10ge_rss_hash;
2364 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_ENABLE,
2365 &cmd, 0);
2366 if (status != 0) {
2367 printk(KERN_ERR
2368 "myri10ge: %s: failed to enable slices\n",
2369 dev->name);
2370 goto abort_with_nothing;
2371 }
2372 }
2373
df30a740
BG		 2374 status = myri10ge_request_irq(mgp);
2375 if (status != 0)
2376 goto abort_with_nothing;
2377
0da34b6d
BG		 2378 /* decide what small buffer size to use. For good TCP rx
2379 * performance, it is important to not receive 1514 byte
2380 * frames into jumbo buffers, as it confuses the socket buffer
2381 * accounting code, leading to drops and erratic performance.
2382 */
2383
2384 if (dev->mtu <= ETH_DATA_LEN)
c7dab99b
BG		 2385 /* enough for a TCP header */
2386 mgp->small_bytes = (128 > SMP_CACHE_BYTES)
2387 ? (128 - MXGEFW_PAD)
2388 : (SMP_CACHE_BYTES - MXGEFW_PAD);
0da34b6d 2389 else
de3c4507
BG		 2390 /* enough for a vlan encapsulated ETH_DATA_LEN frame */
2391 mgp->small_bytes = VLAN_ETH_FRAME_LEN;
0da34b6d
BG		 2392
2393 /* Override the small buffer size? */
2394 if (myri10ge_small_bytes > 0)
2395 mgp->small_bytes = myri10ge_small_bytes;
2396
0da34b6d
BG		 2397 /* Firmware needs the big buff size as a power of 2. Lie and
2398 * tell him the buffer is larger, because we only use 1
2399 * buffer/pkt, and the mtu will prevent overruns.
2400 */
13348bee 2401 big_pow2 = dev->mtu + ETH_HLEN + VLAN_HLEN + MXGEFW_PAD;
c7dab99b 2402 if (big_pow2 < MYRI10GE_ALLOC_SIZE / 2) {
199126a2 2403 while (!is_power_of_2(big_pow2))
c7dab99b 2404 big_pow2++;
13348bee 2405 mgp->big_bytes = dev->mtu + ETH_HLEN + VLAN_HLEN + MXGEFW_PAD;
c7dab99b
BG		 2406 } else {
2407 big_pow2 = MYRI10GE_ALLOC_SIZE;
2408 mgp->big_bytes = big_pow2;
2409 }
2410
0dcffac1
BG		 2411 /* setup the per-slice data structures */
2412 for (slice = 0; slice < mgp->num_slices; slice++) {
2413 ss = &mgp->ss[slice];
2414
2415 status = myri10ge_get_txrx(mgp, slice);
2416 if (status != 0) {
2417 printk(KERN_ERR
2418 "myri10ge: %s: failed to get ring sizes or locations\n",
2419 dev->name);
2420 goto abort_with_rings;
2421 }
2422 status = myri10ge_allocate_rings(ss);
2423 if (status != 0)
2424 goto abort_with_rings;
236bb5e6
BG		 2425
2426 /* only firmware which supports multiple TX queues
2427 * supports setting up the tx stats on non-zero
2428 * slices */
2429 if (slice == 0 || mgp->dev->real_num_tx_queues > 1)
0dcffac1
BG		 2430 status = myri10ge_set_stats(mgp, slice);
2431 if (status) {
2432 printk(KERN_ERR
2433 "myri10ge: %s: Couldn't set stats DMA\n",
2434 dev->name);
2435 goto abort_with_rings;
2436 }
2437
2438 lro_mgr = &ss->rx_done.lro_mgr;
2439 lro_mgr->dev = dev;
2440 lro_mgr->features = LRO_F_NAPI;
2441 lro_mgr->ip_summed = CHECKSUM_COMPLETE;
2442 lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
2443 lro_mgr->max_desc = MYRI10GE_MAX_LRO_DESCRIPTORS;
2444 lro_mgr->lro_arr = ss->rx_done.lro_desc;
2445 lro_mgr->get_frag_header = myri10ge_get_frag_header;
2446 lro_mgr->max_aggr = myri10ge_lro_max_pkts;
2447 if (lro_mgr->max_aggr > MAX_SKB_FRAGS)
2448 lro_mgr->max_aggr = MAX_SKB_FRAGS;
2449
2450 /* must happen prior to any irq */
2451 napi_enable(&(ss)->napi);
2452 }
0da34b6d
BG		 2453
2454 /* now give firmware buffers sizes, and MTU */
2455 cmd.data0 = dev->mtu + ETH_HLEN + VLAN_HLEN;
2456 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_MTU, &cmd, 0);
2457 cmd.data0 = mgp->small_bytes;
2458 status |=
2459 myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_SMALL_BUFFER_SIZE, &cmd, 0);
2460 cmd.data0 = big_pow2;
2461 status |=
2462 myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_BIG_BUFFER_SIZE, &cmd, 0);
2463 if (status) {
2464 printk(KERN_ERR "myri10ge: %s: Couldn't set buffer sizes\n",
2465 dev->name);
2466 goto abort_with_rings;
2467 }
2468
0dcffac1
BG		 2469 /*
2470 * Set Linux style TSO mode; this is needed only on newer
2471 * firmware versions. Older versions default to Linux
2472 * style TSO
2473 */
2474 cmd.data0 = 0;
2475 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_TSO_MODE, &cmd, 0);
2476 if (status && status != -ENOSYS) {
2477 printk(KERN_ERR "myri10ge: %s: Couldn't set TSO mode\n",
0da34b6d
BG		 2478 dev->name);
2479 goto abort_with_rings;
2480 }
2481
66341fff 2482 mgp->link_state = ~0U;
0da34b6d
BG		 2483 mgp->rdma_tags_available = 15;
2484
0da34b6d
BG		 2485 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ETHERNET_UP, &cmd, 0);
2486 if (status) {
2487 printk(KERN_ERR "myri10ge: %s: Couldn't bring up link\n",
2488 dev->name);
2489 goto abort_with_rings;
2490 }
2491
0da34b6d
BG		 2492 mgp->running = MYRI10GE_ETH_RUNNING;
2493 mgp->watchdog_timer.expires = jiffies + myri10ge_watchdog_timeout * HZ;
2494 add_timer(&mgp->watchdog_timer);
236bb5e6
BG		 2495 netif_tx_wake_all_queues(dev);
2496
0da34b6d
BG		 2497 return 0;
2498
2499abort_with_rings:
0dcffac1
BG		 2500 for (i = 0; i < mgp->num_slices; i++)
2501 myri10ge_free_rings(&mgp->ss[i]);
0da34b6d 2502
df30a740
BG		 2503 myri10ge_free_irq(mgp);
2504
0da34b6d
BG		 2505abort_with_nothing:
2506 mgp->running = MYRI10GE_ETH_STOPPED;
2507 return -ENOMEM;
2508}
2509
2510static int myri10ge_close(struct net_device *dev)
2511{
b53bef84 2512 struct myri10ge_priv *mgp = netdev_priv(dev);
0da34b6d
BG		 2513 struct myri10ge_cmd cmd;
2514 int status, old_down_cnt;
0dcffac1 2515 int i;
0da34b6d 2516
0da34b6d
BG		 2517 if (mgp->running != MYRI10GE_ETH_RUNNING)
2518 return 0;
2519
0dcffac1 2520 if (mgp->ss[0].tx.req_bytes == NULL)
0da34b6d
BG		 2521 return 0;
2522
2523 del_timer_sync(&mgp->watchdog_timer);
2524 mgp->running = MYRI10GE_ETH_STOPPING;
0dcffac1
BG		 2525 for (i = 0; i < mgp->num_slices; i++) {
2526 napi_disable(&mgp->ss[i].napi);
2527 }
0da34b6d 2528 netif_carrier_off(dev);
236bb5e6
BG		 2529
2530 netif_tx_stop_all_queues(dev);
0da34b6d
BG		 2531 old_down_cnt = mgp->down_cnt;
2532 mb();
2533 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ETHERNET_DOWN, &cmd, 0);
2534 if (status)
2535 printk(KERN_ERR "myri10ge: %s: Couldn't bring down link\n",
2536 dev->name);
2537
2538 wait_event_timeout(mgp->down_wq, old_down_cnt != mgp->down_cnt, HZ);
2539 if (old_down_cnt == mgp->down_cnt)
2540 printk(KERN_ERR "myri10ge: %s never got down irq\n", dev->name);
2541
2542 netif_tx_disable(dev);
df30a740 2543 myri10ge_free_irq(mgp);
0dcffac1
BG		 2544 for (i = 0; i < mgp->num_slices; i++)
2545 myri10ge_free_rings(&mgp->ss[i]);
0da34b6d
BG		 2546
2547 mgp->running = MYRI10GE_ETH_STOPPED;
2548 return 0;
2549}
2550
2551/* copy an array of struct mcp_kreq_ether_send's to the mcp. Copy
2552 * backwards one at a time and handle ring wraps */
2553
2554static inline void
2555myri10ge_submit_req_backwards(struct myri10ge_tx_buf *tx,
2556 struct mcp_kreq_ether_send *src, int cnt)
2557{
2558 int idx, starting_slot;
2559 starting_slot = tx->req;
2560 while (cnt > 1) {
2561 cnt--;
2562 idx = (starting_slot + cnt) & tx->mask;
2563 myri10ge_pio_copy(&tx->lanai[idx], &src[cnt], sizeof(*src));
2564 mb();
2565 }
2566}
2567
2568/*
2569 * copy an array of struct mcp_kreq_ether_send's to the mcp. Copy
2570 * at most 32 bytes at a time, so as to avoid involving the software
2571 * pio handler in the nic. We re-write the first segment's flags
2572 * to mark them valid only after writing the entire chain.
2573 */
2574
2575static inline void
2576myri10ge_submit_req(struct myri10ge_tx_buf *tx, struct mcp_kreq_ether_send *src,
2577 int cnt)
2578{
2579 int idx, i;
2580 struct mcp_kreq_ether_send __iomem *dstp, *dst;
2581 struct mcp_kreq_ether_send *srcp;
2582 u8 last_flags;
2583
2584 idx = tx->req & tx->mask;
2585
2586 last_flags = src->flags;
2587 src->flags = 0;
2588 mb();
2589 dst = dstp = &tx->lanai[idx];
2590 srcp = src;
2591
2592 if ((idx + cnt) < tx->mask) {
2593 for (i = 0; i < (cnt - 1); i += 2) {
2594 myri10ge_pio_copy(dstp, srcp, 2 * sizeof(*src));
2595 mb(); /* force write every 32 bytes */
2596 srcp += 2;
2597 dstp += 2;
2598 }
2599 } else {
2600 /* submit all but the first request, and ensure
2601 * that it is submitted below */
2602 myri10ge_submit_req_backwards(tx, src, cnt);
2603 i = 0;
2604 }
2605 if (i < cnt) {
2606 /* submit the first request */
2607 myri10ge_pio_copy(dstp, srcp, sizeof(*src));
2608 mb(); /* barrier before setting valid flag */
2609 }
2610
2611 /* re-write the last 32-bits with the valid flags */
2612 src->flags = last_flags;
40f6cff5 2613 put_be32(*((__be32 *) src + 3), (__be32 __iomem *) dst + 3);
0da34b6d
BG		 2614 tx->req += cnt;
2615 mb();
2616}
2617
0da34b6d
BG		 2618/*
2619 * Transmit a packet. We need to split the packet so that a single
b53bef84 2620 * segment does not cross myri10ge->tx_boundary, so this makes segment
0da34b6d
BG		 2621 * counting tricky. So rather than try to count segments up front, we
2622 * just give up if there are too few segments to hold a reasonably
2623 * fragmented packet currently available. If we run
2624 * out of segments while preparing a packet for DMA, we just linearize
2625 * it and try again.
2626 */
2627
2628static int myri10ge_xmit(struct sk_buff *skb, struct net_device *dev)
2629{
2630 struct myri10ge_priv *mgp = netdev_priv(dev);
b53bef84 2631 struct myri10ge_slice_state *ss;
0da34b6d 2632 struct mcp_kreq_ether_send *req;
b53bef84 2633 struct myri10ge_tx_buf *tx;
0da34b6d 2634 struct skb_frag_struct *frag;
236bb5e6 2635 struct netdev_queue *netdev_queue;
0da34b6d 2636 dma_addr_t bus;
40f6cff5
AV		 2637 u32 low;
2638 __be32 high_swapped;
0da34b6d
BG		 2639 unsigned int len;
2640 int idx, last_idx, avail, frag_cnt, frag_idx, count, mss, max_segments;
236bb5e6 2641 u16 pseudo_hdr_offset, cksum_offset, queue;
0da34b6d
BG		 2642 int cum_len, seglen, boundary, rdma_count;
2643 u8 flags, odd_flag;
2644
236bb5e6 2645 queue = skb_get_queue_mapping(skb);
236bb5e6
BG		 2646 ss = &mgp->ss[queue];
2647 netdev_queue = netdev_get_tx_queue(mgp->dev, queue);
b53bef84 2648 tx = &ss->tx;
236bb5e6 2649
0da34b6d
BG		 2650again:
2651 req = tx->req_list;
2652 avail = tx->mask - 1 - (tx->req - tx->done);
2653
2654 mss = 0;
2655 max_segments = MXGEFW_MAX_SEND_DESC;
2656
917690cd 2657 if (skb_is_gso(skb)) {
7967168c 2658 mss = skb_shinfo(skb)->gso_size;
917690cd 2659 max_segments = MYRI10GE_MAX_SEND_DESC_TSO;
0da34b6d 2660 }
0da34b6d
BG		 2661
2662 if ((unlikely(avail < max_segments))) {
2663 /* we are out of transmit resources */
b53bef84 2664 tx->stop_queue++;
236bb5e6 2665 netif_tx_stop_queue(netdev_queue);
0da34b6d
BG		 2666 return 1;
2667 }
2668
2669 /* Setup checksum offloading, if needed */
2670 cksum_offset = 0;
2671 pseudo_hdr_offset = 0;
2672 odd_flag = 0;
2673 flags = (MXGEFW_FLAGS_NO_TSO | MXGEFW_FLAGS_FIRST);
84fa7933 2674 if (likely(skb->ip_summed == CHECKSUM_PARTIAL)) {
ea2ae17d 2675 cksum_offset = skb_transport_offset(skb);
ff1dcadb 2676 pseudo_hdr_offset = cksum_offset + skb->csum_offset;
0da34b6d
BG		 2677 /* If the headers are excessively large, then we must
2678 * fall back to a software checksum */
4f93fde0
BG		 2679 if (unlikely(!mss && (cksum_offset > 255 ||
2680 pseudo_hdr_offset > 127))) {
84fa7933 2681 if (skb_checksum_help(skb))
0da34b6d
BG		 2682 goto drop;
2683 cksum_offset = 0;
2684 pseudo_hdr_offset = 0;
2685 } else {
0da34b6d
BG		 2686 odd_flag = MXGEFW_FLAGS_ALIGN_ODD;
2687 flags |= MXGEFW_FLAGS_CKSUM;
2688 }
2689 }
2690
2691 cum_len = 0;
2692
0da34b6d
BG		 2693 if (mss) { /* TSO */
2694 /* this removes any CKSUM flag from before */
2695 flags = (MXGEFW_FLAGS_TSO_HDR | MXGEFW_FLAGS_FIRST);
2696
2697 /* negative cum_len signifies to the
2698 * send loop that we are still in the
2699 * header portion of the TSO packet.
4f93fde0 2700 * TSO header can be at most 1KB long */
ab6a5bb6 2701 cum_len = -(skb_transport_offset(skb) + tcp_hdrlen(skb));
0da34b6d 2702
4f93fde0
BG		 2703 /* for IPv6 TSO, the checksum offset stores the
2704 * TCP header length, to save the firmware from
2705 * the need to parse the headers */
2706 if (skb_is_gso_v6(skb)) {
2707 cksum_offset = tcp_hdrlen(skb);
2708 /* Can only handle headers <= max_tso6 long */
2709 if (unlikely(-cum_len > mgp->max_tso6))
2710 return myri10ge_sw_tso(skb, dev);
2711 }
0da34b6d
BG		 2712 /* for TSO, pseudo_hdr_offset holds mss.
2713 * The firmware figures out where to put
2714 * the checksum by parsing the header. */
40f6cff5 2715 pseudo_hdr_offset = mss;
0da34b6d 2716 } else
0da34b6d
BG		 2717 /* Mark small packets, and pad out tiny packets */
2718 if (skb->len <= MXGEFW_SEND_SMALL_SIZE) {
2719 flags |= MXGEFW_FLAGS_SMALL;
2720
2721 /* pad frames to at least ETH_ZLEN bytes */
2722 if (unlikely(skb->len < ETH_ZLEN)) {
5b057c6b 2723 if (skb_padto(skb, ETH_ZLEN)) {
0da34b6d
BG		 2724 /* The packet is gone, so we must
2725 * return 0 */
b53bef84 2726 ss->stats.tx_dropped += 1;
0da34b6d
BG		 2727 return 0;
2728 }
2729 /* adjust the len to account for the zero pad
2730 * so that the nic can know how long it is */
2731 skb->len = ETH_ZLEN;
2732 }
2733 }
2734
2735 /* map the skb for DMA */
2736 len = skb->len - skb->data_len;
2737 idx = tx->req & tx->mask;
2738 tx->info[idx].skb = skb;
2739 bus = pci_map_single(mgp->pdev, skb->data, len, PCI_DMA_TODEVICE);
2740 pci_unmap_addr_set(&tx->info[idx], bus, bus);
2741 pci_unmap_len_set(&tx->info[idx], len, len);
2742
2743 frag_cnt = skb_shinfo(skb)->nr_frags;
2744 frag_idx = 0;
2745 count = 0;
2746 rdma_count = 0;
2747
2748 /* "rdma_count" is the number of RDMAs belonging to the
2749 * current packet BEFORE the current send request. For
2750 * non-TSO packets, this is equal to "count".
2751 * For TSO packets, rdma_count needs to be reset
2752 * to 0 after a segment cut.
2753 *
2754 * The rdma_count field of the send request is
2755 * the number of RDMAs of the packet starting at
2756 * that request. For TSO send requests with one ore more cuts
2757 * in the middle, this is the number of RDMAs starting
2758 * after the last cut in the request. All previous
2759 * segments before the last cut implicitly have 1 RDMA.
2760 *
2761 * Since the number of RDMAs is not known beforehand,
2762 * it must be filled-in retroactively - after each
2763 * segmentation cut or at the end of the entire packet.
2764 */
2765
2766 while (1) {
2767 /* Break the SKB or Fragment up into pieces which
b53bef84 2768 * do not cross mgp->tx_boundary */
0da34b6d
BG		 2769 low = MYRI10GE_LOWPART_TO_U32(bus);
2770 high_swapped = htonl(MYRI10GE_HIGHPART_TO_U32(bus));
2771 while (len) {
2772 u8 flags_next;
2773 int cum_len_next;
2774
2775 if (unlikely(count == max_segments))
2776 goto abort_linearize;
2777
b53bef84
BG		 2778 boundary =
2779 (low + mgp->tx_boundary) & ~(mgp->tx_boundary - 1);
0da34b6d
BG		 2780 seglen = boundary - low;
2781 if (seglen > len)
2782 seglen = len;
2783 flags_next = flags & ~MXGEFW_FLAGS_FIRST;
2784 cum_len_next = cum_len + seglen;
0da34b6d
BG		 2785 if (mss) { /* TSO */
2786 (req - rdma_count)->rdma_count = rdma_count + 1;
2787
2788 if (likely(cum_len >= 0)) { /* payload */
2789 int next_is_first, chop;
2790
2791 chop = (cum_len_next > mss);
2792 cum_len_next = cum_len_next % mss;
2793 next_is_first = (cum_len_next == 0);
2794 flags |= chop * MXGEFW_FLAGS_TSO_CHOP;
2795 flags_next |= next_is_first *
2796 MXGEFW_FLAGS_FIRST;
2797 rdma_count |= -(chop | next_is_first);
2798 rdma_count += chop & !next_is_first;
2799 } else if (likely(cum_len_next >= 0)) { /* header ends */
2800 int small;
2801
2802 rdma_count = -1;
2803 cum_len_next = 0;
2804 seglen = -cum_len;
2805 small = (mss <= MXGEFW_SEND_SMALL_SIZE);
2806 flags_next = MXGEFW_FLAGS_TSO_PLD |
2807 MXGEFW_FLAGS_FIRST |
2808 (small * MXGEFW_FLAGS_SMALL);
2809 }
2810 }
0da34b6d
BG		 2811 req->addr_high = high_swapped;
2812 req->addr_low = htonl(low);
40f6cff5 2813 req->pseudo_hdr_offset = htons(pseudo_hdr_offset);
0da34b6d
BG		 2814 req->pad = 0; /* complete solid 16-byte block; does this matter? */
2815 req->rdma_count = 1;
2816 req->length = htons(seglen);
2817 req->cksum_offset = cksum_offset;
2818 req->flags = flags | ((cum_len & 1) * odd_flag);
2819
2820 low += seglen;
2821 len -= seglen;
2822 cum_len = cum_len_next;
2823 flags = flags_next;
2824 req++;
2825 count++;
2826 rdma_count++;
4f93fde0
BG		 2827 if (cksum_offset != 0 && !(mss && skb_is_gso_v6(skb))) {
2828 if (unlikely(cksum_offset > seglen))
2829 cksum_offset -= seglen;
2830 else
2831 cksum_offset = 0;
2832 }
0da34b6d
BG		 2833 }
2834 if (frag_idx == frag_cnt)
2835 break;
2836
2837 /* map next fragment for DMA */
2838 idx = (count + tx->req) & tx->mask;
2839 frag = &skb_shinfo(skb)->frags[frag_idx];
2840 frag_idx++;
2841 len = frag->size;
2842 bus = pci_map_page(mgp->pdev, frag->page, frag->page_offset,
2843 len, PCI_DMA_TODEVICE);
2844 pci_unmap_addr_set(&tx->info[idx], bus, bus);
2845 pci_unmap_len_set(&tx->info[idx], len, len);
2846 }
2847
2848 (req - rdma_count)->rdma_count = rdma_count;
0da34b6d
BG		 2849 if (mss)
2850 do {
2851 req--;
2852 req->flags |= MXGEFW_FLAGS_TSO_LAST;
2853 } while (!(req->flags & (MXGEFW_FLAGS_TSO_CHOP |
2854 MXGEFW_FLAGS_FIRST)));
0da34b6d
BG		 2855 idx = ((count - 1) + tx->req) & tx->mask;
2856 tx->info[idx].last = 1;
e454e7e2 2857 myri10ge_submit_req(tx, tx->req_list, count);
236bb5e6
BG		 2858 /* if using multiple tx queues, make sure NIC polls the
2859 * current slice */
2860 if ((mgp->dev->real_num_tx_queues > 1) && tx->queue_active == 0) {
2861 tx->queue_active = 1;
2862 put_be32(htonl(1), tx->send_go);
2863 }
0da34b6d
BG		 2864 tx->pkt_start++;
2865 if ((avail - count) < MXGEFW_MAX_SEND_DESC) {
b53bef84 2866 tx->stop_queue++;
236bb5e6 2867 netif_tx_stop_queue(netdev_queue);
0da34b6d
BG		 2868 }
2869 dev->trans_start = jiffies;
2870 return 0;
2871
2872abort_linearize:
2873 /* Free any DMA resources we've alloced and clear out the skb
2874 * slot so as to not trip up assertions, and to avoid a
2875 * double-free if linearizing fails */
2876
2877 last_idx = (idx + 1) & tx->mask;
2878 idx = tx->req & tx->mask;
2879 tx->info[idx].skb = NULL;
2880 do {
2881 len = pci_unmap_len(&tx->info[idx], len);
2882 if (len) {
2883 if (tx->info[idx].skb != NULL)
2884 pci_unmap_single(mgp->pdev,
2885 pci_unmap_addr(&tx->info[idx],
2886 bus), len,
2887 PCI_DMA_TODEVICE);
2888 else
2889 pci_unmap_page(mgp->pdev,
2890 pci_unmap_addr(&tx->info[idx],
2891 bus), len,
2892 PCI_DMA_TODEVICE);
2893 pci_unmap_len_set(&tx->info[idx], len, 0);
2894 tx->info[idx].skb = NULL;
2895 }
2896 idx = (idx + 1) & tx->mask;
2897 } while (idx != last_idx);
89114afd 2898 if (skb_is_gso(skb)) {
0da34b6d
BG		 2899 printk(KERN_ERR
2900 "myri10ge: %s: TSO but wanted to linearize?!?!?\n",
2901 mgp->dev->name);
2902 goto drop;
2903 }
2904
bec0e859 2905 if (skb_linearize(skb))
0da34b6d
BG		 2906 goto drop;
2907
b53bef84 2908 tx->linearized++;
0da34b6d
BG		 2909 goto again;
2910
2911drop:
2912 dev_kfree_skb_any(skb);
b53bef84 2913 ss->stats.tx_dropped += 1;
0da34b6d
BG		 2914 return 0;
2915
2916}
2917
4f93fde0
BG		 2918static int myri10ge_sw_tso(struct sk_buff *skb, struct net_device *dev)
2919{
2920 struct sk_buff *segs, *curr;
b53bef84 2921 struct myri10ge_priv *mgp = netdev_priv(dev);
4f93fde0
BG		 2922 int status;
2923
2924 segs = skb_gso_segment(skb, dev->features & ~NETIF_F_TSO6);
801678c5 2925 if (IS_ERR(segs))
4f93fde0
BG		 2926 goto drop;
2927
2928 while (segs) {
2929 curr = segs;
2930 segs = segs->next;
2931 curr->next = NULL;
2932 status = myri10ge_xmit(curr, dev);
2933 if (status != 0) {
2934 dev_kfree_skb_any(curr);
2935 if (segs != NULL) {
2936 curr = segs;
2937 segs = segs->next;
2938 curr->next = NULL;
2939 dev_kfree_skb_any(segs);
2940 }
2941 goto drop;
2942 }
2943 }
2944 dev_kfree_skb_any(skb);
2945 return 0;
2946
2947drop:
2948 dev_kfree_skb_any(skb);
2949 mgp->stats.tx_dropped += 1;
2950 return 0;
2951}
2952
0da34b6d
BG		 2953static struct net_device_stats *myri10ge_get_stats(struct net_device *dev)
2954{
2955 struct myri10ge_priv *mgp = netdev_priv(dev);
0dcffac1
BG		 2956 struct myri10ge_slice_netstats *slice_stats;
2957 struct net_device_stats *stats = &mgp->stats;
2958 int i;
2959
2960 memset(stats, 0, sizeof(*stats));
2961 for (i = 0; i < mgp->num_slices; i++) {
2962 slice_stats = &mgp->ss[i].stats;
2963 stats->rx_packets += slice_stats->rx_packets;
2964 stats->tx_packets += slice_stats->tx_packets;
2965 stats->rx_bytes += slice_stats->rx_bytes;
2966 stats->tx_bytes += slice_stats->tx_bytes;
2967 stats->rx_dropped += slice_stats->rx_dropped;
2968 stats->tx_dropped += slice_stats->tx_dropped;
2969 }
2970 return stats;
0da34b6d
BG		 2971}
2972
2973static void myri10ge_set_multicast_list(struct net_device *dev)
2974{
b53bef84 2975 struct myri10ge_priv *mgp = netdev_priv(dev);
85a7ea1b 2976 struct myri10ge_cmd cmd;
85a7ea1b 2977 struct dev_mc_list *mc_list;
6250223e 2978 __be32 data[2] = { 0, 0 };
85a7ea1b 2979 int err;
0795af57 2980 DECLARE_MAC_BUF(mac);
85a7ea1b 2981
0da34b6d
BG		 2982 /* can be called from atomic contexts,
2983 * pass 1 to force atomicity in myri10ge_send_cmd() */
85a7ea1b
BG		 2984 myri10ge_change_promisc(mgp, dev->flags & IFF_PROMISC, 1);
2985
2986 /* This firmware is known to not support multicast */
2f76216f 2987 if (!mgp->fw_multicast_support)
85a7ea1b
BG		 2988 return;
2989
2990 /* Disable multicast filtering */
2991
2992 err = myri10ge_send_cmd(mgp, MXGEFW_ENABLE_ALLMULTI, &cmd, 1);
2993 if (err != 0) {
2994 printk(KERN_ERR "myri10ge: %s: Failed MXGEFW_ENABLE_ALLMULTI,"
2995 " error status: %d\n", dev->name, err);
2996 goto abort;
2997 }
2998
2f76216f 2999 if ((dev->flags & IFF_ALLMULTI) || mgp->adopted_rx_filter_bug) {
85a7ea1b
BG		 3000 /* request to disable multicast filtering, so quit here */
3001 return;
3002 }
3003
3004 /* Flush the filters */
3005
3006 err = myri10ge_send_cmd(mgp, MXGEFW_LEAVE_ALL_MULTICAST_GROUPS,
3007 &cmd, 1);
3008 if (err != 0) {
3009 printk(KERN_ERR
3010 "myri10ge: %s: Failed MXGEFW_LEAVE_ALL_MULTICAST_GROUPS"
3011 ", error status: %d\n", dev->name, err);
3012 goto abort;
3013 }
3014
3015 /* Walk the multicast list, and add each address */
3016 for (mc_list = dev->mc_list; mc_list != NULL; mc_list = mc_list->next) {
40f6cff5
AV		 3017 memcpy(data, &mc_list->dmi_addr, 6);
3018 cmd.data0 = ntohl(data[0]);
3019 cmd.data1 = ntohl(data[1]);
85a7ea1b
BG		 3020 err = myri10ge_send_cmd(mgp, MXGEFW_JOIN_MULTICAST_GROUP,
3021 &cmd, 1);
3022
3023 if (err != 0) {
3024 printk(KERN_ERR "myri10ge: %s: Failed "
3025 "MXGEFW_JOIN_MULTICAST_GROUP, error status:"
3026 "%d\t", dev->name, err);
0795af57
JP		 3027 printk(KERN_ERR "MAC %s\n",
3028 print_mac(mac, mc_list->dmi_addr));
85a7ea1b
BG		 3029 goto abort;
3030 }
3031 }
3032 /* Enable multicast filtering */
3033 err = myri10ge_send_cmd(mgp, MXGEFW_DISABLE_ALLMULTI, &cmd, 1);
3034 if (err != 0) {
3035 printk(KERN_ERR "myri10ge: %s: Failed MXGEFW_DISABLE_ALLMULTI,"
3036 "error status: %d\n", dev->name, err);
3037 goto abort;
3038 }
3039
3040 return;
3041
3042abort:
3043 return;
0da34b6d
BG		 3044}
3045
3046static int myri10ge_set_mac_address(struct net_device *dev, void *addr)
3047{
3048 struct sockaddr *sa = addr;
3049 struct myri10ge_priv *mgp = netdev_priv(dev);
3050 int status;
3051
3052 if (!is_valid_ether_addr(sa->sa_data))
3053 return -EADDRNOTAVAIL;
3054
3055 status = myri10ge_update_mac_address(mgp, sa->sa_data);
3056 if (status != 0) {
3057 printk(KERN_ERR
3058 "myri10ge: %s: changing mac address failed with %d\n",
3059 dev->name, status);
3060 return status;
3061 }
3062
3063 /* change the dev structure */
3064 memcpy(dev->dev_addr, sa->sa_data, 6);
3065 return 0;
3066}
3067
3068static int myri10ge_change_mtu(struct net_device *dev, int new_mtu)
3069{
3070 struct myri10ge_priv *mgp = netdev_priv(dev);
3071 int error = 0;
3072
3073 if ((new_mtu < 68) || (ETH_HLEN + new_mtu > MYRI10GE_MAX_ETHER_MTU)) {
3074 printk(KERN_ERR "myri10ge: %s: new mtu (%d) is not valid\n",
3075 dev->name, new_mtu);
3076 return -EINVAL;
3077 }
3078 printk(KERN_INFO "%s: changing mtu from %d to %d\n",
3079 dev->name, dev->mtu, new_mtu);
3080 if (mgp->running) {
3081 /* if we change the mtu on an active device, we must
3082 * reset the device so the firmware sees the change */
3083 myri10ge_close(dev);
3084 dev->mtu = new_mtu;
3085 myri10ge_open(dev);
3086 } else
3087 dev->mtu = new_mtu;
3088
3089 return error;
3090}
3091
3092/*
3093 * Enable ECRC to align PCI-E Completion packets on an 8-byte boundary.
3094 * Only do it if the bridge is a root port since we don't want to disturb
3095 * any other device, except if forced with myri10ge_ecrc_enable > 1.
3096 */
3097
0da34b6d
BG		 3098static void myri10ge_enable_ecrc(struct myri10ge_priv *mgp)
3099{
3100 struct pci_dev *bridge = mgp->pdev->bus->self;
3101 struct device *dev = &mgp->pdev->dev;
3102 unsigned cap;
3103 unsigned err_cap;
3104 u16 val;
3105 u8 ext_type;
3106 int ret;
3107
3108 if (!myri10ge_ecrc_enable || !bridge)
3109 return;
3110
3111 /* check that the bridge is a root port */
3112 cap = pci_find_capability(bridge, PCI_CAP_ID_EXP);
3113 pci_read_config_word(bridge, cap + PCI_CAP_FLAGS, &val);
3114 ext_type = (val & PCI_EXP_FLAGS_TYPE) >> 4;
3115 if (ext_type != PCI_EXP_TYPE_ROOT_PORT) {
3116 if (myri10ge_ecrc_enable > 1) {
eca3fd83 3117 struct pci_dev *prev_bridge, *old_bridge = bridge;
0da34b6d
BG		 3118
3119 /* Walk the hierarchy up to the root port
3120 * where ECRC has to be enabled */
3121 do {
eca3fd83 3122 prev_bridge = bridge;
0da34b6d 3123 bridge = bridge->bus->self;
eca3fd83 3124 if (!bridge || prev_bridge == bridge) {
0da34b6d
BG		 3125 dev_err(dev,
3126 "Failed to find root port"
3127 " to force ECRC\n");
3128 return;
3129 }
3130 cap =
3131 pci_find_capability(bridge, PCI_CAP_ID_EXP);
3132 pci_read_config_word(bridge,
3133 cap + PCI_CAP_FLAGS, &val);
3134 ext_type = (val & PCI_EXP_FLAGS_TYPE) >> 4;
3135 } while (ext_type != PCI_EXP_TYPE_ROOT_PORT);
3136
3137 dev_info(dev,
3138 "Forcing ECRC on non-root port %s"
3139 " (enabling on root port %s)\n",
3140 pci_name(old_bridge), pci_name(bridge));
3141 } else {
3142 dev_err(dev,
3143 "Not enabling ECRC on non-root port %s\n",
3144 pci_name(bridge));
3145 return;
3146 }
3147 }
3148
3149 cap = pci_find_ext_capability(bridge, PCI_EXT_CAP_ID_ERR);
0da34b6d
BG		 3150 if (!cap)
3151 return;
3152
3153 ret = pci_read_config_dword(bridge, cap + PCI_ERR_CAP, &err_cap);
3154 if (ret) {
3155 dev_err(dev, "failed reading ext-conf-space of %s\n",
3156 pci_name(bridge));
3157 dev_err(dev, "\t pci=nommconf in use? "
3158 "or buggy/incomplete/absent ACPI MCFG attr?\n");
3159 return;
3160 }
3161 if (!(err_cap & PCI_ERR_CAP_ECRC_GENC))
3162 return;
3163
3164 err_cap |= PCI_ERR_CAP_ECRC_GENE;
3165 pci_write_config_dword(bridge, cap + PCI_ERR_CAP, err_cap);
3166 dev_info(dev, "Enabled ECRC on upstream bridge %s\n", pci_name(bridge));
0da34b6d
BG		 3167}
3168
3169/*
3170 * The Lanai Z8E PCI-E interface achieves higher Read-DMA throughput
3171 * when the PCI-E Completion packets are aligned on an 8-byte
3172 * boundary. Some PCI-E chip sets always align Completion packets; on
3173 * the ones that do not, the alignment can be enforced by enabling
3174 * ECRC generation (if supported).
3175 *
3176 * When PCI-E Completion packets are not aligned, it is actually more
3177 * efficient to limit Read-DMA transactions to 2KB, rather than 4KB.
3178 *
3179 * If the driver can neither enable ECRC nor verify that it has
3180 * already been enabled, then it must use a firmware image which works
0dcffac1 3181 * around unaligned completion packets (myri10ge_rss_ethp_z8e.dat), and it
0da34b6d 3182 * should also ensure that it never gives the device a Read-DMA which is
b53bef84 3183 * larger than 2KB by setting the tx_boundary to 2KB. If ECRC is
0dcffac1 3184 * enabled, then the driver should use the aligned (myri10ge_rss_eth_z8e.dat)
b53bef84 3185 * firmware image, and set tx_boundary to 4KB.
0da34b6d
BG		 3186 */
3187
5443e9ea 3188static void myri10ge_firmware_probe(struct myri10ge_priv *mgp)
0da34b6d 3189{
5443e9ea
BG		 3190 struct pci_dev *pdev = mgp->pdev;
3191 struct device *dev = &pdev->dev;
302d242c 3192 int status;
0da34b6d 3193
b53bef84 3194 mgp->tx_boundary = 4096;
5443e9ea
BG		 3195 /*
3196 * Verify the max read request size was set to 4KB
3197 * before trying the test with 4KB.
3198 */
302d242c
BG		 3199 status = pcie_get_readrq(pdev);
3200 if (status < 0) {
5443e9ea
BG		 3201 dev_err(dev, "Couldn't read max read req size: %d\n", status);
3202 goto abort;
3203 }
302d242c
BG		 3204 if (status != 4096) {
3205 dev_warn(dev, "Max Read Request size != 4096 (%d)\n", status);
b53bef84 3206 mgp->tx_boundary = 2048;
5443e9ea
BG		 3207 }
3208 /*
3209 * load the optimized firmware (which assumes aligned PCIe
3210 * completions) in order to see if it works on this host.
3211 */
3212 mgp->fw_name = myri10ge_fw_aligned;
0dcffac1 3213 status = myri10ge_load_firmware(mgp, 1);
5443e9ea
BG		 3214 if (status != 0) {
3215 goto abort;
3216 }
3217
3218 /*
3219 * Enable ECRC if possible
3220 */
3221 myri10ge_enable_ecrc(mgp);
3222
3223 /*
3224 * Run a DMA test which watches for unaligned completions and
3225 * aborts on the first one seen.
3226 */
3227
3228 status = myri10ge_dma_test(mgp, MXGEFW_CMD_UNALIGNED_TEST);
3229 if (status == 0)
3230 return; /* keep the aligned firmware */
3231
3232 if (status != -E2BIG)
3233 dev_warn(dev, "DMA test failed: %d\n", status);
3234 if (status == -ENOSYS)
3235 dev_warn(dev, "Falling back to ethp! "
3236 "Please install up to date fw\n");
3237abort:
3238 /* fall back to using the unaligned firmware */
b53bef84 3239 mgp->tx_boundary = 2048;
0da34b6d
BG		 3240 mgp->fw_name = myri10ge_fw_unaligned;
3241
5443e9ea
BG		 3242}
3243
3244static void myri10ge_select_firmware(struct myri10ge_priv *mgp)
3245{
0da34b6d 3246 if (myri10ge_force_firmware == 0) {
ce7f9368
BG		 3247 int link_width, exp_cap;
3248 u16 lnk;
3249
3250 exp_cap = pci_find_capability(mgp->pdev, PCI_CAP_ID_EXP);
3251 pci_read_config_word(mgp->pdev, exp_cap + PCI_EXP_LNKSTA, &lnk);
3252 link_width = (lnk >> 4) & 0x3f;
3253
ce7f9368
BG		 3254 /* Check to see if Link is less than 8 or if the
3255 * upstream bridge is known to provide aligned
3256 * completions */
3257 if (link_width < 8) {
3258 dev_info(&mgp->pdev->dev, "PCIE x%d Link\n",
3259 link_width);
b53bef84 3260 mgp->tx_boundary = 4096;
ce7f9368 3261 mgp->fw_name = myri10ge_fw_aligned;
5443e9ea
BG		 3262 } else {
3263 myri10ge_firmware_probe(mgp);
0da34b6d
BG		 3264 }
3265 } else {
3266 if (myri10ge_force_firmware == 1) {
3267 dev_info(&mgp->pdev->dev,
3268 "Assuming aligned completions (forced)\n");
b53bef84 3269 mgp->tx_boundary = 4096;
0da34b6d
BG		 3270 mgp->fw_name = myri10ge_fw_aligned;
3271 } else {
3272 dev_info(&mgp->pdev->dev,
3273 "Assuming unaligned completions (forced)\n");
b53bef84 3274 mgp->tx_boundary = 2048;
0da34b6d
BG		 3275 mgp->fw_name = myri10ge_fw_unaligned;
3276 }
3277 }
3278 if (myri10ge_fw_name != NULL) {
3279 dev_info(&mgp->pdev->dev, "overriding firmware to %s\n",
3280 myri10ge_fw_name);
3281 mgp->fw_name = myri10ge_fw_name;
3282 }
3283}
3284
0da34b6d 3285#ifdef CONFIG_PM
0da34b6d
BG		 3286static int myri10ge_suspend(struct pci_dev *pdev, pm_message_t state)
3287{
3288 struct myri10ge_priv *mgp;
3289 struct net_device *netdev;
3290
3291 mgp = pci_get_drvdata(pdev);
3292 if (mgp == NULL)
3293 return -EINVAL;
3294 netdev = mgp->dev;
3295
3296 netif_device_detach(netdev);
3297 if (netif_running(netdev)) {
3298 printk(KERN_INFO "myri10ge: closing %s\n", netdev->name);
3299 rtnl_lock();
3300 myri10ge_close(netdev);
3301 rtnl_unlock();
3302 }
3303 myri10ge_dummy_rdma(mgp, 0);
83f6e152 3304 pci_save_state(pdev);
0da34b6d 3305 pci_disable_device(pdev);
1a63e846
BG		 3306
3307 return pci_set_power_state(pdev, pci_choose_state(pdev, state));
0da34b6d
BG		 3308}
3309
3310static int myri10ge_resume(struct pci_dev *pdev)
3311{
3312 struct myri10ge_priv *mgp;
3313 struct net_device *netdev;
3314 int status;
3315 u16 vendor;
3316
3317 mgp = pci_get_drvdata(pdev);
3318 if (mgp == NULL)
3319 return -EINVAL;
3320 netdev = mgp->dev;
3321 pci_set_power_state(pdev, 0); /* zeros conf space as a side effect */
3322 msleep(5); /* give card time to respond */
3323 pci_read_config_word(mgp->pdev, PCI_VENDOR_ID, &vendor);
3324 if (vendor == 0xffff) {
3325 printk(KERN_ERR "myri10ge: %s: device disappeared!\n",
3326 mgp->dev->name);
3327 return -EIO;
3328 }
83f6e152 3329
1a63e846
BG		 3330 status = pci_restore_state(pdev);
3331 if (status)
3332 return status;
4c2248cc
BG		 3333
3334 status = pci_enable_device(pdev);
1a63e846 3335 if (status) {
4c2248cc 3336 dev_err(&pdev->dev, "failed to enable device\n");
1a63e846 3337 return status;
4c2248cc
BG		 3338 }
3339
0da34b6d
BG		 3340 pci_set_master(pdev);
3341
0da34b6d 3342 myri10ge_reset(mgp);
013b68bf 3343 myri10ge_dummy_rdma(mgp, 1);
0da34b6d
BG		 3344
3345 /* Save configuration space to be restored if the
3346 * nic resets due to a parity error */
83f6e152 3347 pci_save_state(pdev);
0da34b6d
BG		 3348
3349 if (netif_running(netdev)) {
3350 rtnl_lock();
df30a740 3351 status = myri10ge_open(netdev);
0da34b6d 3352 rtnl_unlock();
df30a740
BG		 3353 if (status != 0)
3354 goto abort_with_enabled;
3355
0da34b6d
BG		 3356 }
3357 netif_device_attach(netdev);
3358
3359 return 0;
3360
4c2248cc
BG		 3361abort_with_enabled:
3362 pci_disable_device(pdev);
0da34b6d
BG		 3363 return -EIO;
3364
3365}
0da34b6d
BG		 3366#endif /* CONFIG_PM */
3367
3368static u32 myri10ge_read_reboot(struct myri10ge_priv *mgp)
3369{
3370 struct pci_dev *pdev = mgp->pdev;
3371 int vs = mgp->vendor_specific_offset;
3372 u32 reboot;
3373
3374 /*enter read32 mode */
3375 pci_write_config_byte(pdev, vs + 0x10, 0x3);
3376
3377 /*read REBOOT_STATUS (0xfffffff0) */
3378 pci_write_config_dword(pdev, vs + 0x18, 0xfffffff0);
3379 pci_read_config_dword(pdev, vs + 0x14, &reboot);
3380 return reboot;
3381}
3382
3383/*
3384 * This watchdog is used to check whether the board has suffered
3385 * from a parity error and needs to be recovered.
3386 */
c4028958 3387static void myri10ge_watchdog(struct work_struct *work)
0da34b6d 3388{
c4028958 3389 struct myri10ge_priv *mgp =
6250223e 3390 container_of(work, struct myri10ge_priv, watchdog_work);
b53bef84 3391 struct myri10ge_tx_buf *tx;
0da34b6d
BG		 3392 u32 reboot;
3393 int status;
0dcffac1 3394 int i;
0da34b6d
BG		 3395 u16 cmd, vendor;
3396
3397 mgp->watchdog_resets++;
3398 pci_read_config_word(mgp->pdev, PCI_COMMAND, &cmd);
3399 if ((cmd & PCI_COMMAND_MASTER) == 0) {
3400 /* Bus master DMA disabled? Check to see
3401 * if the card rebooted due to a parity error
3402 * For now, just report it */
3403 reboot = myri10ge_read_reboot(mgp);
3404 printk(KERN_ERR
f181137f
BG		 3405 "myri10ge: %s: NIC rebooted (0x%x),%s resetting\n",
3406 mgp->dev->name, reboot,
3407 myri10ge_reset_recover ? " " : " not");
3408 if (myri10ge_reset_recover == 0)
3409 return;
3410
3411 myri10ge_reset_recover--;
3412
0da34b6d
BG		 3413 /*
3414 * A rebooted nic will come back with config space as
3415 * it was after power was applied to PCIe bus.
3416 * Attempt to restore config space which was saved
3417 * when the driver was loaded, or the last time the
3418 * nic was resumed from power saving mode.
3419 */
83f6e152 3420 pci_restore_state(mgp->pdev);
7adda30c
BG		 3421
3422 /* save state again for accounting reasons */
83f6e152 3423 pci_save_state(mgp->pdev);
7adda30c 3424
0da34b6d
BG		 3425 } else {
3426 /* if we get back -1's from our slot, perhaps somebody
3427 * powered off our card. Don't try to reset it in
3428 * this case */
3429 if (cmd == 0xffff) {
3430 pci_read_config_word(mgp->pdev, PCI_VENDOR_ID, &vendor);
3431 if (vendor == 0xffff) {
3432 printk(KERN_ERR
3433 "myri10ge: %s: device disappeared!\n",
3434 mgp->dev->name);
3435 return;
3436 }
3437 }
3438 /* Perhaps it is a software error. Try to reset */
3439
3440 printk(KERN_ERR "myri10ge: %s: device timeout, resetting\n",
3441 mgp->dev->name);
0dcffac1
BG		 3442 for (i = 0; i < mgp->num_slices; i++) {
3443 tx = &mgp->ss[i].tx;
3444 printk(KERN_INFO
236bb5e6
BG		 3445 "myri10ge: %s: (%d): %d %d %d %d %d %d\n",
3446 mgp->dev->name, i, tx->queue_active, tx->req,
3447 tx->done, tx->pkt_start, tx->pkt_done,
0dcffac1
BG		 3448 (int)ntohl(mgp->ss[i].fw_stats->
3449 send_done_count));
3450 msleep(2000);
3451 printk(KERN_INFO
236bb5e6
BG		 3452 "myri10ge: %s: (%d): %d %d %d %d %d %d\n",
3453 mgp->dev->name, i, tx->queue_active, tx->req,
3454 tx->done, tx->pkt_start, tx->pkt_done,
0dcffac1
BG		 3455 (int)ntohl(mgp->ss[i].fw_stats->
3456 send_done_count));
3457 }
0da34b6d 3458 }
236bb5e6 3459
0da34b6d
BG		 3460 rtnl_lock();
3461 myri10ge_close(mgp->dev);
0dcffac1 3462 status = myri10ge_load_firmware(mgp, 1);
0da34b6d
BG		 3463 if (status != 0)
3464 printk(KERN_ERR "myri10ge: %s: failed to load firmware\n",
3465 mgp->dev->name);
3466 else
3467 myri10ge_open(mgp->dev);
3468 rtnl_unlock();
3469}
3470
3471/*
3472 * We use our own timer routine rather than relying upon
3473 * netdev->tx_timeout because we have a very large hardware transmit
3474 * queue. Due to the large queue, the netdev->tx_timeout function
3475 * cannot detect a NIC with a parity error in a timely fashion if the
3476 * NIC is lightly loaded.
3477 */
3478static void myri10ge_watchdog_timer(unsigned long arg)
3479{
3480 struct myri10ge_priv *mgp;
b53bef84 3481 struct myri10ge_slice_state *ss;
0dcffac1 3482 int i, reset_needed;
626fda94 3483 u32 rx_pause_cnt;
0da34b6d
BG		 3484
3485 mgp = (struct myri10ge_priv *)arg;
c7dab99b 3486
0dcffac1
BG		 3487 rx_pause_cnt = ntohl(mgp->ss[0].fw_stats->dropped_pause);
3488 for (i = 0, reset_needed = 0;
3489 i < mgp->num_slices && reset_needed == 0; ++i) {
b53bef84 3490
0dcffac1
BG		 3491 ss = &mgp->ss[i];
3492 if (ss->rx_small.watchdog_needed) {
3493 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
3494 mgp->small_bytes + MXGEFW_PAD,
3495 1);
3496 if (ss->rx_small.fill_cnt - ss->rx_small.cnt >=
3497 myri10ge_fill_thresh)
3498 ss->rx_small.watchdog_needed = 0;
3499 }
3500 if (ss->rx_big.watchdog_needed) {
3501 myri10ge_alloc_rx_pages(mgp, &ss->rx_big,
3502 mgp->big_bytes, 1);
3503 if (ss->rx_big.fill_cnt - ss->rx_big.cnt >=
3504 myri10ge_fill_thresh)
3505 ss->rx_big.watchdog_needed = 0;
3506 }
3507
3508 if (ss->tx.req != ss->tx.done &&
3509 ss->tx.done == ss->watchdog_tx_done &&
3510 ss->watchdog_tx_req != ss->watchdog_tx_done) {
3511 /* nic seems like it might be stuck.. */
3512 if (rx_pause_cnt != mgp->watchdog_pause) {
3513 if (net_ratelimit())
236bb5e6
BG		 3514 printk(KERN_WARNING
3515 "myri10ge %s slice %d:"
0dcffac1 3516 "TX paused, check link partner\n",
236bb5e6 3517 mgp->dev->name, i);
0dcffac1 3518 } else {
236bb5e6
BG		 3519 printk(KERN_WARNING
3520 "myri10ge %s slice %d stuck:",
3521 mgp->dev->name, i);
0dcffac1
BG		 3522 reset_needed = 1;
3523 }
626fda94 3524 }
0dcffac1
BG		 3525 ss->watchdog_tx_done = ss->tx.done;
3526 ss->watchdog_tx_req = ss->tx.req;
626fda94 3527 }
626fda94 3528 mgp->watchdog_pause = rx_pause_cnt;
0dcffac1
BG		 3529
3530 if (reset_needed) {
3531 schedule_work(&mgp->watchdog_work);
3532 } else {
3533 /* rearm timer */
3534 mod_timer(&mgp->watchdog_timer,
3535 jiffies + myri10ge_watchdog_timeout * HZ);
3536 }
0da34b6d
BG		 3537}
3538
77929732
BG		 3539static void myri10ge_free_slices(struct myri10ge_priv *mgp)
3540{
3541 struct myri10ge_slice_state *ss;
3542 struct pci_dev *pdev = mgp->pdev;
3543 size_t bytes;
3544 int i;
3545
3546 if (mgp->ss == NULL)
3547 return;
3548
3549 for (i = 0; i < mgp->num_slices; i++) {
3550 ss = &mgp->ss[i];
3551 if (ss->rx_done.entry != NULL) {
3552 bytes = mgp->max_intr_slots *
3553 sizeof(*ss->rx_done.entry);
3554 dma_free_coherent(&pdev->dev, bytes,
3555 ss->rx_done.entry, ss->rx_done.bus);
3556 ss->rx_done.entry = NULL;
3557 }
3558 if (ss->fw_stats != NULL) {
3559 bytes = sizeof(*ss->fw_stats);
3560 dma_free_coherent(&pdev->dev, bytes,
3561 ss->fw_stats, ss->fw_stats_bus);
3562 ss->fw_stats = NULL;
3563 }
3564 }
3565 kfree(mgp->ss);
3566 mgp->ss = NULL;
3567}
3568
3569static int myri10ge_alloc_slices(struct myri10ge_priv *mgp)
3570{
3571 struct myri10ge_slice_state *ss;
3572 struct pci_dev *pdev = mgp->pdev;
3573 size_t bytes;
3574 int i;
3575
3576 bytes = sizeof(*mgp->ss) * mgp->num_slices;
3577 mgp->ss = kzalloc(bytes, GFP_KERNEL);
3578 if (mgp->ss == NULL) {
3579 return -ENOMEM;
3580 }
3581
3582 for (i = 0; i < mgp->num_slices; i++) {
3583 ss = &mgp->ss[i];
3584 bytes = mgp->max_intr_slots * sizeof(*ss->rx_done.entry);
3585 ss->rx_done.entry = dma_alloc_coherent(&pdev->dev, bytes,
3586 &ss->rx_done.bus,
3587 GFP_KERNEL);
3588 if (ss->rx_done.entry == NULL)
3589 goto abort;
3590 memset(ss->rx_done.entry, 0, bytes);
3591 bytes = sizeof(*ss->fw_stats);
3592 ss->fw_stats = dma_alloc_coherent(&pdev->dev, bytes,
3593 &ss->fw_stats_bus,
3594 GFP_KERNEL);
3595 if (ss->fw_stats == NULL)
3596 goto abort;
3597 ss->mgp = mgp;
3598 ss->dev = mgp->dev;
3599 netif_napi_add(ss->dev, &ss->napi, myri10ge_poll,
3600 myri10ge_napi_weight);
3601 }
3602 return 0;
3603abort:
3604 myri10ge_free_slices(mgp);
3605 return -ENOMEM;
3606}
3607
3608/*
3609 * This function determines the number of slices supported.
3610 * The number slices is the minumum of the number of CPUS,
3611 * the number of MSI-X irqs supported, the number of slices
3612 * supported by the firmware
3613 */
3614static void myri10ge_probe_slices(struct myri10ge_priv *mgp)
3615{
3616 struct myri10ge_cmd cmd;
3617 struct pci_dev *pdev = mgp->pdev;
3618 char *old_fw;
3619 int i, status, ncpus, msix_cap;
3620
3621 mgp->num_slices = 1;
3622 msix_cap = pci_find_capability(pdev, PCI_CAP_ID_MSIX);
3623 ncpus = num_online_cpus();
3624
3625 if (myri10ge_max_slices == 1 || msix_cap == 0 ||
3626 (myri10ge_max_slices == -1 && ncpus < 2))
3627 return;
3628
3629 /* try to load the slice aware rss firmware */
3630 old_fw = mgp->fw_name;
13b2738c
BG		 3631 if (myri10ge_fw_name != NULL) {
3632 dev_info(&mgp->pdev->dev, "overriding rss firmware to %s\n",
3633 myri10ge_fw_name);
3634 mgp->fw_name = myri10ge_fw_name;
3635 } else if (old_fw == myri10ge_fw_aligned)
77929732
BG		 3636 mgp->fw_name = myri10ge_fw_rss_aligned;
3637 else
3638 mgp->fw_name = myri10ge_fw_rss_unaligned;
3639 status = myri10ge_load_firmware(mgp, 0);
3640 if (status != 0) {
3641 dev_info(&pdev->dev, "Rss firmware not found\n");
3642 return;
3643 }
3644
3645 /* hit the board with a reset to ensure it is alive */
3646 memset(&cmd, 0, sizeof(cmd));
3647 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_RESET, &cmd, 0);
3648 if (status != 0) {
3649 dev_err(&mgp->pdev->dev, "failed reset\n");
3650 goto abort_with_fw;
3651 return;
3652 }
3653
3654 mgp->max_intr_slots = cmd.data0 / sizeof(struct mcp_slot);
3655
3656 /* tell it the size of the interrupt queues */
3657 cmd.data0 = mgp->max_intr_slots * sizeof(struct mcp_slot);
3658 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_SIZE, &cmd, 0);
3659 if (status != 0) {
3660 dev_err(&mgp->pdev->dev, "failed MXGEFW_CMD_SET_INTRQ_SIZE\n");
3661 goto abort_with_fw;
3662 }
3663
3664 /* ask the maximum number of slices it supports */
3665 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_RSS_QUEUES, &cmd, 0);
3666 if (status != 0)
3667 goto abort_with_fw;
3668 else
3669 mgp->num_slices = cmd.data0;
3670
3671 /* Only allow multiple slices if MSI-X is usable */
3672 if (!myri10ge_msi) {
3673 goto abort_with_fw;
3674 }
3675
3676 /* if the admin did not specify a limit to how many
3677 * slices we should use, cap it automatically to the
3678 * number of CPUs currently online */
3679 if (myri10ge_max_slices == -1)
3680 myri10ge_max_slices = ncpus;
3681
3682 if (mgp->num_slices > myri10ge_max_slices)
3683 mgp->num_slices = myri10ge_max_slices;
3684
3685 /* Now try to allocate as many MSI-X vectors as we have
3686 * slices. We give up on MSI-X if we can only get a single
3687 * vector. */
3688
3689 mgp->msix_vectors = kzalloc(mgp->num_slices *
3690 sizeof(*mgp->msix_vectors), GFP_KERNEL);
3691 if (mgp->msix_vectors == NULL)
3692 goto disable_msix;
3693 for (i = 0; i < mgp->num_slices; i++) {
3694 mgp->msix_vectors[i].entry = i;
3695 }
3696
3697 while (mgp->num_slices > 1) {
3698 /* make sure it is a power of two */
3699 while (!is_power_of_2(mgp->num_slices))
3700 mgp->num_slices--;
3701 if (mgp->num_slices == 1)
3702 goto disable_msix;
3703 status = pci_enable_msix(pdev, mgp->msix_vectors,
3704 mgp->num_slices);
3705 if (status == 0) {
3706 pci_disable_msix(pdev);
3707 return;
3708 }
3709 if (status > 0)
3710 mgp->num_slices = status;
3711 else
3712 goto disable_msix;
3713 }
3714
3715disable_msix:
3716 if (mgp->msix_vectors != NULL) {
3717 kfree(mgp->msix_vectors);
3718 mgp->msix_vectors = NULL;
3719 }
3720
3721abort_with_fw:
3722 mgp->num_slices = 1;
3723 mgp->fw_name = old_fw;
3724 myri10ge_load_firmware(mgp, 0);
3725}
77929732 3726
0da34b6d
BG		 3727static int myri10ge_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
3728{
3729 struct net_device *netdev;
3730 struct myri10ge_priv *mgp;
3731 struct device *dev = &pdev->dev;
0da34b6d
BG		 3732 int i;
3733 int status = -ENXIO;
0da34b6d 3734 int dac_enabled;
0da34b6d 3735
236bb5e6 3736 netdev = alloc_etherdev_mq(sizeof(*mgp), MYRI10GE_MAX_SLICES);
0da34b6d
BG		 3737 if (netdev == NULL) {
3738 dev_err(dev, "Could not allocate ethernet device\n");
3739 return -ENOMEM;
3740 }
3741
b245fb67
MH		 3742 SET_NETDEV_DEV(netdev, &pdev->dev);
3743
0da34b6d 3744 mgp = netdev_priv(netdev);
0da34b6d
BG		 3745 mgp->dev = netdev;
3746 mgp->pdev = pdev;
3747 mgp->csum_flag = MXGEFW_FLAGS_CKSUM;
3748 mgp->pause = myri10ge_flow_control;
3749 mgp->intr_coal_delay = myri10ge_intr_coal_delay;
c58ac5ca 3750 mgp->msg_enable = netif_msg_init(myri10ge_debug, MYRI10GE_MSG_DEFAULT);
0da34b6d
BG		 3751 init_waitqueue_head(&mgp->down_wq);
3752
3753 if (pci_enable_device(pdev)) {
3754 dev_err(&pdev->dev, "pci_enable_device call failed\n");
3755 status = -ENODEV;
3756 goto abort_with_netdev;
3757 }
0da34b6d
BG		 3758
3759 /* Find the vendor-specific cap so we can check
3760 * the reboot register later on */
3761 mgp->vendor_specific_offset
3762 = pci_find_capability(pdev, PCI_CAP_ID_VNDR);
3763
3764 /* Set our max read request to 4KB */
302d242c 3765 status = pcie_set_readrq(pdev, 4096);
0da34b6d
BG		 3766 if (status != 0) {
3767 dev_err(&pdev->dev, "Error %d writing PCI_EXP_DEVCTL\n",
3768 status);
3769 goto abort_with_netdev;
3770 }
3771
3772 pci_set_master(pdev);
3773 dac_enabled = 1;
3774 status = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
3775 if (status != 0) {
3776 dac_enabled = 0;
3777 dev_err(&pdev->dev,
898eb71c
JP		 3778 "64-bit pci address mask was refused, "
3779 "trying 32-bit\n");
0da34b6d
BG		 3780 status = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
3781 }
3782 if (status != 0) {
3783 dev_err(&pdev->dev, "Error %d setting DMA mask\n", status);
3784 goto abort_with_netdev;
3785 }
77970ea5 3786 (void)pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
b10c0668
BG		 3787 mgp->cmd = dma_alloc_coherent(&pdev->dev, sizeof(*mgp->cmd),
3788 &mgp->cmd_bus, GFP_KERNEL);
0da34b6d
BG		 3789 if (mgp->cmd == NULL)
3790 goto abort_with_netdev;
3791
0da34b6d
BG		 3792 mgp->board_span = pci_resource_len(pdev, 0);
3793 mgp->iomem_base = pci_resource_start(pdev, 0);
3794 mgp->mtrr = -1;
276e26c3 3795 mgp->wc_enabled = 0;
0da34b6d
BG		 3796#ifdef CONFIG_MTRR
3797 mgp->mtrr = mtrr_add(mgp->iomem_base, mgp->board_span,
3798 MTRR_TYPE_WRCOMB, 1);
276e26c3
BG		 3799 if (mgp->mtrr >= 0)
3800 mgp->wc_enabled = 1;
0da34b6d
BG		 3801#endif
3802 /* Hack. need to get rid of these magic numbers */
3803 mgp->sram_size =
3804 2 * 1024 * 1024 - (2 * (48 * 1024) + (32 * 1024)) - 0x100;
3805 if (mgp->sram_size > mgp->board_span) {
3806 dev_err(&pdev->dev, "board span %ld bytes too small\n",
3807 mgp->board_span);
c7f80993 3808 goto abort_with_mtrr;
0da34b6d 3809 }
c7f80993 3810 mgp->sram = ioremap_wc(mgp->iomem_base, mgp->board_span);
0da34b6d
BG		 3811 if (mgp->sram == NULL) {
3812 dev_err(&pdev->dev, "ioremap failed for %ld bytes at 0x%lx\n",
3813 mgp->board_span, mgp->iomem_base);
3814 status = -ENXIO;
c7f80993 3815 goto abort_with_mtrr;
0da34b6d
BG		 3816 }
3817 memcpy_fromio(mgp->eeprom_strings,
3818 mgp->sram + mgp->sram_size - MYRI10GE_EEPROM_STRINGS_SIZE,
3819 MYRI10GE_EEPROM_STRINGS_SIZE);
3820 memset(mgp->eeprom_strings + MYRI10GE_EEPROM_STRINGS_SIZE - 2, 0, 2);
3821 status = myri10ge_read_mac_addr(mgp);
3822 if (status)
3823 goto abort_with_ioremap;
3824
3825 for (i = 0; i < ETH_ALEN; i++)
3826 netdev->dev_addr[i] = mgp->mac_addr[i];
3827
5443e9ea
BG		 3828 myri10ge_select_firmware(mgp);
3829
0dcffac1 3830 status = myri10ge_load_firmware(mgp, 1);
0da34b6d
BG		 3831 if (status != 0) {
3832 dev_err(&pdev->dev, "failed to load firmware\n");
0dcffac1
BG		 3833 goto abort_with_ioremap;
3834 }
3835 myri10ge_probe_slices(mgp);
3836 status = myri10ge_alloc_slices(mgp);
3837 if (status != 0) {
3838 dev_err(&pdev->dev, "failed to alloc slice state\n");
3839 goto abort_with_firmware;
0da34b6d 3840 }
236bb5e6 3841 netdev->real_num_tx_queues = mgp->num_slices;
0da34b6d
BG		 3842 status = myri10ge_reset(mgp);
3843 if (status != 0) {
3844 dev_err(&pdev->dev, "failed reset\n");
0dcffac1 3845 goto abort_with_slices;
0da34b6d 3846 }
5dd2d332 3847#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 3848 myri10ge_setup_dca(mgp);
3849#endif
0da34b6d
BG		 3850 pci_set_drvdata(pdev, mgp);
3851 if ((myri10ge_initial_mtu + ETH_HLEN) > MYRI10GE_MAX_ETHER_MTU)
3852 myri10ge_initial_mtu = MYRI10GE_MAX_ETHER_MTU - ETH_HLEN;
3853 if ((myri10ge_initial_mtu + ETH_HLEN) < 68)
3854 myri10ge_initial_mtu = 68;
3855 netdev->mtu = myri10ge_initial_mtu;
3856 netdev->open = myri10ge_open;
3857 netdev->stop = myri10ge_close;
3858 netdev->hard_start_xmit = myri10ge_xmit;
3859 netdev->get_stats = myri10ge_get_stats;
3860 netdev->base_addr = mgp->iomem_base;
0da34b6d
BG		 3861 netdev->change_mtu = myri10ge_change_mtu;
3862 netdev->set_multicast_list = myri10ge_set_multicast_list;
3863 netdev->set_mac_address = myri10ge_set_mac_address;
4f93fde0 3864 netdev->features = mgp->features;
236bb5e6 3865
0da34b6d
BG		 3866 if (dac_enabled)
3867 netdev->features |= NETIF_F_HIGHDMA;
0da34b6d 3868
21d05db1
BG		 3869 /* make sure we can get an irq, and that MSI can be
3870 * setup (if available). Also ensure netdev->irq
3871 * is set to correct value if MSI is enabled */
3872 status = myri10ge_request_irq(mgp);
3873 if (status != 0)
3874 goto abort_with_firmware;
3875 netdev->irq = pdev->irq;
3876 myri10ge_free_irq(mgp);
3877
0da34b6d
BG		 3878 /* Save configuration space to be restored if the
3879 * nic resets due to a parity error */
83f6e152 3880 pci_save_state(pdev);
0da34b6d
BG		 3881
3882 /* Setup the watchdog timer */
3883 setup_timer(&mgp->watchdog_timer, myri10ge_watchdog_timer,
3884 (unsigned long)mgp);
3885
3886 SET_ETHTOOL_OPS(netdev, &myri10ge_ethtool_ops);
c4028958 3887 INIT_WORK(&mgp->watchdog_work, myri10ge_watchdog);
0da34b6d
BG		 3888 status = register_netdev(netdev);
3889 if (status != 0) {
3890 dev_err(&pdev->dev, "register_netdev failed: %d\n", status);
7adda30c 3891 goto abort_with_state;
0da34b6d 3892 }
0dcffac1
BG		 3893 if (mgp->msix_enabled)
3894 dev_info(dev, "%d MSI-X IRQs, tx bndry %d, fw %s, WC %s\n",
3895 mgp->num_slices, mgp->tx_boundary, mgp->fw_name,
3896 (mgp->wc_enabled ? "Enabled" : "Disabled"));
3897 else
3898 dev_info(dev, "%s IRQ %d, tx bndry %d, fw %s, WC %s\n",
3899 mgp->msi_enabled ? "MSI" : "xPIC",
3900 netdev->irq, mgp->tx_boundary, mgp->fw_name,
3901 (mgp->wc_enabled ? "Enabled" : "Disabled"));
0da34b6d
BG		 3902
3903 return 0;
3904
7adda30c 3905abort_with_state:
83f6e152 3906 pci_restore_state(pdev);
0da34b6d 3907
0dcffac1
BG		 3908abort_with_slices:
3909 myri10ge_free_slices(mgp);
3910
0da34b6d
BG		 3911abort_with_firmware:
3912 myri10ge_dummy_rdma(mgp, 0);
3913
0da34b6d
BG		 3914abort_with_ioremap:
3915 iounmap(mgp->sram);
3916
c7f80993 3917abort_with_mtrr:
0da34b6d
BG		 3918#ifdef CONFIG_MTRR
3919 if (mgp->mtrr >= 0)
3920 mtrr_del(mgp->mtrr, mgp->iomem_base, mgp->board_span);
3921#endif
b10c0668
BG		 3922 dma_free_coherent(&pdev->dev, sizeof(*mgp->cmd),
3923 mgp->cmd, mgp->cmd_bus);
0da34b6d
BG		 3924
3925abort_with_netdev:
3926
3927 free_netdev(netdev);
3928 return status;
3929}
3930
3931/*
3932 * myri10ge_remove
3933 *
3934 * Does what is necessary to shutdown one Myrinet device. Called
3935 * once for each Myrinet card by the kernel when a module is
3936 * unloaded.
3937 */
3938static void myri10ge_remove(struct pci_dev *pdev)
3939{
3940 struct myri10ge_priv *mgp;
3941 struct net_device *netdev;
0da34b6d
BG		 3942
3943 mgp = pci_get_drvdata(pdev);
3944 if (mgp == NULL)
3945 return;
3946
3947 flush_scheduled_work();
3948 netdev = mgp->dev;
3949 unregister_netdev(netdev);
0da34b6d 3950
5dd2d332 3951#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 3952 myri10ge_teardown_dca(mgp);
3953#endif
0da34b6d
BG		 3954 myri10ge_dummy_rdma(mgp, 0);
3955
7adda30c 3956 /* avoid a memory leak */
83f6e152 3957 pci_restore_state(pdev);
7adda30c 3958
0da34b6d
BG		 3959 iounmap(mgp->sram);
3960
3961#ifdef CONFIG_MTRR
3962 if (mgp->mtrr >= 0)
3963 mtrr_del(mgp->mtrr, mgp->iomem_base, mgp->board_span);
3964#endif
0dcffac1
BG		 3965 myri10ge_free_slices(mgp);
3966 if (mgp->msix_vectors != NULL)
3967 kfree(mgp->msix_vectors);
b10c0668
BG		 3968 dma_free_coherent(&pdev->dev, sizeof(*mgp->cmd),
3969 mgp->cmd, mgp->cmd_bus);
0da34b6d
BG		 3970
3971 free_netdev(netdev);
3972 pci_set_drvdata(pdev, NULL);
3973}
3974
b10c0668 3975#define PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E 0x0008
a07bc1ff 3976#define PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E_9 0x0009
0da34b6d
BG		 3977
3978static struct pci_device_id myri10ge_pci_tbl[] = {
b10c0668 3979 {PCI_DEVICE(PCI_VENDOR_ID_MYRICOM, PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E)},
a07bc1ff
BG		 3980 {PCI_DEVICE
3981 (PCI_VENDOR_ID_MYRICOM, PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E_9)},
0da34b6d
BG		 3982 {0},
3983};
3984
3985static struct pci_driver myri10ge_driver = {
3986 .name = "myri10ge",
3987 .probe = myri10ge_probe,
3988 .remove = myri10ge_remove,
3989 .id_table = myri10ge_pci_tbl,
3990#ifdef CONFIG_PM
3991 .suspend = myri10ge_suspend,
3992 .resume = myri10ge_resume,
3993#endif
3994};
3995
5dd2d332 3996#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 3997static int
3998myri10ge_notify_dca(struct notifier_block *nb, unsigned long event, void *p)
3999{
4000 int err = driver_for_each_device(&myri10ge_driver.driver,
4001 NULL, &event,
4002 myri10ge_notify_dca_device);
4003
4004 if (err)
4005 return NOTIFY_BAD;
4006 return NOTIFY_DONE;
4007}
4008
4009static struct notifier_block myri10ge_dca_notifier = {
4010 .notifier_call = myri10ge_notify_dca,
4011 .next = NULL,
4012 .priority = 0,
4013};
4014#endif /* CONFIG_DCA */
4015
0da34b6d
BG		 4016static __init int myri10ge_init_module(void)
4017{
4018 printk(KERN_INFO "%s: Version %s\n", myri10ge_driver.name,
4019 MYRI10GE_VERSION_STR);
0dcffac1 4020
236bb5e6 4021 if (myri10ge_rss_hash > MXGEFW_RSS_HASH_TYPE_MAX) {
0dcffac1
BG		 4022 printk(KERN_ERR
4023 "%s: Illegal rssh hash type %d, defaulting to source port\n",
4024 myri10ge_driver.name, myri10ge_rss_hash);
4025 myri10ge_rss_hash = MXGEFW_RSS_HASH_TYPE_SRC_PORT;
4026 }
5dd2d332 4027#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 4028 dca_register_notify(&myri10ge_dca_notifier);
4029#endif
236bb5e6
BG		 4030 if (myri10ge_max_slices > MYRI10GE_MAX_SLICES)
4031 myri10ge_max_slices = MYRI10GE_MAX_SLICES;
0dcffac1 4032
0da34b6d
BG		 4033 return pci_register_driver(&myri10ge_driver);
4034}
4035
4036module_init(myri10ge_init_module);
4037
4038static __exit void myri10ge_cleanup_module(void)
4039{
5dd2d332 4040#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 4041 dca_unregister_notify(&myri10ge_dca_notifier);
4042#endif
0da34b6d
BG		 4043 pci_unregister_driver(&myri10ge_driver);
4044}
4045
4046module_exit(myri10ge_cleanup_module);
Linux kernel - Deliverables
This page took 0.607351 seconds and 5 git commands to generate.