projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
gianfar: Create net device with carrier down
[deliverable/linux.git] / drivers / net / r8169.c
CommitLineData
1da177e4 1/*
07d3f51f
FR		 2 * r8169.c: RealTek 8169/8168/8101 ethernet driver.
3 *
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw>
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com>
6 * Copyright (c) a lot of people too. Please respect their work.
7 *
8 * See MAINTAINERS file for support contact information.
1da177e4
LT		 9 */
10
11#include <linux/module.h>
12#include <linux/moduleparam.h>
13#include <linux/pci.h>
14#include <linux/netdevice.h>
15#include <linux/etherdevice.h>
16#include <linux/delay.h>
17#include <linux/ethtool.h>
18#include <linux/mii.h>
19#include <linux/if_vlan.h>
20#include <linux/crc32.h>
21#include <linux/in.h>
22#include <linux/ip.h>
23#include <linux/tcp.h>
24#include <linux/init.h>
25#include <linux/dma-mapping.h>
26
99f252b0 27#include <asm/system.h>
1da177e4
LT		 28#include <asm/io.h>
29#include <asm/irq.h>
30
865c652d 31#define RTL8169_VERSION "2.3LK-NAPI"
1da177e4
LT		 32#define MODULENAME "r8169"
33#define PFX MODULENAME ": "
34
35#ifdef RTL8169_DEBUG
36#define assert(expr) \
5b0384f4
FR		 37 if (!(expr)) { \
38 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
b39d66a8 39 #expr,__FILE__,__func__,__LINE__); \
5b0384f4 40 }
06fa7358
JP		 41#define dprintk(fmt, args...) \
42 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
1da177e4
LT		 43#else
44#define assert(expr) do {} while (0)
45#define dprintk(fmt, args...) do {} while (0)
46#endif /* RTL8169_DEBUG */
47
b57b7e5a 48#define R8169_MSG_DEFAULT \
f0e837d9 49 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
b57b7e5a 50
1da177e4
LT		 51#define TX_BUFFS_AVAIL(tp) \
52 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
53
1da177e4 54/* Maximum events (Rx packets, etc.) to handle at each interrupt. */
f71e1309 55static const int max_interrupt_work = 20;
1da177e4
LT		 56
57/* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
58 The RTL chips use a 64 element hash table based on the Ethernet CRC. */
f71e1309 59static const int multicast_filter_limit = 32;
1da177e4
LT		 60
61/* MAC address length */
62#define MAC_ADDR_LEN 6
63
9c14ceaf 64#define MAX_READ_REQUEST_SHIFT 12
1da177e4
LT		 65#define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
66#define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
67#define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
07d3f51f 68#define EarlyTxThld 0x3F /* 0x3F means NO early transmit */
1da177e4
LT		 69#define RxPacketMaxSize 0x3FE8 /* 16K - 1 - ETH_HLEN - VLAN - CRC... */
70#define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */
71#define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */
72
73#define R8169_REGS_SIZE 256
74#define R8169_NAPI_WEIGHT 64
75#define NUM_TX_DESC 64 /* Number of Tx descriptor registers */
76#define NUM_RX_DESC 256 /* Number of Rx descriptor registers */
77#define RX_BUF_SIZE 1536 /* Rx Buffer size */
78#define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc))
79#define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc))
80
81#define RTL8169_TX_TIMEOUT (6*HZ)
82#define RTL8169_PHY_TIMEOUT (10*HZ)
83
84/* write/read MMIO register */
85#define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
86#define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
87#define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
88#define RTL_R8(reg) readb (ioaddr + (reg))
89#define RTL_R16(reg) readw (ioaddr + (reg))
90#define RTL_R32(reg) ((unsigned long) readl (ioaddr + (reg)))
91
92enum mac_version {
ba6eb6ee
FR		 93 RTL_GIGA_MAC_VER_01 = 0x01, // 8169
94 RTL_GIGA_MAC_VER_02 = 0x02, // 8169S
95 RTL_GIGA_MAC_VER_03 = 0x03, // 8110S
96 RTL_GIGA_MAC_VER_04 = 0x04, // 8169SB
97 RTL_GIGA_MAC_VER_05 = 0x05, // 8110SCd
6dccd16b 98 RTL_GIGA_MAC_VER_06 = 0x06, // 8110SCe
2857ffb7
FR		 99 RTL_GIGA_MAC_VER_07 = 0x07, // 8102e
100 RTL_GIGA_MAC_VER_08 = 0x08, // 8102e
101 RTL_GIGA_MAC_VER_09 = 0x09, // 8102e
102 RTL_GIGA_MAC_VER_10 = 0x0a, // 8101e
2dd99530 103 RTL_GIGA_MAC_VER_11 = 0x0b, // 8168Bb
e3cf0cc0
FR		 104 RTL_GIGA_MAC_VER_12 = 0x0c, // 8168Be
105 RTL_GIGA_MAC_VER_13 = 0x0d, // 8101Eb
106 RTL_GIGA_MAC_VER_14 = 0x0e, // 8101 ?
107 RTL_GIGA_MAC_VER_15 = 0x0f, // 8101 ?
108 RTL_GIGA_MAC_VER_16 = 0x11, // 8101Ec
109 RTL_GIGA_MAC_VER_17 = 0x10, // 8168Bf
110 RTL_GIGA_MAC_VER_18 = 0x12, // 8168CP
111 RTL_GIGA_MAC_VER_19 = 0x13, // 8168C
112 RTL_GIGA_MAC_VER_20 = 0x14 // 8168C
1da177e4
LT		 113};
114
1da177e4
LT		 115#define _R(NAME,MAC,MASK) \
116 { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
117
3c6bee1d 118static const struct {
1da177e4
LT		 119 const char *name;
120 u8 mac_version;
121 u32 RxConfigMask; /* Clears the bits supported by this chip */
122} rtl_chip_info[] = {
ba6eb6ee
FR		 123 _R("RTL8169", RTL_GIGA_MAC_VER_01, 0xff7e1880), // 8169
124 _R("RTL8169s", RTL_GIGA_MAC_VER_02, 0xff7e1880), // 8169S
125 _R("RTL8110s", RTL_GIGA_MAC_VER_03, 0xff7e1880), // 8110S
126 _R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04, 0xff7e1880), // 8169SB
127 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05, 0xff7e1880), // 8110SCd
6dccd16b 128 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06, 0xff7e1880), // 8110SCe
2857ffb7
FR		 129 _R("RTL8102e", RTL_GIGA_MAC_VER_07, 0xff7e1880), // PCI-E
130 _R("RTL8102e", RTL_GIGA_MAC_VER_08, 0xff7e1880), // PCI-E
131 _R("RTL8102e", RTL_GIGA_MAC_VER_09, 0xff7e1880), // PCI-E
132 _R("RTL8101e", RTL_GIGA_MAC_VER_10, 0xff7e1880), // PCI-E
bcf0bf90
FR		 133 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E
134 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E
135 _R("RTL8101e", RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139
136 _R("RTL8100e", RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139
e3cf0cc0
FR		 137 _R("RTL8100e", RTL_GIGA_MAC_VER_15, 0xff7e1880), // PCI-E 8139
138 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17, 0xff7e1880), // PCI-E
139 _R("RTL8101e", RTL_GIGA_MAC_VER_16, 0xff7e1880), // PCI-E
140 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18, 0xff7e1880), // PCI-E
141 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19, 0xff7e1880), // PCI-E
142 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20, 0xff7e1880) // PCI-E
1da177e4
LT		 143};
144#undef _R
145
bcf0bf90
FR		 146enum cfg_version {
147 RTL_CFG_0 = 0x00,
148 RTL_CFG_1,
149 RTL_CFG_2
150};
151
07ce4064
FR		 152static void rtl_hw_start_8169(struct net_device *);
153static void rtl_hw_start_8168(struct net_device *);
154static void rtl_hw_start_8101(struct net_device *);
155
1da177e4 156static struct pci_device_id rtl8169_pci_tbl[] = {
bcf0bf90 157 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 },
d2eed8cf 158 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 },
d81bf551 159 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 },
07ce4064 160 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 },
bcf0bf90
FR		 161 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 },
162 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 },
bc1660b5 163 { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 },
bcf0bf90
FR		 164 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 },
165 { PCI_VENDOR_ID_LINKSYS, 0x1032,
166 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 },
11d2e282
CM		 167 { 0x0001, 0x8168,
168 PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 },
1da177e4
LT		 169 {0,},
170};
171
172MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
173
174static int rx_copybreak = 200;
175static int use_dac;
b57b7e5a
SH		 176static struct {
177 u32 msg_enable;
178} debug = { -1 };
1da177e4 179
07d3f51f
FR		 180enum rtl_registers {
181 MAC0 = 0, /* Ethernet hardware address. */
773d2021 182 MAC4 = 4,
07d3f51f
FR		 183 MAR0 = 8, /* Multicast filter. */
184 CounterAddrLow = 0x10,
185 CounterAddrHigh = 0x14,
186 TxDescStartAddrLow = 0x20,
187 TxDescStartAddrHigh = 0x24,
188 TxHDescStartAddrLow = 0x28,
189 TxHDescStartAddrHigh = 0x2c,
190 FLASH = 0x30,
191 ERSR = 0x36,
192 ChipCmd = 0x37,
193 TxPoll = 0x38,
194 IntrMask = 0x3c,
195 IntrStatus = 0x3e,
196 TxConfig = 0x40,
197 RxConfig = 0x44,
198 RxMissed = 0x4c,
199 Cfg9346 = 0x50,
200 Config0 = 0x51,
201 Config1 = 0x52,
202 Config2 = 0x53,
203 Config3 = 0x54,
204 Config4 = 0x55,
205 Config5 = 0x56,
206 MultiIntr = 0x5c,
207 PHYAR = 0x60,
07d3f51f
FR		 208 PHYstatus = 0x6c,
209 RxMaxSize = 0xda,
210 CPlusCmd = 0xe0,
211 IntrMitigate = 0xe2,
212 RxDescAddrLow = 0xe4,
213 RxDescAddrHigh = 0xe8,
214 EarlyTxThres = 0xec,
215 FuncEvent = 0xf0,
216 FuncEventMask = 0xf4,
217 FuncPresetState = 0xf8,
218 FuncForceEvent = 0xfc,
1da177e4
LT		 219};
220
f162a5d1
FR		 221enum rtl8110_registers {
222 TBICSR = 0x64,
223 TBI_ANAR = 0x68,
224 TBI_LPAR = 0x6a,
225};
226
227enum rtl8168_8101_registers {
228 CSIDR = 0x64,
229 CSIAR = 0x68,
230#define CSIAR_FLAG 0x80000000
231#define CSIAR_WRITE_CMD 0x80000000
232#define CSIAR_BYTE_ENABLE 0x0f
233#define CSIAR_BYTE_ENABLE_SHIFT 12
234#define CSIAR_ADDR_MASK 0x0fff
235
236 EPHYAR = 0x80,
237#define EPHYAR_FLAG 0x80000000
238#define EPHYAR_WRITE_CMD 0x80000000
239#define EPHYAR_REG_MASK 0x1f
240#define EPHYAR_REG_SHIFT 16
241#define EPHYAR_DATA_MASK 0xffff
242 DBG_REG = 0xd1,
243#define FIX_NAK_1 (1 << 4)
244#define FIX_NAK_2 (1 << 3)
245};
246
07d3f51f 247enum rtl_register_content {
1da177e4 248 /* InterruptStatusBits */
07d3f51f
FR		 249 SYSErr = 0x8000,
250 PCSTimeout = 0x4000,
251 SWInt = 0x0100,
252 TxDescUnavail = 0x0080,
253 RxFIFOOver = 0x0040,
254 LinkChg = 0x0020,
255 RxOverflow = 0x0010,
256 TxErr = 0x0008,
257 TxOK = 0x0004,
258 RxErr = 0x0002,
259 RxOK = 0x0001,
1da177e4
LT		 260
261 /* RxStatusDesc */
9dccf611
FR		 262 RxFOVF = (1 << 23),
263 RxRWT = (1 << 22),
264 RxRES = (1 << 21),
265 RxRUNT = (1 << 20),
266 RxCRC = (1 << 19),
1da177e4
LT		 267
268 /* ChipCmdBits */
07d3f51f
FR		 269 CmdReset = 0x10,
270 CmdRxEnb = 0x08,
271 CmdTxEnb = 0x04,
272 RxBufEmpty = 0x01,
1da177e4 273
275391a4
FR		 274 /* TXPoll register p.5 */
275 HPQ = 0x80, /* Poll cmd on the high prio queue */
276 NPQ = 0x40, /* Poll cmd on the low prio queue */
277 FSWInt = 0x01, /* Forced software interrupt */
278
1da177e4 279 /* Cfg9346Bits */
07d3f51f
FR		 280 Cfg9346_Lock = 0x00,
281 Cfg9346_Unlock = 0xc0,
1da177e4
LT		 282
283 /* rx_mode_bits */
07d3f51f
FR		 284 AcceptErr = 0x20,
285 AcceptRunt = 0x10,
286 AcceptBroadcast = 0x08,
287 AcceptMulticast = 0x04,
288 AcceptMyPhys = 0x02,
289 AcceptAllPhys = 0x01,
1da177e4
LT		 290
291 /* RxConfigBits */
07d3f51f
FR		 292 RxCfgFIFOShift = 13,
293 RxCfgDMAShift = 8,
1da177e4
LT		 294
295 /* TxConfigBits */
296 TxInterFrameGapShift = 24,
297 TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
298
5d06a99f 299 /* Config1 register p.24 */
f162a5d1
FR		 300 LEDS1 = (1 << 7),
301 LEDS0 = (1 << 6),
fbac58fc 302 MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */
f162a5d1
FR		 303 Speed_down = (1 << 4),
304 MEMMAP = (1 << 3),
305 IOMAP = (1 << 2),
306 VPD = (1 << 1),
5d06a99f
FR		 307 PMEnable = (1 << 0), /* Power Management Enable */
308
6dccd16b
FR		 309 /* Config2 register p. 25 */
310 PCI_Clock_66MHz = 0x01,
311 PCI_Clock_33MHz = 0x00,
312
61a4dcc2
FR		 313 /* Config3 register p.25 */
314 MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */
315 LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */
f162a5d1 316 Beacon_en = (1 << 0), /* 8168 only. Reserved in the 8168b */
61a4dcc2 317
5d06a99f 318 /* Config5 register p.27 */
61a4dcc2
FR		 319 BWF = (1 << 6), /* Accept Broadcast wakeup frame */
320 MWF = (1 << 5), /* Accept Multicast wakeup frame */
321 UWF = (1 << 4), /* Accept Unicast wakeup frame */
322 LanWake = (1 << 1), /* LanWake enable/disable */
5d06a99f
FR		 323 PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */
324
1da177e4
LT		 325 /* TBICSR p.28 */
326 TBIReset = 0x80000000,
327 TBILoopback = 0x40000000,
328 TBINwEnable = 0x20000000,
329 TBINwRestart = 0x10000000,
330 TBILinkOk = 0x02000000,
331 TBINwComplete = 0x01000000,
332
333 /* CPlusCmd p.31 */
f162a5d1
FR		 334 EnableBist = (1 << 15), // 8168 8101
335 Mac_dbgo_oe = (1 << 14), // 8168 8101
336 Normal_mode = (1 << 13), // unused
337 Force_half_dup = (1 << 12), // 8168 8101
338 Force_rxflow_en = (1 << 11), // 8168 8101
339 Force_txflow_en = (1 << 10), // 8168 8101
340 Cxpl_dbg_sel = (1 << 9), // 8168 8101
341 ASF = (1 << 8), // 8168 8101
342 PktCntrDisable = (1 << 7), // 8168 8101
343 Mac_dbgo_sel = 0x001c, // 8168
1da177e4
LT		 344 RxVlan = (1 << 6),
345 RxChkSum = (1 << 5),
346 PCIDAC = (1 << 4),
347 PCIMulRW = (1 << 3),
0e485150
FR		 348 INTT_0 = 0x0000, // 8168
349 INTT_1 = 0x0001, // 8168
350 INTT_2 = 0x0002, // 8168
351 INTT_3 = 0x0003, // 8168
1da177e4
LT		 352
353 /* rtl8169_PHYstatus */
07d3f51f
FR		 354 TBI_Enable = 0x80,
355 TxFlowCtrl = 0x40,
356 RxFlowCtrl = 0x20,
357 _1000bpsF = 0x10,
358 _100bps = 0x08,
359 _10bps = 0x04,
360 LinkStatus = 0x02,
361 FullDup = 0x01,
1da177e4 362
1da177e4 363 /* _TBICSRBit */
07d3f51f 364 TBILinkOK = 0x02000000,
d4a3a0fc
SH		 365
366 /* DumpCounterCommand */
07d3f51f 367 CounterDump = 0x8,
1da177e4
LT		 368};
369
07d3f51f 370enum desc_status_bit {
1da177e4
LT		 371 DescOwn = (1 << 31), /* Descriptor is owned by NIC */
372 RingEnd = (1 << 30), /* End of descriptor ring */
373 FirstFrag = (1 << 29), /* First segment of a packet */
374 LastFrag = (1 << 28), /* Final segment of a packet */
375
376 /* Tx private */
377 LargeSend = (1 << 27), /* TCP Large Send Offload (TSO) */
378 MSSShift = 16, /* MSS value position */
379 MSSMask = 0xfff, /* MSS value + LargeSend bit: 12 bits */
380 IPCS = (1 << 18), /* Calculate IP checksum */
381 UDPCS = (1 << 17), /* Calculate UDP/IP checksum */
382 TCPCS = (1 << 16), /* Calculate TCP/IP checksum */
383 TxVlanTag = (1 << 17), /* Add VLAN tag */
384
385 /* Rx private */
386 PID1 = (1 << 18), /* Protocol ID bit 1/2 */
387 PID0 = (1 << 17), /* Protocol ID bit 2/2 */
388
389#define RxProtoUDP (PID1)
390#define RxProtoTCP (PID0)
391#define RxProtoIP (PID1 | PID0)
392#define RxProtoMask RxProtoIP
393
394 IPFail = (1 << 16), /* IP checksum failed */
395 UDPFail = (1 << 15), /* UDP/IP checksum failed */
396 TCPFail = (1 << 14), /* TCP/IP checksum failed */
397 RxVlanTag = (1 << 16), /* VLAN tag available */
398};
399
400#define RsvdMask 0x3fffc000
401
402struct TxDesc {
6cccd6e7
REB		 403 __le32 opts1;
404 __le32 opts2;
405 __le64 addr;
1da177e4
LT		 406};
407
408struct RxDesc {
6cccd6e7
REB		 409 __le32 opts1;
410 __le32 opts2;
411 __le64 addr;
1da177e4
LT		 412};
413
414struct ring_info {
415 struct sk_buff *skb;
416 u32 len;
417 u8 __pad[sizeof(void *) - sizeof(u32)];
418};
419
f23e7fda 420enum features {
ccdffb9a
FR		 421 RTL_FEATURE_WOL = (1 << 0),
422 RTL_FEATURE_MSI = (1 << 1),
423 RTL_FEATURE_GMII = (1 << 2),
f23e7fda
FR		 424};
425
1da177e4
LT		 426struct rtl8169_private {
427 void __iomem *mmio_addr; /* memory map physical address */
428 struct pci_dev *pci_dev; /* Index of PCI device */
c4028958 429 struct net_device *dev;
bea3348e 430 struct napi_struct napi;
1da177e4 431 spinlock_t lock; /* spin lock flag */
b57b7e5a 432 u32 msg_enable;
1da177e4
LT		 433 int chipset;
434 int mac_version;
1da177e4
LT		 435 u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
436 u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
437 u32 dirty_rx;
438 u32 dirty_tx;
439 struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */
440 struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */
441 dma_addr_t TxPhyAddr;
442 dma_addr_t RxPhyAddr;
443 struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */
444 struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */
bcf0bf90 445 unsigned align;
1da177e4
LT		 446 unsigned rx_buf_sz;
447 struct timer_list timer;
448 u16 cp_cmd;
0e485150
FR		 449 u16 intr_event;
450 u16 napi_event;
1da177e4
LT		 451 u16 intr_mask;
452 int phy_auto_nego_reg;
453 int phy_1000_ctrl_reg;
454#ifdef CONFIG_R8169_VLAN
455 struct vlan_group *vlgrp;
456#endif
457 int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex);
ccdffb9a 458 int (*get_settings)(struct net_device *, struct ethtool_cmd *);
1da177e4 459 void (*phy_reset_enable)(void __iomem *);
07ce4064 460 void (*hw_start)(struct net_device *);
1da177e4
LT		 461 unsigned int (*phy_reset_pending)(void __iomem *);
462 unsigned int (*link_ok)(void __iomem *);
9c14ceaf 463 int pcie_cap;
c4028958 464 struct delayed_work task;
f23e7fda 465 unsigned features;
ccdffb9a
FR		 466
467 struct mii_if_info mii;
1da177e4
LT		 468};
469
979b6c13 470MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
1da177e4 471MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
1da177e4 472module_param(rx_copybreak, int, 0);
1b7efd58 473MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");
1da177e4
LT		 474module_param(use_dac, int, 0);
475MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
b57b7e5a
SH		 476module_param_named(debug, debug.msg_enable, int, 0);
477MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
1da177e4
LT		 478MODULE_LICENSE("GPL");
479MODULE_VERSION(RTL8169_VERSION);
480
481static int rtl8169_open(struct net_device *dev);
482static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev);
7d12e780 483static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance);
1da177e4 484static int rtl8169_init_ring(struct net_device *dev);
07ce4064 485static void rtl_hw_start(struct net_device *dev);
1da177e4 486static int rtl8169_close(struct net_device *dev);
07ce4064 487static void rtl_set_rx_mode(struct net_device *dev);
1da177e4 488static void rtl8169_tx_timeout(struct net_device *dev);
4dcb7d33 489static struct net_device_stats *rtl8169_get_stats(struct net_device *dev);
1da177e4 490static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *,
bea3348e 491 void __iomem *, u32 budget);
4dcb7d33 492static int rtl8169_change_mtu(struct net_device *dev, int new_mtu);
1da177e4 493static void rtl8169_down(struct net_device *dev);
99f252b0 494static void rtl8169_rx_clear(struct rtl8169_private *tp);
bea3348e 495static int rtl8169_poll(struct napi_struct *napi, int budget);
1da177e4 496
1da177e4 497static const unsigned int rtl8169_rx_config =
5b0384f4 498 (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift);
1da177e4 499
07d3f51f 500static void mdio_write(void __iomem *ioaddr, int reg_addr, int value)
1da177e4
LT		 501{
502 int i;
503
a6baf3af 504 RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0x1f) << 16 | (value & 0xffff));
1da177e4 505
2371408c 506 for (i = 20; i > 0; i--) {
07d3f51f
FR		 507 /*
508 * Check if the RTL8169 has completed writing to the specified
509 * MII register.
510 */
5b0384f4 511 if (!(RTL_R32(PHYAR) & 0x80000000))
1da177e4 512 break;
2371408c 513 udelay(25);
1da177e4
LT		 514 }
515}
516
07d3f51f 517static int mdio_read(void __iomem *ioaddr, int reg_addr)
1da177e4
LT		 518{
519 int i, value = -1;
520
a6baf3af 521 RTL_W32(PHYAR, 0x0 | (reg_addr & 0x1f) << 16);
1da177e4 522
2371408c 523 for (i = 20; i > 0; i--) {
07d3f51f
FR		 524 /*
525 * Check if the RTL8169 has completed retrieving data from
526 * the specified MII register.
527 */
1da177e4 528 if (RTL_R32(PHYAR) & 0x80000000) {
a6baf3af 529 value = RTL_R32(PHYAR) & 0xffff;
1da177e4
LT		 530 break;
531 }
2371408c 532 udelay(25);
1da177e4
LT		 533 }
534 return value;
535}
536
dacf8154
FR		 537static void mdio_patch(void __iomem *ioaddr, int reg_addr, int value)
538{
539 mdio_write(ioaddr, reg_addr, mdio_read(ioaddr, reg_addr) | value);
540}
541
ccdffb9a
FR		 542static void rtl_mdio_write(struct net_device *dev, int phy_id, int location,
543 int val)
544{
545 struct rtl8169_private *tp = netdev_priv(dev);
546 void __iomem *ioaddr = tp->mmio_addr;
547
548 mdio_write(ioaddr, location, val);
549}
550
551static int rtl_mdio_read(struct net_device *dev, int phy_id, int location)
552{
553 struct rtl8169_private *tp = netdev_priv(dev);
554 void __iomem *ioaddr = tp->mmio_addr;
555
556 return mdio_read(ioaddr, location);
557}
558
dacf8154
FR		 559static void rtl_ephy_write(void __iomem *ioaddr, int reg_addr, int value)
560{
561 unsigned int i;
562
563 RTL_W32(EPHYAR, EPHYAR_WRITE_CMD | (value & EPHYAR_DATA_MASK) |
564 (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
565
566 for (i = 0; i < 100; i++) {
567 if (!(RTL_R32(EPHYAR) & EPHYAR_FLAG))
568 break;
569 udelay(10);
570 }
571}
572
573static u16 rtl_ephy_read(void __iomem *ioaddr, int reg_addr)
574{
575 u16 value = 0xffff;
576 unsigned int i;
577
578 RTL_W32(EPHYAR, (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
579
580 for (i = 0; i < 100; i++) {
581 if (RTL_R32(EPHYAR) & EPHYAR_FLAG) {
582 value = RTL_R32(EPHYAR) & EPHYAR_DATA_MASK;
583 break;
584 }
585 udelay(10);
586 }
587
588 return value;
589}
590
591static void rtl_csi_write(void __iomem *ioaddr, int addr, int value)
592{
593 unsigned int i;
594
595 RTL_W32(CSIDR, value);
596 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) |
597 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
598
599 for (i = 0; i < 100; i++) {
600 if (!(RTL_R32(CSIAR) & CSIAR_FLAG))
601 break;
602 udelay(10);
603 }
604}
605
606static u32 rtl_csi_read(void __iomem *ioaddr, int addr)
607{
608 u32 value = ~0x00;
609 unsigned int i;
610
611 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) |
612 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
613
614 for (i = 0; i < 100; i++) {
615 if (RTL_R32(CSIAR) & CSIAR_FLAG) {
616 value = RTL_R32(CSIDR);
617 break;
618 }
619 udelay(10);
620 }
621
622 return value;
623}
624
1da177e4
LT		 625static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr)
626{
627 RTL_W16(IntrMask, 0x0000);
628
629 RTL_W16(IntrStatus, 0xffff);
630}
631
632static void rtl8169_asic_down(void __iomem *ioaddr)
633{
634 RTL_W8(ChipCmd, 0x00);
635 rtl8169_irq_mask_and_ack(ioaddr);
636 RTL_R16(CPlusCmd);
637}
638
639static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr)
640{
641 return RTL_R32(TBICSR) & TBIReset;
642}
643
644static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr)
645{
64e4bfb4 646 return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET;
1da177e4
LT		 647}
648
649static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
650{
651 return RTL_R32(TBICSR) & TBILinkOk;
652}
653
654static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
655{
656 return RTL_R8(PHYstatus) & LinkStatus;
657}
658
659static void rtl8169_tbi_reset_enable(void __iomem *ioaddr)
660{
661 RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
662}
663
664static void rtl8169_xmii_reset_enable(void __iomem *ioaddr)
665{
666 unsigned int val;
667
9e0db8ef
FR		 668 val = mdio_read(ioaddr, MII_BMCR) | BMCR_RESET;
669 mdio_write(ioaddr, MII_BMCR, val & 0xffff);
1da177e4
LT		 670}
671
672static void rtl8169_check_link_status(struct net_device *dev,
07d3f51f
FR		 673 struct rtl8169_private *tp,
674 void __iomem *ioaddr)
1da177e4
LT		 675{
676 unsigned long flags;
677
678 spin_lock_irqsave(&tp->lock, flags);
679 if (tp->link_ok(ioaddr)) {
680 netif_carrier_on(dev);
b57b7e5a
SH		 681 if (netif_msg_ifup(tp))
682 printk(KERN_INFO PFX "%s: link up\n", dev->name);
683 } else {
684 if (netif_msg_ifdown(tp))
685 printk(KERN_INFO PFX "%s: link down\n", dev->name);
1da177e4 686 netif_carrier_off(dev);
b57b7e5a 687 }
1da177e4
LT		 688 spin_unlock_irqrestore(&tp->lock, flags);
689}
690
61a4dcc2
FR		 691static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
692{
693 struct rtl8169_private *tp = netdev_priv(dev);
694 void __iomem *ioaddr = tp->mmio_addr;
695 u8 options;
696
697 wol->wolopts = 0;
698
699#define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
700 wol->supported = WAKE_ANY;
701
702 spin_lock_irq(&tp->lock);
703
704 options = RTL_R8(Config1);
705 if (!(options & PMEnable))
706 goto out_unlock;
707
708 options = RTL_R8(Config3);
709 if (options & LinkUp)
710 wol->wolopts |= WAKE_PHY;
711 if (options & MagicPacket)
712 wol->wolopts |= WAKE_MAGIC;
713
714 options = RTL_R8(Config5);
715 if (options & UWF)
716 wol->wolopts |= WAKE_UCAST;
717 if (options & BWF)
5b0384f4 718 wol->wolopts |= WAKE_BCAST;
61a4dcc2 719 if (options & MWF)
5b0384f4 720 wol->wolopts |= WAKE_MCAST;
61a4dcc2
FR		 721
722out_unlock:
723 spin_unlock_irq(&tp->lock);
724}
725
726static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
727{
728 struct rtl8169_private *tp = netdev_priv(dev);
729 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 730 unsigned int i;
61a4dcc2
FR		 731 static struct {
732 u32 opt;
733 u16 reg;
734 u8 mask;
735 } cfg[] = {
736 { WAKE_ANY, Config1, PMEnable },
737 { WAKE_PHY, Config3, LinkUp },
738 { WAKE_MAGIC, Config3, MagicPacket },
739 { WAKE_UCAST, Config5, UWF },
740 { WAKE_BCAST, Config5, BWF },
741 { WAKE_MCAST, Config5, MWF },
742 { WAKE_ANY, Config5, LanWake }
743 };
744
745 spin_lock_irq(&tp->lock);
746
747 RTL_W8(Cfg9346, Cfg9346_Unlock);
748
749 for (i = 0; i < ARRAY_SIZE(cfg); i++) {
750 u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask;
751 if (wol->wolopts & cfg[i].opt)
752 options |= cfg[i].mask;
753 RTL_W8(cfg[i].reg, options);
754 }
755
756 RTL_W8(Cfg9346, Cfg9346_Lock);
757
f23e7fda
FR		 758 if (wol->wolopts)
759 tp->features |= RTL_FEATURE_WOL;
760 else
761 tp->features &= ~RTL_FEATURE_WOL;
61a4dcc2
FR		 762
763 spin_unlock_irq(&tp->lock);
764
765 return 0;
766}
767
1da177e4
LT		 768static void rtl8169_get_drvinfo(struct net_device *dev,
769 struct ethtool_drvinfo *info)
770{
771 struct rtl8169_private *tp = netdev_priv(dev);
772
773 strcpy(info->driver, MODULENAME);
774 strcpy(info->version, RTL8169_VERSION);
775 strcpy(info->bus_info, pci_name(tp->pci_dev));
776}
777
778static int rtl8169_get_regs_len(struct net_device *dev)
779{
780 return R8169_REGS_SIZE;
781}
782
783static int rtl8169_set_speed_tbi(struct net_device *dev,
784 u8 autoneg, u16 speed, u8 duplex)
785{
786 struct rtl8169_private *tp = netdev_priv(dev);
787 void __iomem *ioaddr = tp->mmio_addr;
788 int ret = 0;
789 u32 reg;
790
791 reg = RTL_R32(TBICSR);
792 if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
793 (duplex == DUPLEX_FULL)) {
794 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
795 } else if (autoneg == AUTONEG_ENABLE)
796 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
797 else {
b57b7e5a
SH		 798 if (netif_msg_link(tp)) {
799 printk(KERN_WARNING "%s: "
800 "incorrect speed setting refused in TBI mode\n",
801 dev->name);
802 }
1da177e4
LT		 803 ret = -EOPNOTSUPP;
804 }
805
806 return ret;
807}
808
809static int rtl8169_set_speed_xmii(struct net_device *dev,
810 u8 autoneg, u16 speed, u8 duplex)
811{
812 struct rtl8169_private *tp = netdev_priv(dev);
813 void __iomem *ioaddr = tp->mmio_addr;
814 int auto_nego, giga_ctrl;
815
64e4bfb4
FR		 816 auto_nego = mdio_read(ioaddr, MII_ADVERTISE);
817 auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL |
818 ADVERTISE_100HALF | ADVERTISE_100FULL);
819 giga_ctrl = mdio_read(ioaddr, MII_CTRL1000);
820 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
1da177e4
LT		 821
822 if (autoneg == AUTONEG_ENABLE) {
64e4bfb4
FR		 823 auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL |
824 ADVERTISE_100HALF | ADVERTISE_100FULL);
825 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
1da177e4
LT		 826 } else {
827 if (speed == SPEED_10)
64e4bfb4 828 auto_nego |= ADVERTISE_10HALF | ADVERTISE_10FULL;
1da177e4 829 else if (speed == SPEED_100)
64e4bfb4 830 auto_nego |= ADVERTISE_100HALF | ADVERTISE_100FULL;
1da177e4 831 else if (speed == SPEED_1000)
64e4bfb4 832 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
1da177e4
LT		 833
834 if (duplex == DUPLEX_HALF)
64e4bfb4 835 auto_nego &= ~(ADVERTISE_10FULL | ADVERTISE_100FULL);
726ecdcf
AG		 836
837 if (duplex == DUPLEX_FULL)
64e4bfb4 838 auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_100HALF);
bcf0bf90
FR		 839
840 /* This tweak comes straight from Realtek's driver. */
841 if ((speed == SPEED_100) && (duplex == DUPLEX_HALF) &&
e3cf0cc0
FR		 842 ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
843 (tp->mac_version == RTL_GIGA_MAC_VER_16))) {
64e4bfb4 844 auto_nego = ADVERTISE_100HALF | ADVERTISE_CSMA;
bcf0bf90
FR		 845 }
846 }
847
2857ffb7
FR		 848 /* The 8100e/8101e/8102e do Fast Ethernet only. */
849 if ((tp->mac_version == RTL_GIGA_MAC_VER_07) ||
850 (tp->mac_version == RTL_GIGA_MAC_VER_08) ||
851 (tp->mac_version == RTL_GIGA_MAC_VER_09) ||
852 (tp->mac_version == RTL_GIGA_MAC_VER_10) ||
853 (tp->mac_version == RTL_GIGA_MAC_VER_13) ||
bcf0bf90 854 (tp->mac_version == RTL_GIGA_MAC_VER_14) ||
e3cf0cc0
FR		 855 (tp->mac_version == RTL_GIGA_MAC_VER_15) ||
856 (tp->mac_version == RTL_GIGA_MAC_VER_16)) {
64e4bfb4 857 if ((giga_ctrl & (ADVERTISE_1000FULL | ADVERTISE_1000HALF)) &&
bcf0bf90
FR		 858 netif_msg_link(tp)) {
859 printk(KERN_INFO "%s: PHY does not support 1000Mbps.\n",
860 dev->name);
861 }
64e4bfb4 862 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
1da177e4
LT		 863 }
864
623a1593
FR		 865 auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
866
e3cf0cc0
FR		 867 if ((tp->mac_version == RTL_GIGA_MAC_VER_12) ||
868 (tp->mac_version == RTL_GIGA_MAC_VER_17)) {
2584fbc3
RS		 869 /* Vendor specific (0x1f) and reserved (0x0e) MII registers. */
870 mdio_write(ioaddr, 0x1f, 0x0000);
871 mdio_write(ioaddr, 0x0e, 0x0000);
872 }
873
1da177e4
LT		 874 tp->phy_auto_nego_reg = auto_nego;
875 tp->phy_1000_ctrl_reg = giga_ctrl;
876
64e4bfb4
FR		 877 mdio_write(ioaddr, MII_ADVERTISE, auto_nego);
878 mdio_write(ioaddr, MII_CTRL1000, giga_ctrl);
879 mdio_write(ioaddr, MII_BMCR, BMCR_ANENABLE | BMCR_ANRESTART);
1da177e4
LT		 880 return 0;
881}
882
883static int rtl8169_set_speed(struct net_device *dev,
884 u8 autoneg, u16 speed, u8 duplex)
885{
886 struct rtl8169_private *tp = netdev_priv(dev);
887 int ret;
888
889 ret = tp->set_speed(dev, autoneg, speed, duplex);
890
64e4bfb4 891 if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1da177e4
LT		 892 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
893
894 return ret;
895}
896
897static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
898{
899 struct rtl8169_private *tp = netdev_priv(dev);
900 unsigned long flags;
901 int ret;
902
903 spin_lock_irqsave(&tp->lock, flags);
904 ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex);
905 spin_unlock_irqrestore(&tp->lock, flags);
5b0384f4 906
1da177e4
LT		 907 return ret;
908}
909
910static u32 rtl8169_get_rx_csum(struct net_device *dev)
911{
912 struct rtl8169_private *tp = netdev_priv(dev);
913
914 return tp->cp_cmd & RxChkSum;
915}
916
917static int rtl8169_set_rx_csum(struct net_device *dev, u32 data)
918{
919 struct rtl8169_private *tp = netdev_priv(dev);
920 void __iomem *ioaddr = tp->mmio_addr;
921 unsigned long flags;
922
923 spin_lock_irqsave(&tp->lock, flags);
924
925 if (data)
926 tp->cp_cmd |= RxChkSum;
927 else
928 tp->cp_cmd &= ~RxChkSum;
929
930 RTL_W16(CPlusCmd, tp->cp_cmd);
931 RTL_R16(CPlusCmd);
932
933 spin_unlock_irqrestore(&tp->lock, flags);
934
935 return 0;
936}
937
938#ifdef CONFIG_R8169_VLAN
939
940static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
941 struct sk_buff *skb)
942{
943 return (tp->vlgrp && vlan_tx_tag_present(skb)) ?
944 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
945}
946
947static void rtl8169_vlan_rx_register(struct net_device *dev,
948 struct vlan_group *grp)
949{
950 struct rtl8169_private *tp = netdev_priv(dev);
951 void __iomem *ioaddr = tp->mmio_addr;
952 unsigned long flags;
953
954 spin_lock_irqsave(&tp->lock, flags);
955 tp->vlgrp = grp;
956 if (tp->vlgrp)
957 tp->cp_cmd |= RxVlan;
958 else
959 tp->cp_cmd &= ~RxVlan;
960 RTL_W16(CPlusCmd, tp->cp_cmd);
961 RTL_R16(CPlusCmd);
962 spin_unlock_irqrestore(&tp->lock, flags);
963}
964
1da177e4
LT		 965static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
966 struct sk_buff *skb)
967{
968 u32 opts2 = le32_to_cpu(desc->opts2);
865c652d 969 struct vlan_group *vlgrp = tp->vlgrp;
1da177e4
LT		 970 int ret;
971
865c652d
FR		 972 if (vlgrp && (opts2 & RxVlanTag)) {
973 vlan_hwaccel_receive_skb(skb, vlgrp, swab16(opts2 & 0xffff));
1da177e4
LT		 974 ret = 0;
975 } else
976 ret = -1;
977 desc->opts2 = 0;
978 return ret;
979}
980
981#else /* !CONFIG_R8169_VLAN */
982
983static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
984 struct sk_buff *skb)
985{
986 return 0;
987}
988
989static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
990 struct sk_buff *skb)
991{
992 return -1;
993}
994
995#endif
996
ccdffb9a 997static int rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT		 998{
999 struct rtl8169_private *tp = netdev_priv(dev);
1000 void __iomem *ioaddr = tp->mmio_addr;
1001 u32 status;
1002
1003 cmd->supported =
1004 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
1005 cmd->port = PORT_FIBRE;
1006 cmd->transceiver = XCVR_INTERNAL;
1007
1008 status = RTL_R32(TBICSR);
1009 cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0;
1010 cmd->autoneg = !!(status & TBINwEnable);
1011
1012 cmd->speed = SPEED_1000;
1013 cmd->duplex = DUPLEX_FULL; /* Always set */
ccdffb9a
FR		 1014
1015 return 0;
1da177e4
LT		 1016}
1017
ccdffb9a 1018static int rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT		 1019{
1020 struct rtl8169_private *tp = netdev_priv(dev);
ccdffb9a
FR		 1021
1022 return mii_ethtool_gset(&tp->mii, cmd);
1da177e4
LT		 1023}
1024
1025static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1026{
1027 struct rtl8169_private *tp = netdev_priv(dev);
1028 unsigned long flags;
ccdffb9a 1029 int rc;
1da177e4
LT		 1030
1031 spin_lock_irqsave(&tp->lock, flags);
1032
ccdffb9a 1033 rc = tp->get_settings(dev, cmd);
1da177e4
LT		 1034
1035 spin_unlock_irqrestore(&tp->lock, flags);
ccdffb9a 1036 return rc;
1da177e4
LT		 1037}
1038
1039static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1040 void *p)
1041{
5b0384f4
FR		 1042 struct rtl8169_private *tp = netdev_priv(dev);
1043 unsigned long flags;
1da177e4 1044
5b0384f4
FR		 1045 if (regs->len > R8169_REGS_SIZE)
1046 regs->len = R8169_REGS_SIZE;
1da177e4 1047
5b0384f4
FR		 1048 spin_lock_irqsave(&tp->lock, flags);
1049 memcpy_fromio(p, tp->mmio_addr, regs->len);
1050 spin_unlock_irqrestore(&tp->lock, flags);
1da177e4
LT		 1051}
1052
b57b7e5a
SH		 1053static u32 rtl8169_get_msglevel(struct net_device *dev)
1054{
1055 struct rtl8169_private *tp = netdev_priv(dev);
1056
1057 return tp->msg_enable;
1058}
1059
1060static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
1061{
1062 struct rtl8169_private *tp = netdev_priv(dev);
1063
1064 tp->msg_enable = value;
1065}
1066
d4a3a0fc
SH		 1067static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
1068 "tx_packets",
1069 "rx_packets",
1070 "tx_errors",
1071 "rx_errors",
1072 "rx_missed",
1073 "align_errors",
1074 "tx_single_collisions",
1075 "tx_multi_collisions",
1076 "unicast",
1077 "broadcast",
1078 "multicast",
1079 "tx_aborted",
1080 "tx_underrun",
1081};
1082
1083struct rtl8169_counters {
b1eab701
AV		 1084 __le64 tx_packets;
1085 __le64 rx_packets;
1086 __le64 tx_errors;
1087 __le32 rx_errors;
1088 __le16 rx_missed;
1089 __le16 align_errors;
1090 __le32 tx_one_collision;
1091 __le32 tx_multi_collision;
1092 __le64 rx_unicast;
1093 __le64 rx_broadcast;
1094 __le32 rx_multicast;
1095 __le16 tx_aborted;
1096 __le16 tx_underun;
d4a3a0fc
SH		 1097};
1098
b9f2c044 1099static int rtl8169_get_sset_count(struct net_device *dev, int sset)
d4a3a0fc 1100{
b9f2c044
JG		 1101 switch (sset) {
1102 case ETH_SS_STATS:
1103 return ARRAY_SIZE(rtl8169_gstrings);
1104 default:
1105 return -EOPNOTSUPP;
1106 }
d4a3a0fc
SH		 1107}
1108
1109static void rtl8169_get_ethtool_stats(struct net_device *dev,
1110 struct ethtool_stats *stats, u64 *data)
1111{
1112 struct rtl8169_private *tp = netdev_priv(dev);
1113 void __iomem *ioaddr = tp->mmio_addr;
1114 struct rtl8169_counters *counters;
1115 dma_addr_t paddr;
1116 u32 cmd;
1117
1118 ASSERT_RTNL();
1119
1120 counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr);
1121 if (!counters)
1122 return;
1123
1124 RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
1125 cmd = (u64)paddr & DMA_32BIT_MASK;
1126 RTL_W32(CounterAddrLow, cmd);
1127 RTL_W32(CounterAddrLow, cmd | CounterDump);
1128
1129 while (RTL_R32(CounterAddrLow) & CounterDump) {
1130 if (msleep_interruptible(1))
1131 break;
1132 }
1133
1134 RTL_W32(CounterAddrLow, 0);
1135 RTL_W32(CounterAddrHigh, 0);
1136
5b0384f4 1137 data[0] = le64_to_cpu(counters->tx_packets);
d4a3a0fc
SH		 1138 data[1] = le64_to_cpu(counters->rx_packets);
1139 data[2] = le64_to_cpu(counters->tx_errors);
1140 data[3] = le32_to_cpu(counters->rx_errors);
1141 data[4] = le16_to_cpu(counters->rx_missed);
1142 data[5] = le16_to_cpu(counters->align_errors);
1143 data[6] = le32_to_cpu(counters->tx_one_collision);
1144 data[7] = le32_to_cpu(counters->tx_multi_collision);
1145 data[8] = le64_to_cpu(counters->rx_unicast);
1146 data[9] = le64_to_cpu(counters->rx_broadcast);
1147 data[10] = le32_to_cpu(counters->rx_multicast);
1148 data[11] = le16_to_cpu(counters->tx_aborted);
1149 data[12] = le16_to_cpu(counters->tx_underun);
1150
1151 pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr);
1152}
1153
1154static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1155{
1156 switch(stringset) {
1157 case ETH_SS_STATS:
1158 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
1159 break;
1160 }
1161}
1162
7282d491 1163static const struct ethtool_ops rtl8169_ethtool_ops = {
1da177e4
LT		 1164 .get_drvinfo = rtl8169_get_drvinfo,
1165 .get_regs_len = rtl8169_get_regs_len,
1166 .get_link = ethtool_op_get_link,
1167 .get_settings = rtl8169_get_settings,
1168 .set_settings = rtl8169_set_settings,
b57b7e5a
SH		 1169 .get_msglevel = rtl8169_get_msglevel,
1170 .set_msglevel = rtl8169_set_msglevel,
1da177e4
LT		 1171 .get_rx_csum = rtl8169_get_rx_csum,
1172 .set_rx_csum = rtl8169_set_rx_csum,
1da177e4 1173 .set_tx_csum = ethtool_op_set_tx_csum,
1da177e4 1174 .set_sg = ethtool_op_set_sg,
1da177e4
LT		 1175 .set_tso = ethtool_op_set_tso,
1176 .get_regs = rtl8169_get_regs,
61a4dcc2
FR		 1177 .get_wol = rtl8169_get_wol,
1178 .set_wol = rtl8169_set_wol,
d4a3a0fc 1179 .get_strings = rtl8169_get_strings,
b9f2c044 1180 .get_sset_count = rtl8169_get_sset_count,
d4a3a0fc 1181 .get_ethtool_stats = rtl8169_get_ethtool_stats,
1da177e4
LT		 1182};
1183
07d3f51f
FR		 1184static void rtl8169_write_gmii_reg_bit(void __iomem *ioaddr, int reg,
1185 int bitnum, int bitval)
1da177e4
LT		 1186{
1187 int val;
1188
1189 val = mdio_read(ioaddr, reg);
1190 val = (bitval == 1) ?
1191 val | (bitval << bitnum) : val & ~(0x0001 << bitnum);
5b0384f4 1192 mdio_write(ioaddr, reg, val & 0xffff);
1da177e4
LT		 1193}
1194
07d3f51f
FR		 1195static void rtl8169_get_mac_version(struct rtl8169_private *tp,
1196 void __iomem *ioaddr)
1da177e4 1197{
0e485150
FR		 1198 /*
1199 * The driver currently handles the 8168Bf and the 8168Be identically
1200 * but they can be identified more specifically through the test below
1201 * if needed:
1202 *
1203 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be
0127215c
FR		 1204 *
1205 * Same thing for the 8101Eb and the 8101Ec:
1206 *
1207 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec
0e485150 1208 */
1da177e4
LT		 1209 const struct {
1210 u32 mask;
e3cf0cc0 1211 u32 val;
1da177e4
LT		 1212 int mac_version;
1213 } mac_info[] = {
e3cf0cc0
FR		 1214 /* 8168B family. */
1215 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_18 },
1216 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 },
1217 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 },
1218 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_20 },
1219
1220 /* 8168B family. */
1221 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 },
1222 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 },
1223 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 },
1224 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 },
1225
1226 /* 8101 family. */
2857ffb7
FR		 1227 { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09 },
1228 { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09 },
1229 { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08 },
1230 { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08 },
1231 { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07 },
1232 { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07 },
e3cf0cc0 1233 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 },
2857ffb7 1234 { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10 },
e3cf0cc0 1235 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 },
2857ffb7
FR		 1236 { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09 },
1237 { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09 },
e3cf0cc0
FR		 1238 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 },
1239 /* FIXME: where did these entries come from ? -- FR */
1240 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 },
1241 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 },
1242
1243 /* 8110 family. */
1244 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 },
1245 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 },
1246 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 },
1247 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 },
1248 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 },
1249 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 },
1250
1251 { 0x00000000, 0x00000000, RTL_GIGA_MAC_VER_01 } /* Catch-all */
1da177e4
LT		 1252 }, *p = mac_info;
1253 u32 reg;
1254
e3cf0cc0
FR		 1255 reg = RTL_R32(TxConfig);
1256 while ((reg & p->mask) != p->val)
1da177e4
LT		 1257 p++;
1258 tp->mac_version = p->mac_version;
e3cf0cc0
FR		 1259
1260 if (p->mask == 0x00000000) {
1261 struct pci_dev *pdev = tp->pci_dev;
1262
1263 dev_info(&pdev->dev, "unknown MAC (%08x)\n", reg);
1264 }
1da177e4
LT		 1265}
1266
1267static void rtl8169_print_mac_version(struct rtl8169_private *tp)
1268{
bcf0bf90 1269 dprintk("mac_version = 0x%02x\n", tp->mac_version);
1da177e4
LT		 1270}
1271
867763c1
FR		 1272struct phy_reg {
1273 u16 reg;
1274 u16 val;
1275};
1276
1277static void rtl_phy_write(void __iomem *ioaddr, struct phy_reg *regs, int len)
1278{
1279 while (len-- > 0) {
1280 mdio_write(ioaddr, regs->reg, regs->val);
1281 regs++;
1282 }
1283}
1284
5615d9f1 1285static void rtl8169s_hw_phy_config(void __iomem *ioaddr)
1da177e4 1286{
1da177e4
LT		 1287 struct {
1288 u16 regs[5]; /* Beware of bit-sign propagation */
1289 } phy_magic[5] = { {
1290 { 0x0000, //w 4 15 12 0
1291 0x00a1, //w 3 15 0 00a1
1292 0x0008, //w 2 15 0 0008
1293 0x1020, //w 1 15 0 1020
1294 0x1000 } },{ //w 0 15 0 1000
1295 { 0x7000, //w 4 15 12 7
1296 0xff41, //w 3 15 0 ff41
1297 0xde60, //w 2 15 0 de60
1298 0x0140, //w 1 15 0 0140
1299 0x0077 } },{ //w 0 15 0 0077
1300 { 0xa000, //w 4 15 12 a
1301 0xdf01, //w 3 15 0 df01
1302 0xdf20, //w 2 15 0 df20
1303 0xff95, //w 1 15 0 ff95
1304 0xfa00 } },{ //w 0 15 0 fa00
1305 { 0xb000, //w 4 15 12 b
1306 0xff41, //w 3 15 0 ff41
1307 0xde20, //w 2 15 0 de20
1308 0x0140, //w 1 15 0 0140
1309 0x00bb } },{ //w 0 15 0 00bb
1310 { 0xf000, //w 4 15 12 f
1311 0xdf01, //w 3 15 0 df01
1312 0xdf20, //w 2 15 0 df20
1313 0xff95, //w 1 15 0 ff95
1314 0xbf00 } //w 0 15 0 bf00
1315 }
1316 }, *p = phy_magic;
07d3f51f 1317 unsigned int i;
1da177e4 1318
a441d7b6
FR		 1319 mdio_write(ioaddr, 0x1f, 0x0001); //w 31 2 0 1
1320 mdio_write(ioaddr, 0x15, 0x1000); //w 21 15 0 1000
1321 mdio_write(ioaddr, 0x18, 0x65c7); //w 24 15 0 65c7
1da177e4
LT		 1322 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0
1323
1324 for (i = 0; i < ARRAY_SIZE(phy_magic); i++, p++) {
1325 int val, pos = 4;
1326
1327 val = (mdio_read(ioaddr, pos) & 0x0fff) | (p->regs[0] & 0xffff);
1328 mdio_write(ioaddr, pos, val);
1329 while (--pos >= 0)
1330 mdio_write(ioaddr, pos, p->regs[4 - pos] & 0xffff);
1331 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 1); //w 4 11 11 1
1332 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0
1333 }
a441d7b6 1334 mdio_write(ioaddr, 0x1f, 0x0000); //w 31 2 0 0
1da177e4
LT		 1335}
1336
5615d9f1
FR		 1337static void rtl8169sb_hw_phy_config(void __iomem *ioaddr)
1338{
a441d7b6
FR		 1339 struct phy_reg phy_reg_init[] = {
1340 { 0x1f, 0x0002 },
1341 { 0x01, 0x90d0 },
1342 { 0x1f, 0x0000 }
1343 };
1344
1345 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
5615d9f1
FR		 1346}
1347
867763c1
FR		 1348static void rtl8168cp_hw_phy_config(void __iomem *ioaddr)
1349{
1350 struct phy_reg phy_reg_init[] = {
1351 { 0x1f, 0x0000 },
1352 { 0x1d, 0x0f00 },
1353 { 0x1f, 0x0002 },
1354 { 0x0c, 0x1ec8 },
1355 { 0x1f, 0x0000 }
1356 };
1357
1358 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1359}
1360
1361static void rtl8168c_hw_phy_config(void __iomem *ioaddr)
1362{
1363 struct phy_reg phy_reg_init[] = {
a3f80671
FR		 1364 { 0x1f, 0x0001 },
1365 { 0x12, 0x2300 },
867763c1
FR		 1366 { 0x1f, 0x0002 },
1367 { 0x00, 0x88d4 },
1368 { 0x01, 0x82b1 },
1369 { 0x03, 0x7002 },
1370 { 0x08, 0x9e30 },
1371 { 0x09, 0x01f0 },
1372 { 0x0a, 0x5500 },
1373 { 0x0c, 0x00c8 },
1374 { 0x1f, 0x0003 },
1375 { 0x12, 0xc096 },
1376 { 0x16, 0x000a },
1377 { 0x1f, 0x0000 }
1378 };
1379
1380 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1381}
1382
7da97ec9
FR		 1383static void rtl8168cx_hw_phy_config(void __iomem *ioaddr)
1384{
1385 struct phy_reg phy_reg_init[] = {
1386 { 0x1f, 0x0000 },
1387 { 0x12, 0x2300 },
1388 { 0x1f, 0x0003 },
1389 { 0x16, 0x0f0a },
1390 { 0x1f, 0x0000 },
1391 { 0x1f, 0x0002 },
1392 { 0x0c, 0x7eb8 },
1393 { 0x1f, 0x0000 }
1394 };
1395
1396 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1397}
1398
2857ffb7
FR		 1399static void rtl8102e_hw_phy_config(void __iomem *ioaddr)
1400{
1401 struct phy_reg phy_reg_init[] = {
1402 { 0x1f, 0x0003 },
1403 { 0x08, 0x441d },
1404 { 0x01, 0x9100 },
1405 { 0x1f, 0x0000 }
1406 };
1407
1408 mdio_write(ioaddr, 0x1f, 0x0000);
1409 mdio_patch(ioaddr, 0x11, 1 << 12);
1410 mdio_patch(ioaddr, 0x19, 1 << 13);
1411
1412 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1413}
1414
5615d9f1
FR		 1415static void rtl_hw_phy_config(struct net_device *dev)
1416{
1417 struct rtl8169_private *tp = netdev_priv(dev);
1418 void __iomem *ioaddr = tp->mmio_addr;
1419
1420 rtl8169_print_mac_version(tp);
1421
1422 switch (tp->mac_version) {
1423 case RTL_GIGA_MAC_VER_01:
1424 break;
1425 case RTL_GIGA_MAC_VER_02:
1426 case RTL_GIGA_MAC_VER_03:
1427 rtl8169s_hw_phy_config(ioaddr);
1428 break;
1429 case RTL_GIGA_MAC_VER_04:
1430 rtl8169sb_hw_phy_config(ioaddr);
1431 break;
2857ffb7
FR		 1432 case RTL_GIGA_MAC_VER_07:
1433 case RTL_GIGA_MAC_VER_08:
1434 case RTL_GIGA_MAC_VER_09:
1435 rtl8102e_hw_phy_config(ioaddr);
1436 break;
867763c1
FR		 1437 case RTL_GIGA_MAC_VER_18:
1438 rtl8168cp_hw_phy_config(ioaddr);
1439 break;
1440 case RTL_GIGA_MAC_VER_19:
1441 rtl8168c_hw_phy_config(ioaddr);
1442 break;
7da97ec9
FR		 1443 case RTL_GIGA_MAC_VER_20:
1444 rtl8168cx_hw_phy_config(ioaddr);
1445 break;
5615d9f1
FR		 1446 default:
1447 break;
1448 }
1449}
1450
1da177e4
LT		 1451static void rtl8169_phy_timer(unsigned long __opaque)
1452{
1453 struct net_device *dev = (struct net_device *)__opaque;
1454 struct rtl8169_private *tp = netdev_priv(dev);
1455 struct timer_list *timer = &tp->timer;
1456 void __iomem *ioaddr = tp->mmio_addr;
1457 unsigned long timeout = RTL8169_PHY_TIMEOUT;
1458
bcf0bf90 1459 assert(tp->mac_version > RTL_GIGA_MAC_VER_01);
1da177e4 1460
64e4bfb4 1461 if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1da177e4
LT		 1462 return;
1463
1464 spin_lock_irq(&tp->lock);
1465
1466 if (tp->phy_reset_pending(ioaddr)) {
5b0384f4 1467 /*
1da177e4
LT		 1468 * A busy loop could burn quite a few cycles on nowadays CPU.
1469 * Let's delay the execution of the timer for a few ticks.
1470 */
1471 timeout = HZ/10;
1472 goto out_mod_timer;
1473 }
1474
1475 if (tp->link_ok(ioaddr))
1476 goto out_unlock;
1477
b57b7e5a
SH		 1478 if (netif_msg_link(tp))
1479 printk(KERN_WARNING "%s: PHY reset until link up\n", dev->name);
1da177e4
LT		 1480
1481 tp->phy_reset_enable(ioaddr);
1482
1483out_mod_timer:
1484 mod_timer(timer, jiffies + timeout);
1485out_unlock:
1486 spin_unlock_irq(&tp->lock);
1487}
1488
1489static inline void rtl8169_delete_timer(struct net_device *dev)
1490{
1491 struct rtl8169_private *tp = netdev_priv(dev);
1492 struct timer_list *timer = &tp->timer;
1493
e179bb7b 1494 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1da177e4
LT		 1495 return;
1496
1497 del_timer_sync(timer);
1498}
1499
1500static inline void rtl8169_request_timer(struct net_device *dev)
1501{
1502 struct rtl8169_private *tp = netdev_priv(dev);
1503 struct timer_list *timer = &tp->timer;
1504
e179bb7b 1505 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1da177e4
LT		 1506 return;
1507
2efa53f3 1508 mod_timer(timer, jiffies + RTL8169_PHY_TIMEOUT);
1da177e4
LT		 1509}
1510
1511#ifdef CONFIG_NET_POLL_CONTROLLER
1512/*
1513 * Polling 'interrupt' - used by things like netconsole to send skbs
1514 * without having to re-enable interrupts. It's not called while
1515 * the interrupt routine is executing.
1516 */
1517static void rtl8169_netpoll(struct net_device *dev)
1518{
1519 struct rtl8169_private *tp = netdev_priv(dev);
1520 struct pci_dev *pdev = tp->pci_dev;
1521
1522 disable_irq(pdev->irq);
7d12e780 1523 rtl8169_interrupt(pdev->irq, dev);
1da177e4
LT		 1524 enable_irq(pdev->irq);
1525}
1526#endif
1527
1528static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
1529 void __iomem *ioaddr)
1530{
1531 iounmap(ioaddr);
1532 pci_release_regions(pdev);
1533 pci_disable_device(pdev);
1534 free_netdev(dev);
1535}
1536
bf793295
FR		 1537static void rtl8169_phy_reset(struct net_device *dev,
1538 struct rtl8169_private *tp)
1539{
1540 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 1541 unsigned int i;
bf793295
FR		 1542
1543 tp->phy_reset_enable(ioaddr);
1544 for (i = 0; i < 100; i++) {
1545 if (!tp->phy_reset_pending(ioaddr))
1546 return;
1547 msleep(1);
1548 }
1549 if (netif_msg_link(tp))
1550 printk(KERN_ERR "%s: PHY reset failed.\n", dev->name);
1551}
1552
4ff96fa6
FR		 1553static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp)
1554{
1555 void __iomem *ioaddr = tp->mmio_addr;
4ff96fa6 1556
5615d9f1 1557 rtl_hw_phy_config(dev);
4ff96fa6 1558
77332894
MS		 1559 if (tp->mac_version <= RTL_GIGA_MAC_VER_06) {
1560 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1561 RTL_W8(0x82, 0x01);
1562 }
4ff96fa6 1563
6dccd16b
FR		 1564 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40);
1565
1566 if (tp->mac_version <= RTL_GIGA_MAC_VER_06)
1567 pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08);
4ff96fa6 1568
bcf0bf90 1569 if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
4ff96fa6
FR		 1570 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1571 RTL_W8(0x82, 0x01);
1572 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
1573 mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0
1574 }
1575
bf793295
FR		 1576 rtl8169_phy_reset(dev, tp);
1577
901dda2b
FR		 1578 /*
1579 * rtl8169_set_speed_xmii takes good care of the Fast Ethernet
1580 * only 8101. Don't panic.
1581 */
1582 rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL);
4ff96fa6
FR		 1583
1584 if ((RTL_R8(PHYstatus) & TBI_Enable) && netif_msg_link(tp))
1585 printk(KERN_INFO PFX "%s: TBI auto-negotiating\n", dev->name);
1586}
1587
773d2021
FR		 1588static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr)
1589{
1590 void __iomem *ioaddr = tp->mmio_addr;
1591 u32 high;
1592 u32 low;
1593
1594 low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24);
1595 high = addr[4] | (addr[5] << 8);
1596
1597 spin_lock_irq(&tp->lock);
1598
1599 RTL_W8(Cfg9346, Cfg9346_Unlock);
1600 RTL_W32(MAC0, low);
1601 RTL_W32(MAC4, high);
1602 RTL_W8(Cfg9346, Cfg9346_Lock);
1603
1604 spin_unlock_irq(&tp->lock);
1605}
1606
1607static int rtl_set_mac_address(struct net_device *dev, void *p)
1608{
1609 struct rtl8169_private *tp = netdev_priv(dev);
1610 struct sockaddr *addr = p;
1611
1612 if (!is_valid_ether_addr(addr->sa_data))
1613 return -EADDRNOTAVAIL;
1614
1615 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
1616
1617 rtl_rar_set(tp, dev->dev_addr);
1618
1619 return 0;
1620}
1621
5f787a1a
FR		 1622static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1623{
1624 struct rtl8169_private *tp = netdev_priv(dev);
1625 struct mii_ioctl_data *data = if_mii(ifr);
1626
1627 if (!netif_running(dev))
1628 return -ENODEV;
1629
1630 switch (cmd) {
1631 case SIOCGMIIPHY:
1632 data->phy_id = 32; /* Internal PHY */
1633 return 0;
1634
1635 case SIOCGMIIREG:
1636 data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f);
1637 return 0;
1638
1639 case SIOCSMIIREG:
1640 if (!capable(CAP_NET_ADMIN))
1641 return -EPERM;
1642 mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in);
1643 return 0;
1644 }
1645 return -EOPNOTSUPP;
1646}
1647
0e485150
FR		 1648static const struct rtl_cfg_info {
1649 void (*hw_start)(struct net_device *);
1650 unsigned int region;
1651 unsigned int align;
1652 u16 intr_event;
1653 u16 napi_event;
ccdffb9a 1654 unsigned features;
0e485150
FR		 1655} rtl_cfg_infos [] = {
1656 [RTL_CFG_0] = {
1657 .hw_start = rtl_hw_start_8169,
1658 .region = 1,
e9f63f30 1659 .align = 0,
0e485150
FR		 1660 .intr_event = SYSErr | LinkChg | RxOverflow |
1661 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc 1662 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
ccdffb9a 1663 .features = RTL_FEATURE_GMII
0e485150
FR		 1664 },
1665 [RTL_CFG_1] = {
1666 .hw_start = rtl_hw_start_8168,
1667 .region = 2,
1668 .align = 8,
1669 .intr_event = SYSErr | LinkChg | RxOverflow |
1670 TxErr | TxOK | RxOK | RxErr,
fbac58fc 1671 .napi_event = TxErr | TxOK | RxOK | RxOverflow,
ccdffb9a 1672 .features = RTL_FEATURE_GMII | RTL_FEATURE_MSI
0e485150
FR		 1673 },
1674 [RTL_CFG_2] = {
1675 .hw_start = rtl_hw_start_8101,
1676 .region = 2,
1677 .align = 8,
1678 .intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout |
1679 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc 1680 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
ccdffb9a 1681 .features = RTL_FEATURE_MSI
0e485150
FR		 1682 }
1683};
1684
fbac58fc
FR		 1685/* Cfg9346_Unlock assumed. */
1686static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr,
1687 const struct rtl_cfg_info *cfg)
1688{
1689 unsigned msi = 0;
1690 u8 cfg2;
1691
1692 cfg2 = RTL_R8(Config2) & ~MSIEnable;
ccdffb9a 1693 if (cfg->features & RTL_FEATURE_MSI) {
fbac58fc
FR		 1694 if (pci_enable_msi(pdev)) {
1695 dev_info(&pdev->dev, "no MSI. Back to INTx.\n");
1696 } else {
1697 cfg2 |= MSIEnable;
1698 msi = RTL_FEATURE_MSI;
1699 }
1700 }
1701 RTL_W8(Config2, cfg2);
1702 return msi;
1703}
1704
1705static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp)
1706{
1707 if (tp->features & RTL_FEATURE_MSI) {
1708 pci_disable_msi(pdev);
1709 tp->features &= ~RTL_FEATURE_MSI;
1710 }
1711}
1712
7bf6bf48
IV		 1713static int rtl_eeprom_read(struct pci_dev *pdev, int cap, int addr, __le32 *val)
1714{
1715 int ret, count = 100;
1716 u16 status = 0;
1717 u32 value;
1718
1719 ret = pci_write_config_word(pdev, cap + PCI_VPD_ADDR, addr);
1720 if (ret < 0)
1721 return ret;
1722
1723 do {
1724 udelay(10);
1725 ret = pci_read_config_word(pdev, cap + PCI_VPD_ADDR, &status);
1726 if (ret < 0)
1727 return ret;
1728 } while (!(status & PCI_VPD_ADDR_F) && --count);
1729
1730 if (!(status & PCI_VPD_ADDR_F))
1731 return -ETIMEDOUT;
1732
1733 ret = pci_read_config_dword(pdev, cap + PCI_VPD_DATA, &value);
1734 if (ret < 0)
1735 return ret;
1736
1737 *val = cpu_to_le32(value);
1738
1739 return 0;
1740}
1741
1742static void rtl_init_mac_address(struct rtl8169_private *tp,
1743 void __iomem *ioaddr)
1744{
1745 struct pci_dev *pdev = tp->pci_dev;
1746 u8 cfg1;
1747 int vpd_cap;
1748 u8 mac[8];
1749 DECLARE_MAC_BUF(buf);
1750
1751 cfg1 = RTL_R8(Config1);
1752 if (!(cfg1 & VPD)) {
1753 dprintk("VPD access not enabled, enabling\n");
1754 RTL_W8(Cfg9346, Cfg9346_Unlock);
1755 RTL_W8(Config1, cfg1 | VPD);
1756 RTL_W8(Cfg9346, Cfg9346_Lock);
1757 }
1758
1759 vpd_cap = pci_find_capability(pdev, PCI_CAP_ID_VPD);
1760 if (!vpd_cap)
1761 return;
1762
1763 /* MAC address is stored in EEPROM at offset 0x0e
1764 * Realtek says: "The VPD address does not have to be a DWORD-aligned
1765 * address as defined in the PCI 2.2 Specifications, but the VPD data
1766 * is always consecutive 4-byte data starting from the VPD address
1767 * specified."
1768 */
1769 if (rtl_eeprom_read(pdev, vpd_cap, 0x000e, (__le32*)&mac[0]) < 0 ||
1770 rtl_eeprom_read(pdev, vpd_cap, 0x0012, (__le32*)&mac[4]) < 0) {
1771 dprintk("Reading MAC address from EEPROM failed\n");
1772 return;
1773 }
1774
1775 dprintk("MAC address found in EEPROM: %s\n", print_mac(buf, mac));
1776
1777 /* Write MAC address */
1778 rtl_rar_set(tp, mac);
1779}
1780
1da177e4 1781static int __devinit
4ff96fa6 1782rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1da177e4 1783{
0e485150
FR		 1784 const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data;
1785 const unsigned int region = cfg->region;
1da177e4 1786 struct rtl8169_private *tp;
ccdffb9a 1787 struct mii_if_info *mii;
4ff96fa6
FR		 1788 struct net_device *dev;
1789 void __iomem *ioaddr;
07d3f51f
FR		 1790 unsigned int i;
1791 int rc;
1da177e4 1792
4ff96fa6
FR		 1793 if (netif_msg_drv(&debug)) {
1794 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
1795 MODULENAME, RTL8169_VERSION);
1796 }
1da177e4 1797
1da177e4 1798 dev = alloc_etherdev(sizeof (*tp));
4ff96fa6 1799 if (!dev) {
b57b7e5a 1800 if (netif_msg_drv(&debug))
9b91cf9d 1801 dev_err(&pdev->dev, "unable to alloc new ethernet\n");
4ff96fa6
FR		 1802 rc = -ENOMEM;
1803 goto out;
1da177e4
LT		 1804 }
1805
1da177e4
LT		 1806 SET_NETDEV_DEV(dev, &pdev->dev);
1807 tp = netdev_priv(dev);
c4028958 1808 tp->dev = dev;
21e197f2 1809 tp->pci_dev = pdev;
b57b7e5a 1810 tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
1da177e4 1811
ccdffb9a
FR		 1812 mii = &tp->mii;
1813 mii->dev = dev;
1814 mii->mdio_read = rtl_mdio_read;
1815 mii->mdio_write = rtl_mdio_write;
1816 mii->phy_id_mask = 0x1f;
1817 mii->reg_num_mask = 0x1f;
1818 mii->supports_gmii = !!(cfg->features & RTL_FEATURE_GMII);
1819
1da177e4
LT		 1820 /* enable device (incl. PCI PM wakeup and hotplug setup) */
1821 rc = pci_enable_device(pdev);
b57b7e5a 1822 if (rc < 0) {
2e8a538d 1823 if (netif_msg_probe(tp))
9b91cf9d 1824 dev_err(&pdev->dev, "enable failure\n");
4ff96fa6 1825 goto err_out_free_dev_1;
1da177e4
LT		 1826 }
1827
1828 rc = pci_set_mwi(pdev);
1829 if (rc < 0)
4ff96fa6 1830 goto err_out_disable_2;
1da177e4 1831
1da177e4 1832 /* make sure PCI base addr 1 is MMIO */
bcf0bf90 1833 if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
4ff96fa6 1834 if (netif_msg_probe(tp)) {
9b91cf9d 1835 dev_err(&pdev->dev,
bcf0bf90
FR		 1836 "region #%d not an MMIO resource, aborting\n",
1837 region);
4ff96fa6 1838 }
1da177e4 1839 rc = -ENODEV;
4ff96fa6 1840 goto err_out_mwi_3;
1da177e4 1841 }
4ff96fa6 1842
1da177e4 1843 /* check for weird/broken PCI region reporting */
bcf0bf90 1844 if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
4ff96fa6 1845 if (netif_msg_probe(tp)) {
9b91cf9d 1846 dev_err(&pdev->dev,
4ff96fa6
FR		 1847 "Invalid PCI region size(s), aborting\n");
1848 }
1da177e4 1849 rc = -ENODEV;
4ff96fa6 1850 goto err_out_mwi_3;
1da177e4
LT		 1851 }
1852
1853 rc = pci_request_regions(pdev, MODULENAME);
b57b7e5a 1854 if (rc < 0) {
2e8a538d 1855 if (netif_msg_probe(tp))
9b91cf9d 1856 dev_err(&pdev->dev, "could not request regions.\n");
4ff96fa6 1857 goto err_out_mwi_3;
1da177e4
LT		 1858 }
1859
1860 tp->cp_cmd = PCIMulRW | RxChkSum;
1861
1862 if ((sizeof(dma_addr_t) > 4) &&
1863 !pci_set_dma_mask(pdev, DMA_64BIT_MASK) && use_dac) {
1864 tp->cp_cmd |= PCIDAC;
1865 dev->features |= NETIF_F_HIGHDMA;
1866 } else {
1867 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1868 if (rc < 0) {
4ff96fa6 1869 if (netif_msg_probe(tp)) {
9b91cf9d 1870 dev_err(&pdev->dev,
4ff96fa6
FR		 1871 "DMA configuration failed.\n");
1872 }
1873 goto err_out_free_res_4;
1da177e4
LT		 1874 }
1875 }
1876
1877 pci_set_master(pdev);
1878
1879 /* ioremap MMIO region */
bcf0bf90 1880 ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE);
4ff96fa6 1881 if (!ioaddr) {
b57b7e5a 1882 if (netif_msg_probe(tp))
9b91cf9d 1883 dev_err(&pdev->dev, "cannot remap MMIO, aborting\n");
1da177e4 1884 rc = -EIO;
4ff96fa6 1885 goto err_out_free_res_4;
1da177e4
LT		 1886 }
1887
9c14ceaf
FR		 1888 tp->pcie_cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
1889 if (!tp->pcie_cap && netif_msg_probe(tp))
1890 dev_info(&pdev->dev, "no PCI Express capability\n");
1891
1da177e4
LT		 1892 /* Unneeded ? Don't mess with Mrs. Murphy. */
1893 rtl8169_irq_mask_and_ack(ioaddr);
1894
1895 /* Soft reset the chip. */
1896 RTL_W8(ChipCmd, CmdReset);
1897
1898 /* Check that the chip has finished the reset. */
07d3f51f 1899 for (i = 0; i < 100; i++) {
1da177e4
LT		 1900 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
1901 break;
b518fa8e 1902 msleep_interruptible(1);
1da177e4
LT		 1903 }
1904
1905 /* Identify chip attached to board */
1906 rtl8169_get_mac_version(tp, ioaddr);
1da177e4
LT		 1907
1908 rtl8169_print_mac_version(tp);
1da177e4 1909
cee60c37 1910 for (i = 0; i < ARRAY_SIZE(rtl_chip_info); i++) {
1da177e4
LT		 1911 if (tp->mac_version == rtl_chip_info[i].mac_version)
1912 break;
1913 }
cee60c37 1914 if (i == ARRAY_SIZE(rtl_chip_info)) {
1da177e4 1915 /* Unknown chip: assume array element #0, original RTL-8169 */
b57b7e5a 1916 if (netif_msg_probe(tp)) {
2e8a538d 1917 dev_printk(KERN_DEBUG, &pdev->dev,
4ff96fa6
FR		 1918 "unknown chip version, assuming %s\n",
1919 rtl_chip_info[0].name);
b57b7e5a 1920 }
cee60c37 1921 i = 0;
1da177e4
LT		 1922 }
1923 tp->chipset = i;
1924
5d06a99f
FR		 1925 RTL_W8(Cfg9346, Cfg9346_Unlock);
1926 RTL_W8(Config1, RTL_R8(Config1) | PMEnable);
1927 RTL_W8(Config5, RTL_R8(Config5) & PMEStatus);
fbac58fc 1928 tp->features |= rtl_try_msi(pdev, ioaddr, cfg);
5d06a99f
FR		 1929 RTL_W8(Cfg9346, Cfg9346_Lock);
1930
66ec5d4f
FR		 1931 if ((tp->mac_version <= RTL_GIGA_MAC_VER_06) &&
1932 (RTL_R8(PHYstatus) & TBI_Enable)) {
1da177e4
LT		 1933 tp->set_speed = rtl8169_set_speed_tbi;
1934 tp->get_settings = rtl8169_gset_tbi;
1935 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
1936 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
1937 tp->link_ok = rtl8169_tbi_link_ok;
1938
64e4bfb4 1939 tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */
1da177e4
LT		 1940 } else {
1941 tp->set_speed = rtl8169_set_speed_xmii;
1942 tp->get_settings = rtl8169_gset_xmii;
1943 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
1944 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
1945 tp->link_ok = rtl8169_xmii_link_ok;
5f787a1a
FR		 1946
1947 dev->do_ioctl = rtl8169_ioctl;
1da177e4
LT		 1948 }
1949
7bf6bf48
IV		 1950 /* Read MAC address from EEPROM */
1951 rtl_init_mac_address(tp, ioaddr);
1952
1953 /* Get MAC address */
1da177e4
LT		 1954 for (i = 0; i < MAC_ADDR_LEN; i++)
1955 dev->dev_addr[i] = RTL_R8(MAC0 + i);
6d6525b7 1956 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
1da177e4
LT		 1957
1958 dev->open = rtl8169_open;
1959 dev->hard_start_xmit = rtl8169_start_xmit;
1960 dev->get_stats = rtl8169_get_stats;
1961 SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops);
1962 dev->stop = rtl8169_close;
1963 dev->tx_timeout = rtl8169_tx_timeout;
07ce4064 1964 dev->set_multicast_list = rtl_set_rx_mode;
1da177e4
LT		 1965 dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
1966 dev->irq = pdev->irq;
1967 dev->base_addr = (unsigned long) ioaddr;
1968 dev->change_mtu = rtl8169_change_mtu;
773d2021 1969 dev->set_mac_address = rtl_set_mac_address;
1da177e4 1970
bea3348e 1971 netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT);
1da177e4
LT		 1972
1973#ifdef CONFIG_R8169_VLAN
1974 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
1975 dev->vlan_rx_register = rtl8169_vlan_rx_register;
1da177e4
LT		 1976#endif
1977
1978#ifdef CONFIG_NET_POLL_CONTROLLER
1979 dev->poll_controller = rtl8169_netpoll;
1980#endif
1981
1982 tp->intr_mask = 0xffff;
1da177e4 1983 tp->mmio_addr = ioaddr;
0e485150
FR		 1984 tp->align = cfg->align;
1985 tp->hw_start = cfg->hw_start;
1986 tp->intr_event = cfg->intr_event;
1987 tp->napi_event = cfg->napi_event;
1da177e4 1988
2efa53f3
FR		 1989 init_timer(&tp->timer);
1990 tp->timer.data = (unsigned long) dev;
1991 tp->timer.function = rtl8169_phy_timer;
1992
1da177e4
LT		 1993 spin_lock_init(&tp->lock);
1994
1995 rc = register_netdev(dev);
4ff96fa6 1996 if (rc < 0)
fbac58fc 1997 goto err_out_msi_5;
1da177e4
LT		 1998
1999 pci_set_drvdata(pdev, dev);
2000
b57b7e5a 2001 if (netif_msg_probe(tp)) {
96b9709c
FR		 2002 u32 xid = RTL_R32(TxConfig) & 0x7cf0f8ff;
2003
b57b7e5a
SH		 2004 printk(KERN_INFO "%s: %s at 0x%lx, "
2005 "%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, "
96b9709c 2006 "XID %08x IRQ %d\n",
b57b7e5a 2007 dev->name,
bcf0bf90 2008 rtl_chip_info[tp->chipset].name,
b57b7e5a
SH		 2009 dev->base_addr,
2010 dev->dev_addr[0], dev->dev_addr[1],
2011 dev->dev_addr[2], dev->dev_addr[3],
96b9709c 2012 dev->dev_addr[4], dev->dev_addr[5], xid, dev->irq);
b57b7e5a 2013 }
1da177e4 2014
4ff96fa6 2015 rtl8169_init_phy(dev, tp);
1da177e4 2016
4ff96fa6
FR		 2017out:
2018 return rc;
1da177e4 2019
fbac58fc
FR		 2020err_out_msi_5:
2021 rtl_disable_msi(pdev, tp);
4ff96fa6
FR		 2022 iounmap(ioaddr);
2023err_out_free_res_4:
2024 pci_release_regions(pdev);
2025err_out_mwi_3:
2026 pci_clear_mwi(pdev);
2027err_out_disable_2:
2028 pci_disable_device(pdev);
2029err_out_free_dev_1:
2030 free_netdev(dev);
2031 goto out;
1da177e4
LT		 2032}
2033
07d3f51f 2034static void __devexit rtl8169_remove_one(struct pci_dev *pdev)
1da177e4
LT		 2035{
2036 struct net_device *dev = pci_get_drvdata(pdev);
2037 struct rtl8169_private *tp = netdev_priv(dev);
2038
eb2a021c
FR		 2039 flush_scheduled_work();
2040
1da177e4 2041 unregister_netdev(dev);
fbac58fc 2042 rtl_disable_msi(pdev, tp);
1da177e4
LT		 2043 rtl8169_release_board(pdev, dev, tp->mmio_addr);
2044 pci_set_drvdata(pdev, NULL);
2045}
2046
1da177e4
LT		 2047static void rtl8169_set_rxbufsize(struct rtl8169_private *tp,
2048 struct net_device *dev)
2049{
2050 unsigned int mtu = dev->mtu;
2051
2052 tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE;
2053}
2054
2055static int rtl8169_open(struct net_device *dev)
2056{
2057 struct rtl8169_private *tp = netdev_priv(dev);
2058 struct pci_dev *pdev = tp->pci_dev;
99f252b0 2059 int retval = -ENOMEM;
1da177e4 2060
1da177e4 2061
99f252b0 2062 rtl8169_set_rxbufsize(tp, dev);
1da177e4
LT		 2063
2064 /*
2065 * Rx and Tx desscriptors needs 256 bytes alignment.
2066 * pci_alloc_consistent provides more.
2067 */
2068 tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES,
2069 &tp->TxPhyAddr);
2070 if (!tp->TxDescArray)
99f252b0 2071 goto out;
1da177e4
LT		 2072
2073 tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES,
2074 &tp->RxPhyAddr);
2075 if (!tp->RxDescArray)
99f252b0 2076 goto err_free_tx_0;
1da177e4
LT		 2077
2078 retval = rtl8169_init_ring(dev);
2079 if (retval < 0)
99f252b0 2080 goto err_free_rx_1;
1da177e4 2081
c4028958 2082 INIT_DELAYED_WORK(&tp->task, NULL);
1da177e4 2083
99f252b0
FR		 2084 smp_mb();
2085
fbac58fc
FR		 2086 retval = request_irq(dev->irq, rtl8169_interrupt,
2087 (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED,
99f252b0
FR		 2088 dev->name, dev);
2089 if (retval < 0)
2090 goto err_release_ring_2;
2091
bea3348e 2092 napi_enable(&tp->napi);
bea3348e 2093
07ce4064 2094 rtl_hw_start(dev);
1da177e4
LT		 2095
2096 rtl8169_request_timer(dev);
2097
2098 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
2099out:
2100 return retval;
2101
99f252b0
FR		 2102err_release_ring_2:
2103 rtl8169_rx_clear(tp);
2104err_free_rx_1:
1da177e4
LT		 2105 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
2106 tp->RxPhyAddr);
99f252b0 2107err_free_tx_0:
1da177e4
LT		 2108 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
2109 tp->TxPhyAddr);
1da177e4
LT		 2110 goto out;
2111}
2112
2113static void rtl8169_hw_reset(void __iomem *ioaddr)
2114{
2115 /* Disable interrupts */
2116 rtl8169_irq_mask_and_ack(ioaddr);
2117
2118 /* Reset the chipset */
2119 RTL_W8(ChipCmd, CmdReset);
2120
2121 /* PCI commit */
2122 RTL_R8(ChipCmd);
2123}
2124
7f796d83 2125static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp)
9cb427b6
FR		 2126{
2127 void __iomem *ioaddr = tp->mmio_addr;
2128 u32 cfg = rtl8169_rx_config;
2129
2130 cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
2131 RTL_W32(RxConfig, cfg);
2132
2133 /* Set DMA burst size and Interframe Gap Time */
2134 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
2135 (InterFrameGap << TxInterFrameGapShift));
2136}
2137
07ce4064 2138static void rtl_hw_start(struct net_device *dev)
1da177e4
LT		 2139{
2140 struct rtl8169_private *tp = netdev_priv(dev);
2141 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 2142 unsigned int i;
1da177e4
LT		 2143
2144 /* Soft reset the chip. */
2145 RTL_W8(ChipCmd, CmdReset);
2146
2147 /* Check that the chip has finished the reset. */
07d3f51f 2148 for (i = 0; i < 100; i++) {
1da177e4
LT		 2149 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
2150 break;
b518fa8e 2151 msleep_interruptible(1);
1da177e4
LT		 2152 }
2153
07ce4064
FR		 2154 tp->hw_start(dev);
2155
07ce4064
FR		 2156 netif_start_queue(dev);
2157}
2158
2159
7f796d83
FR		 2160static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp,
2161 void __iomem *ioaddr)
2162{
2163 /*
2164 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
2165 * register to be written before TxDescAddrLow to work.
2166 * Switching from MMIO to I/O access fixes the issue as well.
2167 */
2168 RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32);
2169 RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_32BIT_MASK);
2170 RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32);
2171 RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_32BIT_MASK);
2172}
2173
2174static u16 rtl_rw_cpluscmd(void __iomem *ioaddr)
2175{
2176 u16 cmd;
2177
2178 cmd = RTL_R16(CPlusCmd);
2179 RTL_W16(CPlusCmd, cmd);
2180 return cmd;
2181}
2182
2183static void rtl_set_rx_max_size(void __iomem *ioaddr)
2184{
2185 /* Low hurts. Let's disable the filtering. */
2186 RTL_W16(RxMaxSize, 16383);
2187}
2188
6dccd16b
FR		 2189static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version)
2190{
2191 struct {
2192 u32 mac_version;
2193 u32 clk;
2194 u32 val;
2195 } cfg2_info [] = {
2196 { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd
2197 { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff },
2198 { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe
2199 { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff }
2200 }, *p = cfg2_info;
2201 unsigned int i;
2202 u32 clk;
2203
2204 clk = RTL_R8(Config2) & PCI_Clock_66MHz;
cadf1855 2205 for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) {
6dccd16b
FR		 2206 if ((p->mac_version == mac_version) && (p->clk == clk)) {
2207 RTL_W32(0x7c, p->val);
2208 break;
2209 }
2210 }
2211}
2212
07ce4064
FR		 2213static void rtl_hw_start_8169(struct net_device *dev)
2214{
2215 struct rtl8169_private *tp = netdev_priv(dev);
2216 void __iomem *ioaddr = tp->mmio_addr;
2217 struct pci_dev *pdev = tp->pci_dev;
07ce4064 2218
9cb427b6
FR		 2219 if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
2220 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
2221 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
2222 }
2223
1da177e4 2224 RTL_W8(Cfg9346, Cfg9346_Unlock);
9cb427b6
FR		 2225 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
2226 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2227 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
2228 (tp->mac_version == RTL_GIGA_MAC_VER_04))
2229 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2230
1da177e4
LT		 2231 RTL_W8(EarlyTxThres, EarlyTxThld);
2232
7f796d83 2233 rtl_set_rx_max_size(ioaddr);
1da177e4 2234
c946b304
FR		 2235 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
2236 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2237 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
2238 (tp->mac_version == RTL_GIGA_MAC_VER_04))
2239 rtl_set_rx_tx_config_registers(tp);
1da177e4 2240
7f796d83 2241 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
1da177e4 2242
bcf0bf90
FR		 2243 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2244 (tp->mac_version == RTL_GIGA_MAC_VER_03)) {
06fa7358 2245 dprintk("Set MAC Reg C+CR Offset 0xE0. "
1da177e4 2246 "Bit-3 and bit-14 MUST be 1\n");
bcf0bf90 2247 tp->cp_cmd |= (1 << 14);
1da177e4
LT		 2248 }
2249
bcf0bf90
FR		 2250 RTL_W16(CPlusCmd, tp->cp_cmd);
2251
6dccd16b
FR		 2252 rtl8169_set_magic_reg(ioaddr, tp->mac_version);
2253
1da177e4
LT		 2254 /*
2255 * Undocumented corner. Supposedly:
2256 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
2257 */
2258 RTL_W16(IntrMitigate, 0x0000);
2259
7f796d83 2260 rtl_set_rx_tx_desc_registers(tp, ioaddr);
9cb427b6 2261
c946b304
FR		 2262 if ((tp->mac_version != RTL_GIGA_MAC_VER_01) &&
2263 (tp->mac_version != RTL_GIGA_MAC_VER_02) &&
2264 (tp->mac_version != RTL_GIGA_MAC_VER_03) &&
2265 (tp->mac_version != RTL_GIGA_MAC_VER_04)) {
2266 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2267 rtl_set_rx_tx_config_registers(tp);
2268 }
2269
1da177e4 2270 RTL_W8(Cfg9346, Cfg9346_Lock);
b518fa8e
FR		 2271
2272 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
2273 RTL_R8(IntrMask);
1da177e4
LT		 2274
2275 RTL_W32(RxMissed, 0);
2276
07ce4064 2277 rtl_set_rx_mode(dev);
1da177e4
LT		 2278
2279 /* no early-rx interrupts */
2280 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b
FR		 2281
2282 /* Enable all known interrupts by setting the interrupt mask. */
0e485150 2283 RTL_W16(IntrMask, tp->intr_event);
07ce4064 2284}
1da177e4 2285
9c14ceaf 2286static void rtl_tx_performance_tweak(struct pci_dev *pdev, u16 force)
458a9f61 2287{
9c14ceaf
FR		 2288 struct net_device *dev = pci_get_drvdata(pdev);
2289 struct rtl8169_private *tp = netdev_priv(dev);
2290 int cap = tp->pcie_cap;
2291
2292 if (cap) {
2293 u16 ctl;
458a9f61 2294
9c14ceaf
FR		 2295 pci_read_config_word(pdev, cap + PCI_EXP_DEVCTL, &ctl);
2296 ctl = (ctl & ~PCI_EXP_DEVCTL_READRQ) | force;
2297 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, ctl);
2298 }
458a9f61
FR		 2299}
2300
dacf8154
FR		 2301static void rtl_csi_access_enable(void __iomem *ioaddr)
2302{
2303 u32 csi;
2304
2305 csi = rtl_csi_read(ioaddr, 0x070c) & 0x00ffffff;
2306 rtl_csi_write(ioaddr, 0x070c, csi | 0x27000000);
2307}
2308
2309struct ephy_info {
2310 unsigned int offset;
2311 u16 mask;
2312 u16 bits;
2313};
2314
2315static void rtl_ephy_init(void __iomem *ioaddr, struct ephy_info *e, int len)
2316{
2317 u16 w;
2318
2319 while (len-- > 0) {
2320 w = (rtl_ephy_read(ioaddr, e->offset) & ~e->mask) | e->bits;
2321 rtl_ephy_write(ioaddr, e->offset, w);
2322 e++;
2323 }
2324}
2325
07ce4064
FR		 2326static void rtl_hw_start_8168(struct net_device *dev)
2327{
2dd99530
FR		 2328 struct rtl8169_private *tp = netdev_priv(dev);
2329 void __iomem *ioaddr = tp->mmio_addr;
0e485150 2330 struct pci_dev *pdev = tp->pci_dev;
2dd99530
FR		 2331
2332 RTL_W8(Cfg9346, Cfg9346_Unlock);
2333
2334 RTL_W8(EarlyTxThres, EarlyTxThld);
2335
2336 rtl_set_rx_max_size(ioaddr);
2337
0e485150
FR		 2338 rtl_set_rx_tx_config_registers(tp);
2339
2340 tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1;
2dd99530
FR		 2341
2342 RTL_W16(CPlusCmd, tp->cp_cmd);
2343
9c14ceaf 2344 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2dd99530 2345
0e485150 2346 RTL_W16(IntrMitigate, 0x5151);
2dd99530 2347
0e485150
FR		 2348 /* Work around for RxFIFO overflow. */
2349 if (tp->mac_version == RTL_GIGA_MAC_VER_11) {
2350 tp->intr_event |= RxFIFOOver | PCSTimeout;
2351 tp->intr_event &= ~RxOverflow;
2352 }
2353
2354 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2dd99530
FR		 2355
2356 RTL_W8(Cfg9346, Cfg9346_Lock);
2357
2358 RTL_R8(IntrMask);
2359
2dd99530
FR		 2360 rtl_set_rx_mode(dev);
2361
0e485150
FR		 2362 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2363
2dd99530 2364 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b 2365
0e485150 2366 RTL_W16(IntrMask, tp->intr_event);
07ce4064 2367}
1da177e4 2368
2857ffb7
FR		 2369#define R810X_CPCMD_QUIRK_MASK (\
2370 EnableBist | \
2371 Mac_dbgo_oe | \
2372 Force_half_dup | \
2373 Force_half_dup | \
2374 Force_txflow_en | \
2375 Cxpl_dbg_sel | \
2376 ASF | \
2377 PktCntrDisable | \
2378 PCIDAC | \
2379 PCIMulRW)
2380
2381static void rtl_hw_start_8102e_1(void __iomem *ioaddr, struct pci_dev *pdev)
2382{
2383 static struct ephy_info e_info_8102e_1[] = {
2384 { 0x01, 0, 0x6e65 },
2385 { 0x02, 0, 0x091f },
2386 { 0x03, 0, 0xc2f9 },
2387 { 0x06, 0, 0xafb5 },
2388 { 0x07, 0, 0x0e00 },
2389 { 0x19, 0, 0xec80 },
2390 { 0x01, 0, 0x2e65 },
2391 { 0x01, 0, 0x6e65 }
2392 };
2393 u8 cfg1;
2394
2395 rtl_csi_access_enable(ioaddr);
2396
2397 RTL_W8(DBG_REG, FIX_NAK_1);
2398
2399 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2400
2401 RTL_W8(Config1,
2402 LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable);
2403 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2404
2405 cfg1 = RTL_R8(Config1);
2406 if ((cfg1 & LEDS0) && (cfg1 & LEDS1))
2407 RTL_W8(Config1, cfg1 & ~LEDS0);
2408
2409 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK);
2410
2411 rtl_ephy_init(ioaddr, e_info_8102e_1, ARRAY_SIZE(e_info_8102e_1));
2412}
2413
2414static void rtl_hw_start_8102e_2(void __iomem *ioaddr, struct pci_dev *pdev)
2415{
2416 rtl_csi_access_enable(ioaddr);
2417
2418 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2419
2420 RTL_W8(Config1, MEMMAP | IOMAP | VPD | PMEnable);
2421 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2422
2423 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK);
2424}
2425
2426static void rtl_hw_start_8102e_3(void __iomem *ioaddr, struct pci_dev *pdev)
2427{
2428 rtl_hw_start_8102e_2(ioaddr, pdev);
2429
2430 rtl_ephy_write(ioaddr, 0x03, 0xc2f9);
2431}
2432
07ce4064
FR		 2433static void rtl_hw_start_8101(struct net_device *dev)
2434{
cdf1a608
FR		 2435 struct rtl8169_private *tp = netdev_priv(dev);
2436 void __iomem *ioaddr = tp->mmio_addr;
2437 struct pci_dev *pdev = tp->pci_dev;
2438
e3cf0cc0
FR		 2439 if ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
2440 (tp->mac_version == RTL_GIGA_MAC_VER_16)) {
9c14ceaf
FR		 2441 int cap = tp->pcie_cap;
2442
2443 if (cap) {
2444 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL,
2445 PCI_EXP_DEVCTL_NOSNOOP_EN);
2446 }
cdf1a608
FR		 2447 }
2448
2857ffb7
FR		 2449 switch (tp->mac_version) {
2450 case RTL_GIGA_MAC_VER_07:
2451 rtl_hw_start_8102e_1(ioaddr, pdev);
2452 break;
2453
2454 case RTL_GIGA_MAC_VER_08:
2455 rtl_hw_start_8102e_3(ioaddr, pdev);
2456 break;
2457
2458 case RTL_GIGA_MAC_VER_09:
2459 rtl_hw_start_8102e_2(ioaddr, pdev);
2460 break;
cdf1a608
FR		 2461 }
2462
2463 RTL_W8(Cfg9346, Cfg9346_Unlock);
2464
2465 RTL_W8(EarlyTxThres, EarlyTxThld);
2466
2467 rtl_set_rx_max_size(ioaddr);
2468
2469 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
2470
2471 RTL_W16(CPlusCmd, tp->cp_cmd);
2472
2473 RTL_W16(IntrMitigate, 0x0000);
2474
2475 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2476
2477 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2478 rtl_set_rx_tx_config_registers(tp);
2479
2480 RTL_W8(Cfg9346, Cfg9346_Lock);
2481
2482 RTL_R8(IntrMask);
2483
cdf1a608
FR		 2484 rtl_set_rx_mode(dev);
2485
0e485150
FR		 2486 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2487
cdf1a608 2488 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
6dccd16b 2489
0e485150 2490 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 2491}
2492
2493static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
2494{
2495 struct rtl8169_private *tp = netdev_priv(dev);
2496 int ret = 0;
2497
2498 if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu)
2499 return -EINVAL;
2500
2501 dev->mtu = new_mtu;
2502
2503 if (!netif_running(dev))
2504 goto out;
2505
2506 rtl8169_down(dev);
2507
2508 rtl8169_set_rxbufsize(tp, dev);
2509
2510 ret = rtl8169_init_ring(dev);
2511 if (ret < 0)
2512 goto out;
2513
bea3348e 2514 napi_enable(&tp->napi);
1da177e4 2515
07ce4064 2516 rtl_hw_start(dev);
1da177e4
LT		 2517
2518 rtl8169_request_timer(dev);
2519
2520out:
2521 return ret;
2522}
2523
2524static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
2525{
95e0918d 2526 desc->addr = cpu_to_le64(0x0badbadbadbadbadull);
1da177e4
LT		 2527 desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
2528}
2529
2530static void rtl8169_free_rx_skb(struct rtl8169_private *tp,
2531 struct sk_buff **sk_buff, struct RxDesc *desc)
2532{
2533 struct pci_dev *pdev = tp->pci_dev;
2534
2535 pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz,
2536 PCI_DMA_FROMDEVICE);
2537 dev_kfree_skb(*sk_buff);
2538 *sk_buff = NULL;
2539 rtl8169_make_unusable_by_asic(desc);
2540}
2541
2542static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
2543{
2544 u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
2545
2546 desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
2547}
2548
2549static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
2550 u32 rx_buf_sz)
2551{
2552 desc->addr = cpu_to_le64(mapping);
2553 wmb();
2554 rtl8169_mark_to_asic(desc, rx_buf_sz);
2555}
2556
15d31758
SH		 2557static struct sk_buff *rtl8169_alloc_rx_skb(struct pci_dev *pdev,
2558 struct net_device *dev,
2559 struct RxDesc *desc, int rx_buf_sz,
2560 unsigned int align)
1da177e4
LT		 2561{
2562 struct sk_buff *skb;
2563 dma_addr_t mapping;
e9f63f30 2564 unsigned int pad;
1da177e4 2565
e9f63f30
FR		 2566 pad = align ? align : NET_IP_ALIGN;
2567
2568 skb = netdev_alloc_skb(dev, rx_buf_sz + pad);
1da177e4
LT		 2569 if (!skb)
2570 goto err_out;
2571
e9f63f30 2572 skb_reserve(skb, align ? ((pad - 1) & (unsigned long)skb->data) : pad);
1da177e4 2573
689be439 2574 mapping = pci_map_single(pdev, skb->data, rx_buf_sz,
1da177e4
LT		 2575 PCI_DMA_FROMDEVICE);
2576
2577 rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
1da177e4 2578out:
15d31758 2579 return skb;
1da177e4
LT		 2580
2581err_out:
1da177e4
LT		 2582 rtl8169_make_unusable_by_asic(desc);
2583 goto out;
2584}
2585
2586static void rtl8169_rx_clear(struct rtl8169_private *tp)
2587{
07d3f51f 2588 unsigned int i;
1da177e4
LT		 2589
2590 for (i = 0; i < NUM_RX_DESC; i++) {
2591 if (tp->Rx_skbuff[i]) {
2592 rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i,
2593 tp->RxDescArray + i);
2594 }
2595 }
2596}
2597
2598static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev,
2599 u32 start, u32 end)
2600{
2601 u32 cur;
5b0384f4 2602
4ae47c2d 2603 for (cur = start; end - cur != 0; cur++) {
15d31758
SH		 2604 struct sk_buff *skb;
2605 unsigned int i = cur % NUM_RX_DESC;
1da177e4 2606
4ae47c2d
FR		 2607 WARN_ON((s32)(end - cur) < 0);
2608
1da177e4
LT		 2609 if (tp->Rx_skbuff[i])
2610 continue;
bcf0bf90 2611
15d31758
SH		 2612 skb = rtl8169_alloc_rx_skb(tp->pci_dev, dev,
2613 tp->RxDescArray + i,
2614 tp->rx_buf_sz, tp->align);
2615 if (!skb)
1da177e4 2616 break;
15d31758
SH		 2617
2618 tp->Rx_skbuff[i] = skb;
1da177e4
LT		 2619 }
2620 return cur - start;
2621}
2622
2623static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
2624{
2625 desc->opts1 |= cpu_to_le32(RingEnd);
2626}
2627
2628static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
2629{
2630 tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0;
2631}
2632
2633static int rtl8169_init_ring(struct net_device *dev)
2634{
2635 struct rtl8169_private *tp = netdev_priv(dev);
2636
2637 rtl8169_init_ring_indexes(tp);
2638
2639 memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
2640 memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *));
2641
2642 if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC)
2643 goto err_out;
2644
2645 rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
2646
2647 return 0;
2648
2649err_out:
2650 rtl8169_rx_clear(tp);
2651 return -ENOMEM;
2652}
2653
2654static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb,
2655 struct TxDesc *desc)
2656{
2657 unsigned int len = tx_skb->len;
2658
2659 pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE);
2660 desc->opts1 = 0x00;
2661 desc->opts2 = 0x00;
2662 desc->addr = 0x00;
2663 tx_skb->len = 0;
2664}
2665
2666static void rtl8169_tx_clear(struct rtl8169_private *tp)
2667{
2668 unsigned int i;
2669
2670 for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) {
2671 unsigned int entry = i % NUM_TX_DESC;
2672 struct ring_info *tx_skb = tp->tx_skb + entry;
2673 unsigned int len = tx_skb->len;
2674
2675 if (len) {
2676 struct sk_buff *skb = tx_skb->skb;
2677
2678 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb,
2679 tp->TxDescArray + entry);
2680 if (skb) {
2681 dev_kfree_skb(skb);
2682 tx_skb->skb = NULL;
2683 }
cebf8cc7 2684 tp->dev->stats.tx_dropped++;
1da177e4
LT		 2685 }
2686 }
2687 tp->cur_tx = tp->dirty_tx = 0;
2688}
2689
c4028958 2690static void rtl8169_schedule_work(struct net_device *dev, work_func_t task)
1da177e4
LT		 2691{
2692 struct rtl8169_private *tp = netdev_priv(dev);
2693
c4028958 2694 PREPARE_DELAYED_WORK(&tp->task, task);
1da177e4
LT		 2695 schedule_delayed_work(&tp->task, 4);
2696}
2697
2698static void rtl8169_wait_for_quiescence(struct net_device *dev)
2699{
2700 struct rtl8169_private *tp = netdev_priv(dev);
2701 void __iomem *ioaddr = tp->mmio_addr;
2702
2703 synchronize_irq(dev->irq);
2704
2705 /* Wait for any pending NAPI task to complete */
bea3348e 2706 napi_disable(&tp->napi);
1da177e4
LT		 2707
2708 rtl8169_irq_mask_and_ack(ioaddr);
2709
d1d08d12
DM		 2710 tp->intr_mask = 0xffff;
2711 RTL_W16(IntrMask, tp->intr_event);
bea3348e 2712 napi_enable(&tp->napi);
1da177e4
LT		 2713}
2714
c4028958 2715static void rtl8169_reinit_task(struct work_struct *work)
1da177e4 2716{
c4028958
DH		 2717 struct rtl8169_private *tp =
2718 container_of(work, struct rtl8169_private, task.work);
2719 struct net_device *dev = tp->dev;
1da177e4
LT		 2720 int ret;
2721
eb2a021c
FR		 2722 rtnl_lock();
2723
2724 if (!netif_running(dev))
2725 goto out_unlock;
2726
2727 rtl8169_wait_for_quiescence(dev);
2728 rtl8169_close(dev);
1da177e4
LT		 2729
2730 ret = rtl8169_open(dev);
2731 if (unlikely(ret < 0)) {
07d3f51f 2732 if (net_ratelimit() && netif_msg_drv(tp)) {
53edbecd 2733 printk(KERN_ERR PFX "%s: reinit failure (status = %d)."
07d3f51f 2734 " Rescheduling.\n", dev->name, ret);
1da177e4
LT		 2735 }
2736 rtl8169_schedule_work(dev, rtl8169_reinit_task);
2737 }
eb2a021c
FR		 2738
2739out_unlock:
2740 rtnl_unlock();
1da177e4
LT		 2741}
2742
c4028958 2743static void rtl8169_reset_task(struct work_struct *work)
1da177e4 2744{
c4028958
DH		 2745 struct rtl8169_private *tp =
2746 container_of(work, struct rtl8169_private, task.work);
2747 struct net_device *dev = tp->dev;
1da177e4 2748
eb2a021c
FR		 2749 rtnl_lock();
2750
1da177e4 2751 if (!netif_running(dev))
eb2a021c 2752 goto out_unlock;
1da177e4
LT		 2753
2754 rtl8169_wait_for_quiescence(dev);
2755
bea3348e 2756 rtl8169_rx_interrupt(dev, tp, tp->mmio_addr, ~(u32)0);
1da177e4
LT		 2757 rtl8169_tx_clear(tp);
2758
2759 if (tp->dirty_rx == tp->cur_rx) {
2760 rtl8169_init_ring_indexes(tp);
07ce4064 2761 rtl_hw_start(dev);
1da177e4 2762 netif_wake_queue(dev);
cebf8cc7 2763 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
1da177e4 2764 } else {
07d3f51f 2765 if (net_ratelimit() && netif_msg_intr(tp)) {
53edbecd 2766 printk(KERN_EMERG PFX "%s: Rx buffers shortage\n",
07d3f51f 2767 dev->name);
1da177e4
LT		 2768 }
2769 rtl8169_schedule_work(dev, rtl8169_reset_task);
2770 }
eb2a021c
FR		 2771
2772out_unlock:
2773 rtnl_unlock();
1da177e4
LT		 2774}
2775
2776static void rtl8169_tx_timeout(struct net_device *dev)
2777{
2778 struct rtl8169_private *tp = netdev_priv(dev);
2779
2780 rtl8169_hw_reset(tp->mmio_addr);
2781
2782 /* Let's wait a bit while any (async) irq lands on */
2783 rtl8169_schedule_work(dev, rtl8169_reset_task);
2784}
2785
2786static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
2787 u32 opts1)
2788{
2789 struct skb_shared_info *info = skb_shinfo(skb);
2790 unsigned int cur_frag, entry;
a6343afb 2791 struct TxDesc * uninitialized_var(txd);
1da177e4
LT		 2792
2793 entry = tp->cur_tx;
2794 for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
2795 skb_frag_t *frag = info->frags + cur_frag;
2796 dma_addr_t mapping;
2797 u32 status, len;
2798 void *addr;
2799
2800 entry = (entry + 1) % NUM_TX_DESC;
2801
2802 txd = tp->TxDescArray + entry;
2803 len = frag->size;
2804 addr = ((void *) page_address(frag->page)) + frag->page_offset;
2805 mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE);
2806
2807 /* anti gcc 2.95.3 bugware (sic) */
2808 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2809
2810 txd->opts1 = cpu_to_le32(status);
2811 txd->addr = cpu_to_le64(mapping);
2812
2813 tp->tx_skb[entry].len = len;
2814 }
2815
2816 if (cur_frag) {
2817 tp->tx_skb[entry].skb = skb;
2818 txd->opts1 |= cpu_to_le32(LastFrag);
2819 }
2820
2821 return cur_frag;
2822}
2823
2824static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev)
2825{
2826 if (dev->features & NETIF_F_TSO) {
7967168c 2827 u32 mss = skb_shinfo(skb)->gso_size;
1da177e4
LT		 2828
2829 if (mss)
2830 return LargeSend | ((mss & MSSMask) << MSSShift);
2831 }
84fa7933 2832 if (skb->ip_summed == CHECKSUM_PARTIAL) {
eddc9ec5 2833 const struct iphdr *ip = ip_hdr(skb);
1da177e4
LT		 2834
2835 if (ip->protocol == IPPROTO_TCP)
2836 return IPCS | TCPCS;
2837 else if (ip->protocol == IPPROTO_UDP)
2838 return IPCS | UDPCS;
2839 WARN_ON(1); /* we need a WARN() */
2840 }
2841 return 0;
2842}
2843
2844static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev)
2845{
2846 struct rtl8169_private *tp = netdev_priv(dev);
2847 unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC;
2848 struct TxDesc *txd = tp->TxDescArray + entry;
2849 void __iomem *ioaddr = tp->mmio_addr;
2850 dma_addr_t mapping;
2851 u32 status, len;
2852 u32 opts1;
188f4af0 2853 int ret = NETDEV_TX_OK;
5b0384f4 2854
1da177e4 2855 if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
b57b7e5a
SH		 2856 if (netif_msg_drv(tp)) {
2857 printk(KERN_ERR
2858 "%s: BUG! Tx Ring full when queue awake!\n",
2859 dev->name);
2860 }
1da177e4
LT		 2861 goto err_stop;
2862 }
2863
2864 if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
2865 goto err_stop;
2866
2867 opts1 = DescOwn | rtl8169_tso_csum(skb, dev);
2868
2869 frags = rtl8169_xmit_frags(tp, skb, opts1);
2870 if (frags) {
2871 len = skb_headlen(skb);
2872 opts1 |= FirstFrag;
2873 } else {
2874 len = skb->len;
2875
2876 if (unlikely(len < ETH_ZLEN)) {
5b057c6b 2877 if (skb_padto(skb, ETH_ZLEN))
1da177e4
LT		 2878 goto err_update_stats;
2879 len = ETH_ZLEN;
2880 }
2881
2882 opts1 |= FirstFrag | LastFrag;
2883 tp->tx_skb[entry].skb = skb;
2884 }
2885
2886 mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE);
2887
2888 tp->tx_skb[entry].len = len;
2889 txd->addr = cpu_to_le64(mapping);
2890 txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb));
2891
2892 wmb();
2893
2894 /* anti gcc 2.95.3 bugware (sic) */
2895 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2896 txd->opts1 = cpu_to_le32(status);
2897
2898 dev->trans_start = jiffies;
2899
2900 tp->cur_tx += frags + 1;
2901
2902 smp_wmb();
2903
275391a4 2904 RTL_W8(TxPoll, NPQ); /* set polling bit */
1da177e4
LT		 2905
2906 if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
2907 netif_stop_queue(dev);
2908 smp_rmb();
2909 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)
2910 netif_wake_queue(dev);
2911 }
2912
2913out:
2914 return ret;
2915
2916err_stop:
2917 netif_stop_queue(dev);
188f4af0 2918 ret = NETDEV_TX_BUSY;
1da177e4 2919err_update_stats:
cebf8cc7 2920 dev->stats.tx_dropped++;
1da177e4
LT		 2921 goto out;
2922}
2923
2924static void rtl8169_pcierr_interrupt(struct net_device *dev)
2925{
2926 struct rtl8169_private *tp = netdev_priv(dev);
2927 struct pci_dev *pdev = tp->pci_dev;
2928 void __iomem *ioaddr = tp->mmio_addr;
2929 u16 pci_status, pci_cmd;
2930
2931 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
2932 pci_read_config_word(pdev, PCI_STATUS, &pci_status);
2933
b57b7e5a
SH		 2934 if (netif_msg_intr(tp)) {
2935 printk(KERN_ERR
2936 "%s: PCI error (cmd = 0x%04x, status = 0x%04x).\n",
2937 dev->name, pci_cmd, pci_status);
2938 }
1da177e4
LT		 2939
2940 /*
2941 * The recovery sequence below admits a very elaborated explanation:
2942 * - it seems to work;
d03902b8
FR		 2943 * - I did not see what else could be done;
2944 * - it makes iop3xx happy.
1da177e4
LT		 2945 *
2946 * Feel free to adjust to your needs.
2947 */
a27993f3 2948 if (pdev->broken_parity_status)
d03902b8
FR		 2949 pci_cmd &= ~PCI_COMMAND_PARITY;
2950 else
2951 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY;
2952
2953 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
1da177e4
LT		 2954
2955 pci_write_config_word(pdev, PCI_STATUS,
2956 pci_status & (PCI_STATUS_DETECTED_PARITY |
2957 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
2958 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
2959
2960 /* The infamous DAC f*ckup only happens at boot time */
2961 if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
b57b7e5a
SH		 2962 if (netif_msg_intr(tp))
2963 printk(KERN_INFO "%s: disabling PCI DAC.\n", dev->name);
1da177e4
LT		 2964 tp->cp_cmd &= ~PCIDAC;
2965 RTL_W16(CPlusCmd, tp->cp_cmd);
2966 dev->features &= ~NETIF_F_HIGHDMA;
1da177e4
LT		 2967 }
2968
2969 rtl8169_hw_reset(ioaddr);
d03902b8
FR		 2970
2971 rtl8169_schedule_work(dev, rtl8169_reinit_task);
1da177e4
LT		 2972}
2973
07d3f51f
FR		 2974static void rtl8169_tx_interrupt(struct net_device *dev,
2975 struct rtl8169_private *tp,
2976 void __iomem *ioaddr)
1da177e4
LT		 2977{
2978 unsigned int dirty_tx, tx_left;
2979
1da177e4
LT		 2980 dirty_tx = tp->dirty_tx;
2981 smp_rmb();
2982 tx_left = tp->cur_tx - dirty_tx;
2983
2984 while (tx_left > 0) {
2985 unsigned int entry = dirty_tx % NUM_TX_DESC;
2986 struct ring_info *tx_skb = tp->tx_skb + entry;
2987 u32 len = tx_skb->len;
2988 u32 status;
2989
2990 rmb();
2991 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
2992 if (status & DescOwn)
2993 break;
2994
cebf8cc7
FR		 2995 dev->stats.tx_bytes += len;
2996 dev->stats.tx_packets++;
1da177e4
LT		 2997
2998 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry);
2999
3000 if (status & LastFrag) {
3001 dev_kfree_skb_irq(tx_skb->skb);
3002 tx_skb->skb = NULL;
3003 }
3004 dirty_tx++;
3005 tx_left--;
3006 }
3007
3008 if (tp->dirty_tx != dirty_tx) {
3009 tp->dirty_tx = dirty_tx;
3010 smp_wmb();
3011 if (netif_queue_stopped(dev) &&
3012 (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
3013 netif_wake_queue(dev);
3014 }
d78ae2dc
FR		 3015 /*
3016 * 8168 hack: TxPoll requests are lost when the Tx packets are
3017 * too close. Let's kick an extra TxPoll request when a burst
3018 * of start_xmit activity is detected (if it is not detected,
3019 * it is slow enough). -- FR
3020 */
3021 smp_rmb();
3022 if (tp->cur_tx != dirty_tx)
3023 RTL_W8(TxPoll, NPQ);
1da177e4
LT		 3024 }
3025}
3026
126fa4b9
FR		 3027static inline int rtl8169_fragmented_frame(u32 status)
3028{
3029 return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
3030}
3031
1da177e4
LT		 3032static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc)
3033{
3034 u32 opts1 = le32_to_cpu(desc->opts1);
3035 u32 status = opts1 & RxProtoMask;
3036
3037 if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
3038 ((status == RxProtoUDP) && !(opts1 & UDPFail)) ||
3039 ((status == RxProtoIP) && !(opts1 & IPFail)))
3040 skb->ip_summed = CHECKSUM_UNNECESSARY;
3041 else
3042 skb->ip_summed = CHECKSUM_NONE;
3043}
3044
07d3f51f
FR		 3045static inline bool rtl8169_try_rx_copy(struct sk_buff **sk_buff,
3046 struct rtl8169_private *tp, int pkt_size,
3047 dma_addr_t addr)
1da177e4 3048{
b449655f
SH		 3049 struct sk_buff *skb;
3050 bool done = false;
1da177e4 3051
b449655f
SH		 3052 if (pkt_size >= rx_copybreak)
3053 goto out;
1da177e4 3054
07d3f51f 3055 skb = netdev_alloc_skb(tp->dev, pkt_size + NET_IP_ALIGN);
b449655f
SH		 3056 if (!skb)
3057 goto out;
3058
07d3f51f
FR		 3059 pci_dma_sync_single_for_cpu(tp->pci_dev, addr, pkt_size,
3060 PCI_DMA_FROMDEVICE);
86402234 3061 skb_reserve(skb, NET_IP_ALIGN);
b449655f
SH		 3062 skb_copy_from_linear_data(*sk_buff, skb->data, pkt_size);
3063 *sk_buff = skb;
3064 done = true;
3065out:
3066 return done;
1da177e4
LT		 3067}
3068
07d3f51f
FR		 3069static int rtl8169_rx_interrupt(struct net_device *dev,
3070 struct rtl8169_private *tp,
bea3348e 3071 void __iomem *ioaddr, u32 budget)
1da177e4
LT		 3072{
3073 unsigned int cur_rx, rx_left;
3074 unsigned int delta, count;
3075
1da177e4
LT		 3076 cur_rx = tp->cur_rx;
3077 rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx;
865c652d 3078 rx_left = min(rx_left, budget);
1da177e4 3079
4dcb7d33 3080 for (; rx_left > 0; rx_left--, cur_rx++) {
1da177e4 3081 unsigned int entry = cur_rx % NUM_RX_DESC;
126fa4b9 3082 struct RxDesc *desc = tp->RxDescArray + entry;
1da177e4
LT		 3083 u32 status;
3084
3085 rmb();
126fa4b9 3086 status = le32_to_cpu(desc->opts1);
1da177e4
LT		 3087
3088 if (status & DescOwn)
3089 break;
4dcb7d33 3090 if (unlikely(status & RxRES)) {
b57b7e5a
SH		 3091 if (netif_msg_rx_err(tp)) {
3092 printk(KERN_INFO
3093 "%s: Rx ERROR. status = %08x\n",
3094 dev->name, status);
3095 }
cebf8cc7 3096 dev->stats.rx_errors++;
1da177e4 3097 if (status & (RxRWT | RxRUNT))
cebf8cc7 3098 dev->stats.rx_length_errors++;
1da177e4 3099 if (status & RxCRC)
cebf8cc7 3100 dev->stats.rx_crc_errors++;
9dccf611
FR		 3101 if (status & RxFOVF) {
3102 rtl8169_schedule_work(dev, rtl8169_reset_task);
cebf8cc7 3103 dev->stats.rx_fifo_errors++;
9dccf611 3104 }
126fa4b9 3105 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
1da177e4 3106 } else {
1da177e4 3107 struct sk_buff *skb = tp->Rx_skbuff[entry];
b449655f 3108 dma_addr_t addr = le64_to_cpu(desc->addr);
1da177e4 3109 int pkt_size = (status & 0x00001FFF) - 4;
b449655f 3110 struct pci_dev *pdev = tp->pci_dev;
1da177e4 3111
126fa4b9
FR		 3112 /*
3113 * The driver does not support incoming fragmented
3114 * frames. They are seen as a symptom of over-mtu
3115 * sized frames.
3116 */
3117 if (unlikely(rtl8169_fragmented_frame(status))) {
cebf8cc7
FR		 3118 dev->stats.rx_dropped++;
3119 dev->stats.rx_length_errors++;
126fa4b9 3120 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
4dcb7d33 3121 continue;
126fa4b9
FR		 3122 }
3123
1da177e4 3124 rtl8169_rx_csum(skb, desc);
bcf0bf90 3125
07d3f51f 3126 if (rtl8169_try_rx_copy(&skb, tp, pkt_size, addr)) {
b449655f
SH		 3127 pci_dma_sync_single_for_device(pdev, addr,
3128 pkt_size, PCI_DMA_FROMDEVICE);
3129 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
3130 } else {
a866bbf6 3131 pci_unmap_single(pdev, addr, tp->rx_buf_sz,
b449655f 3132 PCI_DMA_FROMDEVICE);
1da177e4
LT		 3133 tp->Rx_skbuff[entry] = NULL;
3134 }
3135
1da177e4
LT		 3136 skb_put(skb, pkt_size);
3137 skb->protocol = eth_type_trans(skb, dev);
3138
3139 if (rtl8169_rx_vlan_skb(tp, desc, skb) < 0)
865c652d 3140 netif_receive_skb(skb);
1da177e4
LT		 3141
3142 dev->last_rx = jiffies;
cebf8cc7
FR		 3143 dev->stats.rx_bytes += pkt_size;
3144 dev->stats.rx_packets++;
1da177e4 3145 }
6dccd16b
FR		 3146
3147 /* Work around for AMD plateform. */
95e0918d 3148 if ((desc->opts2 & cpu_to_le32(0xfffe000)) &&
6dccd16b
FR		 3149 (tp->mac_version == RTL_GIGA_MAC_VER_05)) {
3150 desc->opts2 = 0;
3151 cur_rx++;
3152 }
1da177e4
LT		 3153 }
3154
3155 count = cur_rx - tp->cur_rx;
3156 tp->cur_rx = cur_rx;
3157
3158 delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx);
b57b7e5a 3159 if (!delta && count && netif_msg_intr(tp))
1da177e4
LT		 3160 printk(KERN_INFO "%s: no Rx buffer allocated\n", dev->name);
3161 tp->dirty_rx += delta;
3162
3163 /*
3164 * FIXME: until there is periodic timer to try and refill the ring,
3165 * a temporary shortage may definitely kill the Rx process.
3166 * - disable the asic to try and avoid an overflow and kick it again
3167 * after refill ?
3168 * - how do others driver handle this condition (Uh oh...).
3169 */
b57b7e5a 3170 if ((tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) && netif_msg_intr(tp))
1da177e4
LT		 3171 printk(KERN_EMERG "%s: Rx buffers exhausted\n", dev->name);
3172
3173 return count;
3174}
3175
07d3f51f 3176static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance)
1da177e4 3177{
07d3f51f 3178 struct net_device *dev = dev_instance;
1da177e4 3179 struct rtl8169_private *tp = netdev_priv(dev);
1da177e4 3180 void __iomem *ioaddr = tp->mmio_addr;
1da177e4 3181 int handled = 0;
865c652d 3182 int status;
1da177e4 3183
865c652d 3184 status = RTL_R16(IntrStatus);
1da177e4 3185
865c652d
FR		 3186 /* hotplug/major error/no more work/shared irq */
3187 if ((status == 0xffff) || !status)
3188 goto out;
1da177e4 3189
865c652d 3190 handled = 1;
1da177e4 3191
865c652d
FR		 3192 if (unlikely(!netif_running(dev))) {
3193 rtl8169_asic_down(ioaddr);
3194 goto out;
3195 }
1da177e4 3196
865c652d
FR		 3197 status &= tp->intr_mask;
3198 RTL_W16(IntrStatus,
3199 (status & RxFIFOOver) ? (status | RxOverflow) : status);
1da177e4 3200
865c652d
FR		 3201 if (!(status & tp->intr_event))
3202 goto out;
0e485150 3203
865c652d
FR		 3204 /* Work around for rx fifo overflow */
3205 if (unlikely(status & RxFIFOOver) &&
3206 (tp->mac_version == RTL_GIGA_MAC_VER_11)) {
3207 netif_stop_queue(dev);
3208 rtl8169_tx_timeout(dev);
3209 goto out;
3210 }
1da177e4 3211
865c652d
FR		 3212 if (unlikely(status & SYSErr)) {
3213 rtl8169_pcierr_interrupt(dev);
3214 goto out;
3215 }
1da177e4 3216
865c652d
FR		 3217 if (status & LinkChg)
3218 rtl8169_check_link_status(dev, tp, ioaddr);
1da177e4 3219
865c652d
FR		 3220 if (status & tp->napi_event) {
3221 RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event);
3222 tp->intr_mask = ~tp->napi_event;
313b0305 3223
bea3348e
SH		 3224 if (likely(netif_rx_schedule_prep(dev, &tp->napi)))
3225 __netif_rx_schedule(dev, &tp->napi);
865c652d
FR		 3226 else if (netif_msg_intr(tp)) {
3227 printk(KERN_INFO "%s: interrupt %04x in poll\n",
3228 dev->name, status);
b57b7e5a 3229 }
1da177e4
LT		 3230 }
3231out:
3232 return IRQ_RETVAL(handled);
3233}
3234
bea3348e 3235static int rtl8169_poll(struct napi_struct *napi, int budget)
1da177e4 3236{
bea3348e
SH		 3237 struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi);
3238 struct net_device *dev = tp->dev;
1da177e4 3239 void __iomem *ioaddr = tp->mmio_addr;
bea3348e 3240 int work_done;
1da177e4 3241
bea3348e 3242 work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget);
1da177e4
LT		 3243 rtl8169_tx_interrupt(dev, tp, ioaddr);
3244
bea3348e
SH		 3245 if (work_done < budget) {
3246 netif_rx_complete(dev, napi);
1da177e4
LT		 3247 tp->intr_mask = 0xffff;
3248 /*
3249 * 20040426: the barrier is not strictly required but the
3250 * behavior of the irq handler could be less predictable
3251 * without it. Btw, the lack of flush for the posted pci
3252 * write is safe - FR
3253 */
3254 smp_wmb();
0e485150 3255 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 3256 }
3257
bea3348e 3258 return work_done;
1da177e4 3259}
1da177e4 3260
523a6094
FR		 3261static void rtl8169_rx_missed(struct net_device *dev, void __iomem *ioaddr)
3262{
3263 struct rtl8169_private *tp = netdev_priv(dev);
3264
3265 if (tp->mac_version > RTL_GIGA_MAC_VER_06)
3266 return;
3267
3268 dev->stats.rx_missed_errors += (RTL_R32(RxMissed) & 0xffffff);
3269 RTL_W32(RxMissed, 0);
3270}
3271
1da177e4
LT		 3272static void rtl8169_down(struct net_device *dev)
3273{
3274 struct rtl8169_private *tp = netdev_priv(dev);
3275 void __iomem *ioaddr = tp->mmio_addr;
733b736c 3276 unsigned int intrmask;
1da177e4
LT		 3277
3278 rtl8169_delete_timer(dev);
3279
3280 netif_stop_queue(dev);
3281
93dd79e8 3282 napi_disable(&tp->napi);
93dd79e8 3283
1da177e4
LT		 3284core_down:
3285 spin_lock_irq(&tp->lock);
3286
3287 rtl8169_asic_down(ioaddr);
3288
523a6094 3289 rtl8169_rx_missed(dev, ioaddr);
1da177e4
LT		 3290
3291 spin_unlock_irq(&tp->lock);
3292
3293 synchronize_irq(dev->irq);
3294
1da177e4 3295 /* Give a racing hard_start_xmit a few cycles to complete. */
fbd568a3 3296 synchronize_sched(); /* FIXME: should this be synchronize_irq()? */
1da177e4
LT		 3297
3298 /*
3299 * And now for the 50k$ question: are IRQ disabled or not ?
3300 *
3301 * Two paths lead here:
3302 * 1) dev->close
3303 * -> netif_running() is available to sync the current code and the
3304 * IRQ handler. See rtl8169_interrupt for details.
3305 * 2) dev->change_mtu
3306 * -> rtl8169_poll can not be issued again and re-enable the
3307 * interruptions. Let's simply issue the IRQ down sequence again.
733b736c
AP		 3308 *
3309 * No loop if hotpluged or major error (0xffff).
1da177e4 3310 */
733b736c
AP		 3311 intrmask = RTL_R16(IntrMask);
3312 if (intrmask && (intrmask != 0xffff))
1da177e4
LT		 3313 goto core_down;
3314
3315 rtl8169_tx_clear(tp);
3316
3317 rtl8169_rx_clear(tp);
3318}
3319
3320static int rtl8169_close(struct net_device *dev)
3321{
3322 struct rtl8169_private *tp = netdev_priv(dev);
3323 struct pci_dev *pdev = tp->pci_dev;
3324
3325 rtl8169_down(dev);
3326
3327 free_irq(dev->irq, dev);
3328
1da177e4
LT		 3329 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
3330 tp->RxPhyAddr);
3331 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
3332 tp->TxPhyAddr);
3333 tp->TxDescArray = NULL;
3334 tp->RxDescArray = NULL;
3335
3336 return 0;
3337}
3338
07ce4064 3339static void rtl_set_rx_mode(struct net_device *dev)
1da177e4
LT		 3340{
3341 struct rtl8169_private *tp = netdev_priv(dev);
3342 void __iomem *ioaddr = tp->mmio_addr;
3343 unsigned long flags;
3344 u32 mc_filter[2]; /* Multicast hash filter */
07d3f51f 3345 int rx_mode;
1da177e4
LT		 3346 u32 tmp = 0;
3347
3348 if (dev->flags & IFF_PROMISC) {
3349 /* Unconditionally log net taps. */
b57b7e5a
SH		 3350 if (netif_msg_link(tp)) {
3351 printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n",
3352 dev->name);
3353 }
1da177e4
LT		 3354 rx_mode =
3355 AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
3356 AcceptAllPhys;
3357 mc_filter[1] = mc_filter[0] = 0xffffffff;
3358 } else if ((dev->mc_count > multicast_filter_limit)
3359 || (dev->flags & IFF_ALLMULTI)) {
3360 /* Too many to filter perfectly -- accept all multicasts. */
3361 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
3362 mc_filter[1] = mc_filter[0] = 0xffffffff;
3363 } else {
3364 struct dev_mc_list *mclist;
07d3f51f
FR		 3365 unsigned int i;
3366
1da177e4
LT		 3367 rx_mode = AcceptBroadcast | AcceptMyPhys;
3368 mc_filter[1] = mc_filter[0] = 0;
3369 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
3370 i++, mclist = mclist->next) {
3371 int bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) >> 26;
3372 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
3373 rx_mode |= AcceptMulticast;
3374 }
3375 }
3376
3377 spin_lock_irqsave(&tp->lock, flags);
3378
3379 tmp = rtl8169_rx_config | rx_mode |
3380 (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
3381
f887cce8 3382 if (tp->mac_version > RTL_GIGA_MAC_VER_06) {
1087f4f4
FR		 3383 u32 data = mc_filter[0];
3384
3385 mc_filter[0] = swab32(mc_filter[1]);
3386 mc_filter[1] = swab32(data);
bcf0bf90
FR		 3387 }
3388
1da177e4
LT		 3389 RTL_W32(MAR0 + 0, mc_filter[0]);
3390 RTL_W32(MAR0 + 4, mc_filter[1]);
3391
57a9f236
FR		 3392 RTL_W32(RxConfig, tmp);
3393
1da177e4
LT		 3394 spin_unlock_irqrestore(&tp->lock, flags);
3395}
3396
3397/**
3398 * rtl8169_get_stats - Get rtl8169 read/write statistics
3399 * @dev: The Ethernet Device to get statistics for
3400 *
3401 * Get TX/RX statistics for rtl8169
3402 */
3403static struct net_device_stats *rtl8169_get_stats(struct net_device *dev)
3404{
3405 struct rtl8169_private *tp = netdev_priv(dev);
3406 void __iomem *ioaddr = tp->mmio_addr;
3407 unsigned long flags;
3408
3409 if (netif_running(dev)) {
3410 spin_lock_irqsave(&tp->lock, flags);
523a6094 3411 rtl8169_rx_missed(dev, ioaddr);
1da177e4
LT		 3412 spin_unlock_irqrestore(&tp->lock, flags);
3413 }
5b0384f4 3414
cebf8cc7 3415 return &dev->stats;
1da177e4
LT		 3416}
3417
5d06a99f
FR		 3418#ifdef CONFIG_PM
3419
3420static int rtl8169_suspend(struct pci_dev *pdev, pm_message_t state)
3421{
3422 struct net_device *dev = pci_get_drvdata(pdev);
3423 struct rtl8169_private *tp = netdev_priv(dev);
3424 void __iomem *ioaddr = tp->mmio_addr;
3425
3426 if (!netif_running(dev))
1371fa6d 3427 goto out_pci_suspend;
5d06a99f
FR		 3428
3429 netif_device_detach(dev);
3430 netif_stop_queue(dev);
3431
3432 spin_lock_irq(&tp->lock);
3433
3434 rtl8169_asic_down(ioaddr);
3435
523a6094 3436 rtl8169_rx_missed(dev, ioaddr);
5d06a99f
FR		 3437
3438 spin_unlock_irq(&tp->lock);
3439
1371fa6d 3440out_pci_suspend:
5d06a99f 3441 pci_save_state(pdev);
f23e7fda
FR		 3442 pci_enable_wake(pdev, pci_choose_state(pdev, state),
3443 (tp->features & RTL_FEATURE_WOL) ? 1 : 0);
5d06a99f 3444 pci_set_power_state(pdev, pci_choose_state(pdev, state));
1371fa6d 3445
5d06a99f
FR		 3446 return 0;
3447}
3448
3449static int rtl8169_resume(struct pci_dev *pdev)
3450{
3451 struct net_device *dev = pci_get_drvdata(pdev);
3452
1371fa6d
FR		 3453 pci_set_power_state(pdev, PCI_D0);
3454 pci_restore_state(pdev);
3455 pci_enable_wake(pdev, PCI_D0, 0);
3456
5d06a99f
FR		 3457 if (!netif_running(dev))
3458 goto out;
3459
3460 netif_device_attach(dev);
3461
5d06a99f
FR		 3462 rtl8169_schedule_work(dev, rtl8169_reset_task);
3463out:
3464 return 0;
3465}
3466
3467#endif /* CONFIG_PM */
3468
1da177e4
LT		 3469static struct pci_driver rtl8169_pci_driver = {
3470 .name = MODULENAME,
3471 .id_table = rtl8169_pci_tbl,
3472 .probe = rtl8169_init_one,
3473 .remove = __devexit_p(rtl8169_remove_one),
3474#ifdef CONFIG_PM
3475 .suspend = rtl8169_suspend,
3476 .resume = rtl8169_resume,
3477#endif
3478};
3479
07d3f51f 3480static int __init rtl8169_init_module(void)
1da177e4 3481{
29917620 3482 return pci_register_driver(&rtl8169_pci_driver);
1da177e4
LT		 3483}
3484
07d3f51f 3485static void __exit rtl8169_cleanup_module(void)
1da177e4
LT		 3486{
3487 pci_unregister_driver(&rtl8169_pci_driver);
3488}
3489
3490module_init(rtl8169_init_module);
3491module_exit(rtl8169_cleanup_module);
Linux kernel - Deliverables
This page took 0.677234 seconds and 5 git commands to generate.