Commit | Line | Data |
---|---|---|
8ceee660 BH |
1 | /**************************************************************************** |
2 | * Driver for Solarflare Solarstorm network controllers and boards | |
3 | * Copyright 2005-2006 Fen Systems Ltd. | |
4 | * Copyright 2005-2008 Solarflare Communications Inc. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License version 2 as published | |
8 | * by the Free Software Foundation, incorporated herein by reference. | |
9 | */ | |
10 | ||
11 | #include <linux/module.h> | |
12 | #include <linux/pci.h> | |
13 | #include <linux/netdevice.h> | |
14 | #include <linux/etherdevice.h> | |
15 | #include <linux/delay.h> | |
16 | #include <linux/notifier.h> | |
17 | #include <linux/ip.h> | |
18 | #include <linux/tcp.h> | |
19 | #include <linux/in.h> | |
20 | #include <linux/crc32.h> | |
21 | #include <linux/ethtool.h> | |
aa6ef27e | 22 | #include <linux/topology.h> |
8ceee660 | 23 | #include "net_driver.h" |
8ceee660 BH |
24 | #include "ethtool.h" |
25 | #include "tx.h" | |
26 | #include "rx.h" | |
27 | #include "efx.h" | |
28 | #include "mdio_10g.h" | |
29 | #include "falcon.h" | |
8ceee660 BH |
30 | |
31 | #define EFX_MAX_MTU (9 * 1024) | |
32 | ||
33 | /* RX slow fill workqueue. If memory allocation fails in the fast path, | |
34 | * a work item is pushed onto this work queue to retry the allocation later, | |
35 | * to avoid the NIC being starved of RX buffers. Since this is a per cpu | |
36 | * workqueue, there is nothing to be gained in making it per NIC | |
37 | */ | |
38 | static struct workqueue_struct *refill_workqueue; | |
39 | ||
1ab00629 SH |
40 | /* Reset workqueue. If any NIC has a hardware failure then a reset will be |
41 | * queued onto this work queue. This is not a per-nic work queue, because | |
42 | * efx_reset_work() acquires the rtnl lock, so resets are naturally serialised. | |
43 | */ | |
44 | static struct workqueue_struct *reset_workqueue; | |
45 | ||
8ceee660 BH |
46 | /************************************************************************** |
47 | * | |
48 | * Configurable values | |
49 | * | |
50 | *************************************************************************/ | |
51 | ||
52 | /* | |
53 | * Enable large receive offload (LRO) aka soft segment reassembly (SSR) | |
54 | * | |
55 | * This sets the default for new devices. It can be controlled later | |
56 | * using ethtool. | |
57 | */ | |
dc8cfa55 | 58 | static int lro = true; |
8ceee660 BH |
59 | module_param(lro, int, 0644); |
60 | MODULE_PARM_DESC(lro, "Large receive offload acceleration"); | |
61 | ||
62 | /* | |
63 | * Use separate channels for TX and RX events | |
64 | * | |
28b581ab NT |
65 | * Set this to 1 to use separate channels for TX and RX. It allows us |
66 | * to control interrupt affinity separately for TX and RX. | |
8ceee660 | 67 | * |
28b581ab | 68 | * This is only used in MSI-X interrupt mode |
8ceee660 | 69 | */ |
28b581ab NT |
70 | static unsigned int separate_tx_channels; |
71 | module_param(separate_tx_channels, uint, 0644); | |
72 | MODULE_PARM_DESC(separate_tx_channels, | |
73 | "Use separate channels for TX and RX"); | |
8ceee660 BH |
74 | |
75 | /* This is the weight assigned to each of the (per-channel) virtual | |
76 | * NAPI devices. | |
77 | */ | |
78 | static int napi_weight = 64; | |
79 | ||
80 | /* This is the time (in jiffies) between invocations of the hardware | |
81 | * monitor, which checks for known hardware bugs and resets the | |
82 | * hardware and driver as necessary. | |
83 | */ | |
84 | unsigned int efx_monitor_interval = 1 * HZ; | |
85 | ||
8ceee660 BH |
86 | /* This controls whether or not the driver will initialise devices |
87 | * with invalid MAC addresses stored in the EEPROM or flash. If true, | |
88 | * such devices will be initialised with a random locally-generated | |
89 | * MAC address. This allows for loading the sfc_mtd driver to | |
90 | * reprogram the flash, even if the flash contents (including the MAC | |
91 | * address) have previously been erased. | |
92 | */ | |
93 | static unsigned int allow_bad_hwaddr; | |
94 | ||
95 | /* Initial interrupt moderation settings. They can be modified after | |
96 | * module load with ethtool. | |
97 | * | |
98 | * The default for RX should strike a balance between increasing the | |
99 | * round-trip latency and reducing overhead. | |
100 | */ | |
101 | static unsigned int rx_irq_mod_usec = 60; | |
102 | ||
103 | /* Initial interrupt moderation settings. They can be modified after | |
104 | * module load with ethtool. | |
105 | * | |
106 | * This default is chosen to ensure that a 10G link does not go idle | |
107 | * while a TX queue is stopped after it has become full. A queue is | |
108 | * restarted when it drops below half full. The time this takes (assuming | |
109 | * worst case 3 descriptors per packet and 1024 descriptors) is | |
110 | * 512 / 3 * 1.2 = 205 usec. | |
111 | */ | |
112 | static unsigned int tx_irq_mod_usec = 150; | |
113 | ||
114 | /* This is the first interrupt mode to try out of: | |
115 | * 0 => MSI-X | |
116 | * 1 => MSI | |
117 | * 2 => legacy | |
118 | */ | |
119 | static unsigned int interrupt_mode; | |
120 | ||
121 | /* This is the requested number of CPUs to use for Receive-Side Scaling (RSS), | |
122 | * i.e. the number of CPUs among which we may distribute simultaneous | |
123 | * interrupt handling. | |
124 | * | |
125 | * Cards without MSI-X will only target one CPU via legacy or MSI interrupt. | |
126 | * The default (0) means to assign an interrupt to each package (level II cache) | |
127 | */ | |
128 | static unsigned int rss_cpus; | |
129 | module_param(rss_cpus, uint, 0444); | |
130 | MODULE_PARM_DESC(rss_cpus, "Number of CPUs to use for Receive-Side Scaling"); | |
131 | ||
84ae48fe BH |
132 | static int phy_flash_cfg; |
133 | module_param(phy_flash_cfg, int, 0644); | |
134 | MODULE_PARM_DESC(phy_flash_cfg, "Set PHYs into reflash mode initially"); | |
135 | ||
8ceee660 BH |
136 | /************************************************************************** |
137 | * | |
138 | * Utility functions and prototypes | |
139 | * | |
140 | *************************************************************************/ | |
141 | static void efx_remove_channel(struct efx_channel *channel); | |
142 | static void efx_remove_port(struct efx_nic *efx); | |
143 | static void efx_fini_napi(struct efx_nic *efx); | |
144 | static void efx_fini_channels(struct efx_nic *efx); | |
145 | ||
146 | #define EFX_ASSERT_RESET_SERIALISED(efx) \ | |
147 | do { \ | |
3c78708f | 148 | if (efx->state == STATE_RUNNING) \ |
8ceee660 BH |
149 | ASSERT_RTNL(); \ |
150 | } while (0) | |
151 | ||
152 | /************************************************************************** | |
153 | * | |
154 | * Event queue processing | |
155 | * | |
156 | *************************************************************************/ | |
157 | ||
158 | /* Process channel's event queue | |
159 | * | |
160 | * This function is responsible for processing the event queue of a | |
161 | * single channel. The caller must guarantee that this function will | |
162 | * never be concurrently called more than once on the same channel, | |
163 | * though different channels may be being processed concurrently. | |
164 | */ | |
4d566063 | 165 | static int efx_process_channel(struct efx_channel *channel, int rx_quota) |
8ceee660 | 166 | { |
42cbe2d7 BH |
167 | struct efx_nic *efx = channel->efx; |
168 | int rx_packets; | |
8ceee660 | 169 | |
42cbe2d7 | 170 | if (unlikely(efx->reset_pending != RESET_TYPE_NONE || |
8ceee660 | 171 | !channel->enabled)) |
42cbe2d7 | 172 | return 0; |
8ceee660 | 173 | |
42cbe2d7 BH |
174 | rx_packets = falcon_process_eventq(channel, rx_quota); |
175 | if (rx_packets == 0) | |
176 | return 0; | |
8ceee660 BH |
177 | |
178 | /* Deliver last RX packet. */ | |
179 | if (channel->rx_pkt) { | |
180 | __efx_rx_packet(channel, channel->rx_pkt, | |
181 | channel->rx_pkt_csummed); | |
182 | channel->rx_pkt = NULL; | |
183 | } | |
184 | ||
185 | efx_flush_lro(channel); | |
186 | efx_rx_strategy(channel); | |
187 | ||
42cbe2d7 | 188 | efx_fast_push_rx_descriptors(&efx->rx_queue[channel->channel]); |
8ceee660 | 189 | |
42cbe2d7 | 190 | return rx_packets; |
8ceee660 BH |
191 | } |
192 | ||
193 | /* Mark channel as finished processing | |
194 | * | |
195 | * Note that since we will not receive further interrupts for this | |
196 | * channel before we finish processing and call the eventq_read_ack() | |
197 | * method, there is no need to use the interrupt hold-off timers. | |
198 | */ | |
199 | static inline void efx_channel_processed(struct efx_channel *channel) | |
200 | { | |
5b9e207c BH |
201 | /* The interrupt handler for this channel may set work_pending |
202 | * as soon as we acknowledge the events we've seen. Make sure | |
203 | * it's cleared before then. */ | |
dc8cfa55 | 204 | channel->work_pending = false; |
5b9e207c BH |
205 | smp_wmb(); |
206 | ||
8ceee660 BH |
207 | falcon_eventq_read_ack(channel); |
208 | } | |
209 | ||
210 | /* NAPI poll handler | |
211 | * | |
212 | * NAPI guarantees serialisation of polls of the same device, which | |
213 | * provides the guarantee required by efx_process_channel(). | |
214 | */ | |
215 | static int efx_poll(struct napi_struct *napi, int budget) | |
216 | { | |
217 | struct efx_channel *channel = | |
218 | container_of(napi, struct efx_channel, napi_str); | |
219 | struct net_device *napi_dev = channel->napi_dev; | |
8ceee660 BH |
220 | int rx_packets; |
221 | ||
222 | EFX_TRACE(channel->efx, "channel %d NAPI poll executing on CPU %d\n", | |
223 | channel->channel, raw_smp_processor_id()); | |
224 | ||
42cbe2d7 | 225 | rx_packets = efx_process_channel(channel, budget); |
8ceee660 BH |
226 | |
227 | if (rx_packets < budget) { | |
228 | /* There is no race here; although napi_disable() will | |
229 | * only wait for netif_rx_complete(), this isn't a problem | |
230 | * since efx_channel_processed() will have no effect if | |
231 | * interrupts have already been disabled. | |
232 | */ | |
233 | netif_rx_complete(napi_dev, napi); | |
234 | efx_channel_processed(channel); | |
235 | } | |
236 | ||
237 | return rx_packets; | |
238 | } | |
239 | ||
240 | /* Process the eventq of the specified channel immediately on this CPU | |
241 | * | |
242 | * Disable hardware generated interrupts, wait for any existing | |
243 | * processing to finish, then directly poll (and ack ) the eventq. | |
244 | * Finally reenable NAPI and interrupts. | |
245 | * | |
246 | * Since we are touching interrupts the caller should hold the suspend lock | |
247 | */ | |
248 | void efx_process_channel_now(struct efx_channel *channel) | |
249 | { | |
250 | struct efx_nic *efx = channel->efx; | |
251 | ||
252 | BUG_ON(!channel->used_flags); | |
253 | BUG_ON(!channel->enabled); | |
254 | ||
255 | /* Disable interrupts and wait for ISRs to complete */ | |
256 | falcon_disable_interrupts(efx); | |
257 | if (efx->legacy_irq) | |
258 | synchronize_irq(efx->legacy_irq); | |
64ee3120 | 259 | if (channel->irq) |
8ceee660 BH |
260 | synchronize_irq(channel->irq); |
261 | ||
262 | /* Wait for any NAPI processing to complete */ | |
263 | napi_disable(&channel->napi_str); | |
264 | ||
265 | /* Poll the channel */ | |
91ad757c | 266 | efx_process_channel(channel, efx->type->evq_size); |
8ceee660 BH |
267 | |
268 | /* Ack the eventq. This may cause an interrupt to be generated | |
269 | * when they are reenabled */ | |
270 | efx_channel_processed(channel); | |
271 | ||
272 | napi_enable(&channel->napi_str); | |
273 | falcon_enable_interrupts(efx); | |
274 | } | |
275 | ||
276 | /* Create event queue | |
277 | * Event queue memory allocations are done only once. If the channel | |
278 | * is reset, the memory buffer will be reused; this guards against | |
279 | * errors during channel reset and also simplifies interrupt handling. | |
280 | */ | |
281 | static int efx_probe_eventq(struct efx_channel *channel) | |
282 | { | |
283 | EFX_LOG(channel->efx, "chan %d create event queue\n", channel->channel); | |
284 | ||
285 | return falcon_probe_eventq(channel); | |
286 | } | |
287 | ||
288 | /* Prepare channel's event queue */ | |
bc3c90a2 | 289 | static void efx_init_eventq(struct efx_channel *channel) |
8ceee660 BH |
290 | { |
291 | EFX_LOG(channel->efx, "chan %d init event queue\n", channel->channel); | |
292 | ||
293 | channel->eventq_read_ptr = 0; | |
294 | ||
bc3c90a2 | 295 | falcon_init_eventq(channel); |
8ceee660 BH |
296 | } |
297 | ||
298 | static void efx_fini_eventq(struct efx_channel *channel) | |
299 | { | |
300 | EFX_LOG(channel->efx, "chan %d fini event queue\n", channel->channel); | |
301 | ||
302 | falcon_fini_eventq(channel); | |
303 | } | |
304 | ||
305 | static void efx_remove_eventq(struct efx_channel *channel) | |
306 | { | |
307 | EFX_LOG(channel->efx, "chan %d remove event queue\n", channel->channel); | |
308 | ||
309 | falcon_remove_eventq(channel); | |
310 | } | |
311 | ||
312 | /************************************************************************** | |
313 | * | |
314 | * Channel handling | |
315 | * | |
316 | *************************************************************************/ | |
317 | ||
8ceee660 BH |
318 | static int efx_probe_channel(struct efx_channel *channel) |
319 | { | |
320 | struct efx_tx_queue *tx_queue; | |
321 | struct efx_rx_queue *rx_queue; | |
322 | int rc; | |
323 | ||
324 | EFX_LOG(channel->efx, "creating channel %d\n", channel->channel); | |
325 | ||
326 | rc = efx_probe_eventq(channel); | |
327 | if (rc) | |
328 | goto fail1; | |
329 | ||
330 | efx_for_each_channel_tx_queue(tx_queue, channel) { | |
331 | rc = efx_probe_tx_queue(tx_queue); | |
332 | if (rc) | |
333 | goto fail2; | |
334 | } | |
335 | ||
336 | efx_for_each_channel_rx_queue(rx_queue, channel) { | |
337 | rc = efx_probe_rx_queue(rx_queue); | |
338 | if (rc) | |
339 | goto fail3; | |
340 | } | |
341 | ||
342 | channel->n_rx_frm_trunc = 0; | |
343 | ||
344 | return 0; | |
345 | ||
346 | fail3: | |
347 | efx_for_each_channel_rx_queue(rx_queue, channel) | |
348 | efx_remove_rx_queue(rx_queue); | |
349 | fail2: | |
350 | efx_for_each_channel_tx_queue(tx_queue, channel) | |
351 | efx_remove_tx_queue(tx_queue); | |
352 | fail1: | |
353 | return rc; | |
354 | } | |
355 | ||
356 | ||
56536e9c BH |
357 | static void efx_set_channel_names(struct efx_nic *efx) |
358 | { | |
359 | struct efx_channel *channel; | |
360 | const char *type = ""; | |
361 | int number; | |
362 | ||
363 | efx_for_each_channel(channel, efx) { | |
364 | number = channel->channel; | |
365 | if (efx->n_channels > efx->n_rx_queues) { | |
366 | if (channel->channel < efx->n_rx_queues) { | |
367 | type = "-rx"; | |
368 | } else { | |
369 | type = "-tx"; | |
370 | number -= efx->n_rx_queues; | |
371 | } | |
372 | } | |
373 | snprintf(channel->name, sizeof(channel->name), | |
374 | "%s%s-%d", efx->name, type, number); | |
375 | } | |
376 | } | |
377 | ||
8ceee660 BH |
378 | /* Channels are shutdown and reinitialised whilst the NIC is running |
379 | * to propagate configuration changes (mtu, checksum offload), or | |
380 | * to clear hardware error conditions | |
381 | */ | |
bc3c90a2 | 382 | static void efx_init_channels(struct efx_nic *efx) |
8ceee660 BH |
383 | { |
384 | struct efx_tx_queue *tx_queue; | |
385 | struct efx_rx_queue *rx_queue; | |
386 | struct efx_channel *channel; | |
8ceee660 | 387 | |
f7f13b0b BH |
388 | /* Calculate the rx buffer allocation parameters required to |
389 | * support the current MTU, including padding for header | |
390 | * alignment and overruns. | |
391 | */ | |
392 | efx->rx_buffer_len = (max(EFX_PAGE_IP_ALIGN, NET_IP_ALIGN) + | |
393 | EFX_MAX_FRAME_LEN(efx->net_dev->mtu) + | |
394 | efx->type->rx_buffer_padding); | |
395 | efx->rx_buffer_order = get_order(efx->rx_buffer_len); | |
8ceee660 BH |
396 | |
397 | /* Initialise the channels */ | |
398 | efx_for_each_channel(channel, efx) { | |
399 | EFX_LOG(channel->efx, "init chan %d\n", channel->channel); | |
400 | ||
bc3c90a2 | 401 | efx_init_eventq(channel); |
8ceee660 | 402 | |
bc3c90a2 BH |
403 | efx_for_each_channel_tx_queue(tx_queue, channel) |
404 | efx_init_tx_queue(tx_queue); | |
8ceee660 BH |
405 | |
406 | /* The rx buffer allocation strategy is MTU dependent */ | |
407 | efx_rx_strategy(channel); | |
408 | ||
bc3c90a2 BH |
409 | efx_for_each_channel_rx_queue(rx_queue, channel) |
410 | efx_init_rx_queue(rx_queue); | |
8ceee660 BH |
411 | |
412 | WARN_ON(channel->rx_pkt != NULL); | |
413 | efx_rx_strategy(channel); | |
414 | } | |
8ceee660 BH |
415 | } |
416 | ||
417 | /* This enables event queue processing and packet transmission. | |
418 | * | |
419 | * Note that this function is not allowed to fail, since that would | |
420 | * introduce too much complexity into the suspend/resume path. | |
421 | */ | |
422 | static void efx_start_channel(struct efx_channel *channel) | |
423 | { | |
424 | struct efx_rx_queue *rx_queue; | |
425 | ||
426 | EFX_LOG(channel->efx, "starting chan %d\n", channel->channel); | |
427 | ||
428 | if (!(channel->efx->net_dev->flags & IFF_UP)) | |
429 | netif_napi_add(channel->napi_dev, &channel->napi_str, | |
430 | efx_poll, napi_weight); | |
431 | ||
5b9e207c BH |
432 | /* The interrupt handler for this channel may set work_pending |
433 | * as soon as we enable it. Make sure it's cleared before | |
434 | * then. Similarly, make sure it sees the enabled flag set. */ | |
dc8cfa55 BH |
435 | channel->work_pending = false; |
436 | channel->enabled = true; | |
5b9e207c | 437 | smp_wmb(); |
8ceee660 BH |
438 | |
439 | napi_enable(&channel->napi_str); | |
440 | ||
441 | /* Load up RX descriptors */ | |
442 | efx_for_each_channel_rx_queue(rx_queue, channel) | |
443 | efx_fast_push_rx_descriptors(rx_queue); | |
444 | } | |
445 | ||
446 | /* This disables event queue processing and packet transmission. | |
447 | * This function does not guarantee that all queue processing | |
448 | * (e.g. RX refill) is complete. | |
449 | */ | |
450 | static void efx_stop_channel(struct efx_channel *channel) | |
451 | { | |
452 | struct efx_rx_queue *rx_queue; | |
453 | ||
454 | if (!channel->enabled) | |
455 | return; | |
456 | ||
457 | EFX_LOG(channel->efx, "stop chan %d\n", channel->channel); | |
458 | ||
dc8cfa55 | 459 | channel->enabled = false; |
8ceee660 BH |
460 | napi_disable(&channel->napi_str); |
461 | ||
462 | /* Ensure that any worker threads have exited or will be no-ops */ | |
463 | efx_for_each_channel_rx_queue(rx_queue, channel) { | |
464 | spin_lock_bh(&rx_queue->add_lock); | |
465 | spin_unlock_bh(&rx_queue->add_lock); | |
466 | } | |
467 | } | |
468 | ||
469 | static void efx_fini_channels(struct efx_nic *efx) | |
470 | { | |
471 | struct efx_channel *channel; | |
472 | struct efx_tx_queue *tx_queue; | |
473 | struct efx_rx_queue *rx_queue; | |
6bc5d3a9 | 474 | int rc; |
8ceee660 BH |
475 | |
476 | EFX_ASSERT_RESET_SERIALISED(efx); | |
477 | BUG_ON(efx->port_enabled); | |
478 | ||
6bc5d3a9 BH |
479 | rc = falcon_flush_queues(efx); |
480 | if (rc) | |
481 | EFX_ERR(efx, "failed to flush queues\n"); | |
482 | else | |
483 | EFX_LOG(efx, "successfully flushed all queues\n"); | |
484 | ||
8ceee660 BH |
485 | efx_for_each_channel(channel, efx) { |
486 | EFX_LOG(channel->efx, "shut down chan %d\n", channel->channel); | |
487 | ||
488 | efx_for_each_channel_rx_queue(rx_queue, channel) | |
489 | efx_fini_rx_queue(rx_queue); | |
490 | efx_for_each_channel_tx_queue(tx_queue, channel) | |
491 | efx_fini_tx_queue(tx_queue); | |
8ceee660 BH |
492 | efx_fini_eventq(channel); |
493 | } | |
494 | } | |
495 | ||
496 | static void efx_remove_channel(struct efx_channel *channel) | |
497 | { | |
498 | struct efx_tx_queue *tx_queue; | |
499 | struct efx_rx_queue *rx_queue; | |
500 | ||
501 | EFX_LOG(channel->efx, "destroy chan %d\n", channel->channel); | |
502 | ||
503 | efx_for_each_channel_rx_queue(rx_queue, channel) | |
504 | efx_remove_rx_queue(rx_queue); | |
505 | efx_for_each_channel_tx_queue(tx_queue, channel) | |
506 | efx_remove_tx_queue(tx_queue); | |
507 | efx_remove_eventq(channel); | |
508 | ||
509 | channel->used_flags = 0; | |
510 | } | |
511 | ||
512 | void efx_schedule_slow_fill(struct efx_rx_queue *rx_queue, int delay) | |
513 | { | |
514 | queue_delayed_work(refill_workqueue, &rx_queue->work, delay); | |
515 | } | |
516 | ||
517 | /************************************************************************** | |
518 | * | |
519 | * Port handling | |
520 | * | |
521 | **************************************************************************/ | |
522 | ||
523 | /* This ensures that the kernel is kept informed (via | |
524 | * netif_carrier_on/off) of the link status, and also maintains the | |
525 | * link status's stop on the port's TX queue. | |
526 | */ | |
527 | static void efx_link_status_changed(struct efx_nic *efx) | |
528 | { | |
8ceee660 BH |
529 | /* SFC Bug 5356: A net_dev notifier is registered, so we must ensure |
530 | * that no events are triggered between unregister_netdev() and the | |
531 | * driver unloading. A more general condition is that NETDEV_CHANGE | |
532 | * can only be generated between NETDEV_UP and NETDEV_DOWN */ | |
533 | if (!netif_running(efx->net_dev)) | |
534 | return; | |
535 | ||
8c8661e4 BH |
536 | if (efx->port_inhibited) { |
537 | netif_carrier_off(efx->net_dev); | |
538 | return; | |
539 | } | |
540 | ||
dc8cfa55 | 541 | if (efx->link_up != netif_carrier_ok(efx->net_dev)) { |
8ceee660 BH |
542 | efx->n_link_state_changes++; |
543 | ||
544 | if (efx->link_up) | |
545 | netif_carrier_on(efx->net_dev); | |
546 | else | |
547 | netif_carrier_off(efx->net_dev); | |
548 | } | |
549 | ||
550 | /* Status message for kernel log */ | |
551 | if (efx->link_up) { | |
f31a45d2 BH |
552 | EFX_INFO(efx, "link up at %uMbps %s-duplex (MTU %d)%s\n", |
553 | efx->link_speed, efx->link_fd ? "full" : "half", | |
8ceee660 BH |
554 | efx->net_dev->mtu, |
555 | (efx->promiscuous ? " [PROMISC]" : "")); | |
556 | } else { | |
557 | EFX_INFO(efx, "link down\n"); | |
558 | } | |
559 | ||
560 | } | |
561 | ||
562 | /* This call reinitialises the MAC to pick up new PHY settings. The | |
563 | * caller must hold the mac_lock */ | |
8c8661e4 | 564 | void __efx_reconfigure_port(struct efx_nic *efx) |
8ceee660 BH |
565 | { |
566 | WARN_ON(!mutex_is_locked(&efx->mac_lock)); | |
567 | ||
568 | EFX_LOG(efx, "reconfiguring MAC from PHY settings on CPU %d\n", | |
569 | raw_smp_processor_id()); | |
570 | ||
a816f75a BH |
571 | /* Serialise the promiscuous flag with efx_set_multicast_list. */ |
572 | if (efx_dev_registered(efx)) { | |
573 | netif_addr_lock_bh(efx->net_dev); | |
574 | netif_addr_unlock_bh(efx->net_dev); | |
575 | } | |
576 | ||
177dfcd8 BH |
577 | falcon_deconfigure_mac_wrapper(efx); |
578 | ||
579 | /* Reconfigure the PHY, disabling transmit in mac level loopback. */ | |
580 | if (LOOPBACK_INTERNAL(efx)) | |
581 | efx->phy_mode |= PHY_MODE_TX_DISABLED; | |
582 | else | |
583 | efx->phy_mode &= ~PHY_MODE_TX_DISABLED; | |
584 | efx->phy_op->reconfigure(efx); | |
585 | ||
586 | if (falcon_switch_mac(efx)) | |
587 | goto fail; | |
588 | ||
589 | efx->mac_op->reconfigure(efx); | |
8ceee660 BH |
590 | |
591 | /* Inform kernel of loss/gain of carrier */ | |
592 | efx_link_status_changed(efx); | |
177dfcd8 BH |
593 | return; |
594 | ||
595 | fail: | |
596 | EFX_ERR(efx, "failed to reconfigure MAC\n"); | |
597 | efx->phy_op->fini(efx); | |
598 | efx->port_initialized = false; | |
8ceee660 BH |
599 | } |
600 | ||
601 | /* Reinitialise the MAC to pick up new PHY settings, even if the port is | |
602 | * disabled. */ | |
603 | void efx_reconfigure_port(struct efx_nic *efx) | |
604 | { | |
605 | EFX_ASSERT_RESET_SERIALISED(efx); | |
606 | ||
607 | mutex_lock(&efx->mac_lock); | |
608 | __efx_reconfigure_port(efx); | |
609 | mutex_unlock(&efx->mac_lock); | |
610 | } | |
611 | ||
612 | /* Asynchronous efx_reconfigure_port work item. To speed up efx_flush_all() | |
613 | * we don't efx_reconfigure_port() if the port is disabled. Care is taken | |
614 | * in efx_stop_all() and efx_start_port() to prevent PHY events being lost */ | |
766ca0fa | 615 | static void efx_phy_work(struct work_struct *data) |
8ceee660 | 616 | { |
766ca0fa | 617 | struct efx_nic *efx = container_of(data, struct efx_nic, phy_work); |
8ceee660 BH |
618 | |
619 | mutex_lock(&efx->mac_lock); | |
620 | if (efx->port_enabled) | |
621 | __efx_reconfigure_port(efx); | |
622 | mutex_unlock(&efx->mac_lock); | |
623 | } | |
624 | ||
766ca0fa BH |
625 | static void efx_mac_work(struct work_struct *data) |
626 | { | |
627 | struct efx_nic *efx = container_of(data, struct efx_nic, mac_work); | |
628 | ||
629 | mutex_lock(&efx->mac_lock); | |
630 | if (efx->port_enabled) | |
631 | efx->mac_op->irq(efx); | |
632 | mutex_unlock(&efx->mac_lock); | |
633 | } | |
634 | ||
8ceee660 BH |
635 | static int efx_probe_port(struct efx_nic *efx) |
636 | { | |
637 | int rc; | |
638 | ||
639 | EFX_LOG(efx, "create port\n"); | |
640 | ||
641 | /* Connect up MAC/PHY operations table and read MAC address */ | |
642 | rc = falcon_probe_port(efx); | |
643 | if (rc) | |
644 | goto err; | |
645 | ||
84ae48fe BH |
646 | if (phy_flash_cfg) |
647 | efx->phy_mode = PHY_MODE_SPECIAL; | |
648 | ||
8ceee660 BH |
649 | /* Sanity check MAC address */ |
650 | if (is_valid_ether_addr(efx->mac_address)) { | |
651 | memcpy(efx->net_dev->dev_addr, efx->mac_address, ETH_ALEN); | |
652 | } else { | |
e174961c JB |
653 | EFX_ERR(efx, "invalid MAC address %pM\n", |
654 | efx->mac_address); | |
8ceee660 BH |
655 | if (!allow_bad_hwaddr) { |
656 | rc = -EINVAL; | |
657 | goto err; | |
658 | } | |
659 | random_ether_addr(efx->net_dev->dev_addr); | |
e174961c JB |
660 | EFX_INFO(efx, "using locally-generated MAC %pM\n", |
661 | efx->net_dev->dev_addr); | |
8ceee660 BH |
662 | } |
663 | ||
664 | return 0; | |
665 | ||
666 | err: | |
667 | efx_remove_port(efx); | |
668 | return rc; | |
669 | } | |
670 | ||
671 | static int efx_init_port(struct efx_nic *efx) | |
672 | { | |
673 | int rc; | |
674 | ||
675 | EFX_LOG(efx, "init port\n"); | |
676 | ||
177dfcd8 | 677 | rc = efx->phy_op->init(efx); |
8ceee660 BH |
678 | if (rc) |
679 | return rc; | |
177dfcd8 BH |
680 | efx->phy_op->reconfigure(efx); |
681 | ||
682 | mutex_lock(&efx->mac_lock); | |
683 | rc = falcon_switch_mac(efx); | |
684 | mutex_unlock(&efx->mac_lock); | |
685 | if (rc) | |
686 | goto fail; | |
687 | efx->mac_op->reconfigure(efx); | |
8ceee660 | 688 | |
dc8cfa55 | 689 | efx->port_initialized = true; |
8c8661e4 | 690 | efx->stats_enabled = true; |
8ceee660 | 691 | return 0; |
177dfcd8 BH |
692 | |
693 | fail: | |
694 | efx->phy_op->fini(efx); | |
695 | return rc; | |
8ceee660 BH |
696 | } |
697 | ||
698 | /* Allow efx_reconfigure_port() to be scheduled, and close the window | |
699 | * between efx_stop_port and efx_flush_all whereby a previously scheduled | |
766ca0fa | 700 | * efx_phy_work()/efx_mac_work() may have been cancelled */ |
8ceee660 BH |
701 | static void efx_start_port(struct efx_nic *efx) |
702 | { | |
703 | EFX_LOG(efx, "start port\n"); | |
704 | BUG_ON(efx->port_enabled); | |
705 | ||
706 | mutex_lock(&efx->mac_lock); | |
dc8cfa55 | 707 | efx->port_enabled = true; |
8ceee660 | 708 | __efx_reconfigure_port(efx); |
766ca0fa | 709 | efx->mac_op->irq(efx); |
8ceee660 BH |
710 | mutex_unlock(&efx->mac_lock); |
711 | } | |
712 | ||
766ca0fa BH |
713 | /* Prevent efx_phy_work, efx_mac_work, and efx_monitor() from executing, |
714 | * and efx_set_multicast_list() from scheduling efx_phy_work. efx_phy_work | |
715 | * and efx_mac_work may still be scheduled via NAPI processing until | |
716 | * efx_flush_all() is called */ | |
8ceee660 BH |
717 | static void efx_stop_port(struct efx_nic *efx) |
718 | { | |
719 | EFX_LOG(efx, "stop port\n"); | |
720 | ||
721 | mutex_lock(&efx->mac_lock); | |
dc8cfa55 | 722 | efx->port_enabled = false; |
8ceee660 BH |
723 | mutex_unlock(&efx->mac_lock); |
724 | ||
725 | /* Serialise against efx_set_multicast_list() */ | |
55668611 | 726 | if (efx_dev_registered(efx)) { |
b9e40857 DM |
727 | netif_addr_lock_bh(efx->net_dev); |
728 | netif_addr_unlock_bh(efx->net_dev); | |
8ceee660 BH |
729 | } |
730 | } | |
731 | ||
732 | static void efx_fini_port(struct efx_nic *efx) | |
733 | { | |
734 | EFX_LOG(efx, "shut down port\n"); | |
735 | ||
736 | if (!efx->port_initialized) | |
737 | return; | |
738 | ||
177dfcd8 | 739 | efx->phy_op->fini(efx); |
dc8cfa55 | 740 | efx->port_initialized = false; |
8ceee660 | 741 | |
dc8cfa55 | 742 | efx->link_up = false; |
8ceee660 BH |
743 | efx_link_status_changed(efx); |
744 | } | |
745 | ||
746 | static void efx_remove_port(struct efx_nic *efx) | |
747 | { | |
748 | EFX_LOG(efx, "destroying port\n"); | |
749 | ||
750 | falcon_remove_port(efx); | |
751 | } | |
752 | ||
753 | /************************************************************************** | |
754 | * | |
755 | * NIC handling | |
756 | * | |
757 | **************************************************************************/ | |
758 | ||
759 | /* This configures the PCI device to enable I/O and DMA. */ | |
760 | static int efx_init_io(struct efx_nic *efx) | |
761 | { | |
762 | struct pci_dev *pci_dev = efx->pci_dev; | |
763 | dma_addr_t dma_mask = efx->type->max_dma_mask; | |
764 | int rc; | |
765 | ||
766 | EFX_LOG(efx, "initialising I/O\n"); | |
767 | ||
768 | rc = pci_enable_device(pci_dev); | |
769 | if (rc) { | |
770 | EFX_ERR(efx, "failed to enable PCI device\n"); | |
771 | goto fail1; | |
772 | } | |
773 | ||
774 | pci_set_master(pci_dev); | |
775 | ||
776 | /* Set the PCI DMA mask. Try all possibilities from our | |
777 | * genuine mask down to 32 bits, because some architectures | |
778 | * (e.g. x86_64 with iommu_sac_force set) will allow 40 bit | |
779 | * masks event though they reject 46 bit masks. | |
780 | */ | |
781 | while (dma_mask > 0x7fffffffUL) { | |
782 | if (pci_dma_supported(pci_dev, dma_mask) && | |
783 | ((rc = pci_set_dma_mask(pci_dev, dma_mask)) == 0)) | |
784 | break; | |
785 | dma_mask >>= 1; | |
786 | } | |
787 | if (rc) { | |
788 | EFX_ERR(efx, "could not find a suitable DMA mask\n"); | |
789 | goto fail2; | |
790 | } | |
791 | EFX_LOG(efx, "using DMA mask %llx\n", (unsigned long long) dma_mask); | |
792 | rc = pci_set_consistent_dma_mask(pci_dev, dma_mask); | |
793 | if (rc) { | |
794 | /* pci_set_consistent_dma_mask() is not *allowed* to | |
795 | * fail with a mask that pci_set_dma_mask() accepted, | |
796 | * but just in case... | |
797 | */ | |
798 | EFX_ERR(efx, "failed to set consistent DMA mask\n"); | |
799 | goto fail2; | |
800 | } | |
801 | ||
802 | efx->membase_phys = pci_resource_start(efx->pci_dev, | |
803 | efx->type->mem_bar); | |
804 | rc = pci_request_region(pci_dev, efx->type->mem_bar, "sfc"); | |
805 | if (rc) { | |
806 | EFX_ERR(efx, "request for memory BAR failed\n"); | |
807 | rc = -EIO; | |
808 | goto fail3; | |
809 | } | |
810 | efx->membase = ioremap_nocache(efx->membase_phys, | |
811 | efx->type->mem_map_size); | |
812 | if (!efx->membase) { | |
086ea356 BH |
813 | EFX_ERR(efx, "could not map memory BAR %d at %llx+%x\n", |
814 | efx->type->mem_bar, | |
815 | (unsigned long long)efx->membase_phys, | |
8ceee660 BH |
816 | efx->type->mem_map_size); |
817 | rc = -ENOMEM; | |
818 | goto fail4; | |
819 | } | |
086ea356 BH |
820 | EFX_LOG(efx, "memory BAR %u at %llx+%x (virtual %p)\n", |
821 | efx->type->mem_bar, (unsigned long long)efx->membase_phys, | |
822 | efx->type->mem_map_size, efx->membase); | |
8ceee660 BH |
823 | |
824 | return 0; | |
825 | ||
826 | fail4: | |
e1074a0d | 827 | pci_release_region(efx->pci_dev, efx->type->mem_bar); |
8ceee660 | 828 | fail3: |
2c118e0f | 829 | efx->membase_phys = 0; |
8ceee660 BH |
830 | fail2: |
831 | pci_disable_device(efx->pci_dev); | |
832 | fail1: | |
833 | return rc; | |
834 | } | |
835 | ||
836 | static void efx_fini_io(struct efx_nic *efx) | |
837 | { | |
838 | EFX_LOG(efx, "shutting down I/O\n"); | |
839 | ||
840 | if (efx->membase) { | |
841 | iounmap(efx->membase); | |
842 | efx->membase = NULL; | |
843 | } | |
844 | ||
845 | if (efx->membase_phys) { | |
846 | pci_release_region(efx->pci_dev, efx->type->mem_bar); | |
2c118e0f | 847 | efx->membase_phys = 0; |
8ceee660 BH |
848 | } |
849 | ||
850 | pci_disable_device(efx->pci_dev); | |
851 | } | |
852 | ||
46123d04 BH |
853 | /* Get number of RX queues wanted. Return number of online CPU |
854 | * packages in the expectation that an IRQ balancer will spread | |
855 | * interrupts across them. */ | |
856 | static int efx_wanted_rx_queues(void) | |
857 | { | |
858 | cpumask_t core_mask; | |
859 | int count; | |
860 | int cpu; | |
861 | ||
862 | cpus_clear(core_mask); | |
863 | count = 0; | |
864 | for_each_online_cpu(cpu) { | |
865 | if (!cpu_isset(cpu, core_mask)) { | |
866 | ++count; | |
867 | cpus_or(core_mask, core_mask, | |
868 | topology_core_siblings(cpu)); | |
869 | } | |
870 | } | |
871 | ||
872 | return count; | |
873 | } | |
874 | ||
875 | /* Probe the number and type of interrupts we are able to obtain, and | |
876 | * the resulting numbers of channels and RX queues. | |
877 | */ | |
8ceee660 BH |
878 | static void efx_probe_interrupts(struct efx_nic *efx) |
879 | { | |
46123d04 BH |
880 | int max_channels = |
881 | min_t(int, efx->type->phys_addr_channels, EFX_MAX_CHANNELS); | |
8ceee660 BH |
882 | int rc, i; |
883 | ||
884 | if (efx->interrupt_mode == EFX_INT_MODE_MSIX) { | |
46123d04 BH |
885 | struct msix_entry xentries[EFX_MAX_CHANNELS]; |
886 | int wanted_ints; | |
28b581ab | 887 | int rx_queues; |
aa6ef27e | 888 | |
46123d04 BH |
889 | /* We want one RX queue and interrupt per CPU package |
890 | * (or as specified by the rss_cpus module parameter). | |
891 | * We will need one channel per interrupt. | |
892 | */ | |
28b581ab NT |
893 | rx_queues = rss_cpus ? rss_cpus : efx_wanted_rx_queues(); |
894 | wanted_ints = rx_queues + (separate_tx_channels ? 1 : 0); | |
895 | wanted_ints = min(wanted_ints, max_channels); | |
8ceee660 | 896 | |
28b581ab | 897 | for (i = 0; i < wanted_ints; i++) |
8ceee660 | 898 | xentries[i].entry = i; |
28b581ab | 899 | rc = pci_enable_msix(efx->pci_dev, xentries, wanted_ints); |
8ceee660 | 900 | if (rc > 0) { |
28b581ab NT |
901 | EFX_ERR(efx, "WARNING: Insufficient MSI-X vectors" |
902 | " available (%d < %d).\n", rc, wanted_ints); | |
903 | EFX_ERR(efx, "WARNING: Performance may be reduced.\n"); | |
904 | EFX_BUG_ON_PARANOID(rc >= wanted_ints); | |
905 | wanted_ints = rc; | |
8ceee660 | 906 | rc = pci_enable_msix(efx->pci_dev, xentries, |
28b581ab | 907 | wanted_ints); |
8ceee660 BH |
908 | } |
909 | ||
910 | if (rc == 0) { | |
28b581ab NT |
911 | efx->n_rx_queues = min(rx_queues, wanted_ints); |
912 | efx->n_channels = wanted_ints; | |
913 | for (i = 0; i < wanted_ints; i++) | |
8ceee660 | 914 | efx->channel[i].irq = xentries[i].vector; |
8ceee660 BH |
915 | } else { |
916 | /* Fall back to single channel MSI */ | |
917 | efx->interrupt_mode = EFX_INT_MODE_MSI; | |
918 | EFX_ERR(efx, "could not enable MSI-X\n"); | |
919 | } | |
920 | } | |
921 | ||
922 | /* Try single interrupt MSI */ | |
923 | if (efx->interrupt_mode == EFX_INT_MODE_MSI) { | |
8831da7b | 924 | efx->n_rx_queues = 1; |
28b581ab | 925 | efx->n_channels = 1; |
8ceee660 BH |
926 | rc = pci_enable_msi(efx->pci_dev); |
927 | if (rc == 0) { | |
928 | efx->channel[0].irq = efx->pci_dev->irq; | |
8ceee660 BH |
929 | } else { |
930 | EFX_ERR(efx, "could not enable MSI\n"); | |
931 | efx->interrupt_mode = EFX_INT_MODE_LEGACY; | |
932 | } | |
933 | } | |
934 | ||
935 | /* Assume legacy interrupts */ | |
936 | if (efx->interrupt_mode == EFX_INT_MODE_LEGACY) { | |
8831da7b | 937 | efx->n_rx_queues = 1; |
28b581ab | 938 | efx->n_channels = 1 + (separate_tx_channels ? 1 : 0); |
8ceee660 BH |
939 | efx->legacy_irq = efx->pci_dev->irq; |
940 | } | |
941 | } | |
942 | ||
943 | static void efx_remove_interrupts(struct efx_nic *efx) | |
944 | { | |
945 | struct efx_channel *channel; | |
946 | ||
947 | /* Remove MSI/MSI-X interrupts */ | |
64ee3120 | 948 | efx_for_each_channel(channel, efx) |
8ceee660 BH |
949 | channel->irq = 0; |
950 | pci_disable_msi(efx->pci_dev); | |
951 | pci_disable_msix(efx->pci_dev); | |
952 | ||
953 | /* Remove legacy interrupt */ | |
954 | efx->legacy_irq = 0; | |
955 | } | |
956 | ||
8831da7b | 957 | static void efx_set_channels(struct efx_nic *efx) |
8ceee660 BH |
958 | { |
959 | struct efx_tx_queue *tx_queue; | |
960 | struct efx_rx_queue *rx_queue; | |
8ceee660 | 961 | |
60ac1065 | 962 | efx_for_each_tx_queue(tx_queue, efx) { |
28b581ab NT |
963 | if (separate_tx_channels) |
964 | tx_queue->channel = &efx->channel[efx->n_channels-1]; | |
60ac1065 BH |
965 | else |
966 | tx_queue->channel = &efx->channel[0]; | |
967 | tx_queue->channel->used_flags |= EFX_USED_BY_TX; | |
968 | } | |
8ceee660 | 969 | |
8831da7b BH |
970 | efx_for_each_rx_queue(rx_queue, efx) { |
971 | rx_queue->channel = &efx->channel[rx_queue->queue]; | |
972 | rx_queue->channel->used_flags |= EFX_USED_BY_RX; | |
8ceee660 BH |
973 | } |
974 | } | |
975 | ||
976 | static int efx_probe_nic(struct efx_nic *efx) | |
977 | { | |
978 | int rc; | |
979 | ||
980 | EFX_LOG(efx, "creating NIC\n"); | |
981 | ||
982 | /* Carry out hardware-type specific initialisation */ | |
983 | rc = falcon_probe_nic(efx); | |
984 | if (rc) | |
985 | return rc; | |
986 | ||
987 | /* Determine the number of channels and RX queues by trying to hook | |
988 | * in MSI-X interrupts. */ | |
989 | efx_probe_interrupts(efx); | |
990 | ||
8831da7b | 991 | efx_set_channels(efx); |
8ceee660 BH |
992 | |
993 | /* Initialise the interrupt moderation settings */ | |
994 | efx_init_irq_moderation(efx, tx_irq_mod_usec, rx_irq_mod_usec); | |
995 | ||
996 | return 0; | |
997 | } | |
998 | ||
999 | static void efx_remove_nic(struct efx_nic *efx) | |
1000 | { | |
1001 | EFX_LOG(efx, "destroying NIC\n"); | |
1002 | ||
1003 | efx_remove_interrupts(efx); | |
1004 | falcon_remove_nic(efx); | |
1005 | } | |
1006 | ||
1007 | /************************************************************************** | |
1008 | * | |
1009 | * NIC startup/shutdown | |
1010 | * | |
1011 | *************************************************************************/ | |
1012 | ||
1013 | static int efx_probe_all(struct efx_nic *efx) | |
1014 | { | |
1015 | struct efx_channel *channel; | |
1016 | int rc; | |
1017 | ||
1018 | /* Create NIC */ | |
1019 | rc = efx_probe_nic(efx); | |
1020 | if (rc) { | |
1021 | EFX_ERR(efx, "failed to create NIC\n"); | |
1022 | goto fail1; | |
1023 | } | |
1024 | ||
1025 | /* Create port */ | |
1026 | rc = efx_probe_port(efx); | |
1027 | if (rc) { | |
1028 | EFX_ERR(efx, "failed to create port\n"); | |
1029 | goto fail2; | |
1030 | } | |
1031 | ||
1032 | /* Create channels */ | |
1033 | efx_for_each_channel(channel, efx) { | |
1034 | rc = efx_probe_channel(channel); | |
1035 | if (rc) { | |
1036 | EFX_ERR(efx, "failed to create channel %d\n", | |
1037 | channel->channel); | |
1038 | goto fail3; | |
1039 | } | |
1040 | } | |
56536e9c | 1041 | efx_set_channel_names(efx); |
8ceee660 BH |
1042 | |
1043 | return 0; | |
1044 | ||
1045 | fail3: | |
1046 | efx_for_each_channel(channel, efx) | |
1047 | efx_remove_channel(channel); | |
1048 | efx_remove_port(efx); | |
1049 | fail2: | |
1050 | efx_remove_nic(efx); | |
1051 | fail1: | |
1052 | return rc; | |
1053 | } | |
1054 | ||
1055 | /* Called after previous invocation(s) of efx_stop_all, restarts the | |
1056 | * port, kernel transmit queue, NAPI processing and hardware interrupts, | |
1057 | * and ensures that the port is scheduled to be reconfigured. | |
1058 | * This function is safe to call multiple times when the NIC is in any | |
1059 | * state. */ | |
1060 | static void efx_start_all(struct efx_nic *efx) | |
1061 | { | |
1062 | struct efx_channel *channel; | |
1063 | ||
1064 | EFX_ASSERT_RESET_SERIALISED(efx); | |
1065 | ||
1066 | /* Check that it is appropriate to restart the interface. All | |
1067 | * of these flags are safe to read under just the rtnl lock */ | |
1068 | if (efx->port_enabled) | |
1069 | return; | |
1070 | if ((efx->state != STATE_RUNNING) && (efx->state != STATE_INIT)) | |
1071 | return; | |
55668611 | 1072 | if (efx_dev_registered(efx) && !netif_running(efx->net_dev)) |
8ceee660 BH |
1073 | return; |
1074 | ||
1075 | /* Mark the port as enabled so port reconfigurations can start, then | |
1076 | * restart the transmit interface early so the watchdog timer stops */ | |
1077 | efx_start_port(efx); | |
dacccc74 SH |
1078 | if (efx_dev_registered(efx)) |
1079 | efx_wake_queue(efx); | |
8ceee660 BH |
1080 | |
1081 | efx_for_each_channel(channel, efx) | |
1082 | efx_start_channel(channel); | |
1083 | ||
1084 | falcon_enable_interrupts(efx); | |
1085 | ||
1086 | /* Start hardware monitor if we're in RUNNING */ | |
1087 | if (efx->state == STATE_RUNNING) | |
1088 | queue_delayed_work(efx->workqueue, &efx->monitor_work, | |
1089 | efx_monitor_interval); | |
1090 | } | |
1091 | ||
1092 | /* Flush all delayed work. Should only be called when no more delayed work | |
1093 | * will be scheduled. This doesn't flush pending online resets (efx_reset), | |
1094 | * since we're holding the rtnl_lock at this point. */ | |
1095 | static void efx_flush_all(struct efx_nic *efx) | |
1096 | { | |
1097 | struct efx_rx_queue *rx_queue; | |
1098 | ||
1099 | /* Make sure the hardware monitor is stopped */ | |
1100 | cancel_delayed_work_sync(&efx->monitor_work); | |
1101 | ||
1102 | /* Ensure that all RX slow refills are complete. */ | |
b3475645 | 1103 | efx_for_each_rx_queue(rx_queue, efx) |
8ceee660 | 1104 | cancel_delayed_work_sync(&rx_queue->work); |
8ceee660 BH |
1105 | |
1106 | /* Stop scheduled port reconfigurations */ | |
766ca0fa BH |
1107 | cancel_work_sync(&efx->mac_work); |
1108 | cancel_work_sync(&efx->phy_work); | |
8ceee660 BH |
1109 | |
1110 | } | |
1111 | ||
1112 | /* Quiesce hardware and software without bringing the link down. | |
1113 | * Safe to call multiple times, when the nic and interface is in any | |
1114 | * state. The caller is guaranteed to subsequently be in a position | |
1115 | * to modify any hardware and software state they see fit without | |
1116 | * taking locks. */ | |
1117 | static void efx_stop_all(struct efx_nic *efx) | |
1118 | { | |
1119 | struct efx_channel *channel; | |
1120 | ||
1121 | EFX_ASSERT_RESET_SERIALISED(efx); | |
1122 | ||
1123 | /* port_enabled can be read safely under the rtnl lock */ | |
1124 | if (!efx->port_enabled) | |
1125 | return; | |
1126 | ||
1127 | /* Disable interrupts and wait for ISR to complete */ | |
1128 | falcon_disable_interrupts(efx); | |
1129 | if (efx->legacy_irq) | |
1130 | synchronize_irq(efx->legacy_irq); | |
64ee3120 | 1131 | efx_for_each_channel(channel, efx) { |
8ceee660 BH |
1132 | if (channel->irq) |
1133 | synchronize_irq(channel->irq); | |
b3475645 | 1134 | } |
8ceee660 BH |
1135 | |
1136 | /* Stop all NAPI processing and synchronous rx refills */ | |
1137 | efx_for_each_channel(channel, efx) | |
1138 | efx_stop_channel(channel); | |
1139 | ||
1140 | /* Stop all asynchronous port reconfigurations. Since all | |
1141 | * event processing has already been stopped, there is no | |
1142 | * window to loose phy events */ | |
1143 | efx_stop_port(efx); | |
1144 | ||
766ca0fa | 1145 | /* Flush efx_phy_work, efx_mac_work, refill_workqueue, monitor_work */ |
8ceee660 BH |
1146 | efx_flush_all(efx); |
1147 | ||
1148 | /* Isolate the MAC from the TX and RX engines, so that queue | |
1149 | * flushes will complete in a timely fashion. */ | |
8ceee660 BH |
1150 | falcon_drain_tx_fifo(efx); |
1151 | ||
1152 | /* Stop the kernel transmit interface late, so the watchdog | |
1153 | * timer isn't ticking over the flush */ | |
55668611 | 1154 | if (efx_dev_registered(efx)) { |
dacccc74 | 1155 | efx_stop_queue(efx); |
8ceee660 BH |
1156 | netif_tx_lock_bh(efx->net_dev); |
1157 | netif_tx_unlock_bh(efx->net_dev); | |
1158 | } | |
1159 | } | |
1160 | ||
1161 | static void efx_remove_all(struct efx_nic *efx) | |
1162 | { | |
1163 | struct efx_channel *channel; | |
1164 | ||
1165 | efx_for_each_channel(channel, efx) | |
1166 | efx_remove_channel(channel); | |
1167 | efx_remove_port(efx); | |
1168 | efx_remove_nic(efx); | |
1169 | } | |
1170 | ||
1171 | /* A convinience function to safely flush all the queues */ | |
bc3c90a2 | 1172 | void efx_flush_queues(struct efx_nic *efx) |
8ceee660 | 1173 | { |
8ceee660 BH |
1174 | EFX_ASSERT_RESET_SERIALISED(efx); |
1175 | ||
1176 | efx_stop_all(efx); | |
1177 | ||
1178 | efx_fini_channels(efx); | |
bc3c90a2 | 1179 | efx_init_channels(efx); |
8ceee660 BH |
1180 | |
1181 | efx_start_all(efx); | |
8ceee660 BH |
1182 | } |
1183 | ||
1184 | /************************************************************************** | |
1185 | * | |
1186 | * Interrupt moderation | |
1187 | * | |
1188 | **************************************************************************/ | |
1189 | ||
1190 | /* Set interrupt moderation parameters */ | |
1191 | void efx_init_irq_moderation(struct efx_nic *efx, int tx_usecs, int rx_usecs) | |
1192 | { | |
1193 | struct efx_tx_queue *tx_queue; | |
1194 | struct efx_rx_queue *rx_queue; | |
1195 | ||
1196 | EFX_ASSERT_RESET_SERIALISED(efx); | |
1197 | ||
1198 | efx_for_each_tx_queue(tx_queue, efx) | |
1199 | tx_queue->channel->irq_moderation = tx_usecs; | |
1200 | ||
1201 | efx_for_each_rx_queue(rx_queue, efx) | |
1202 | rx_queue->channel->irq_moderation = rx_usecs; | |
1203 | } | |
1204 | ||
1205 | /************************************************************************** | |
1206 | * | |
1207 | * Hardware monitor | |
1208 | * | |
1209 | **************************************************************************/ | |
1210 | ||
1211 | /* Run periodically off the general workqueue. Serialised against | |
1212 | * efx_reconfigure_port via the mac_lock */ | |
1213 | static void efx_monitor(struct work_struct *data) | |
1214 | { | |
1215 | struct efx_nic *efx = container_of(data, struct efx_nic, | |
1216 | monitor_work.work); | |
766ca0fa | 1217 | int rc; |
8ceee660 BH |
1218 | |
1219 | EFX_TRACE(efx, "hardware monitor executing on CPU %d\n", | |
1220 | raw_smp_processor_id()); | |
1221 | ||
8ceee660 BH |
1222 | /* If the mac_lock is already held then it is likely a port |
1223 | * reconfiguration is already in place, which will likely do | |
1224 | * most of the work of check_hw() anyway. */ | |
766ca0fa BH |
1225 | if (!mutex_trylock(&efx->mac_lock)) |
1226 | goto out_requeue; | |
1227 | if (!efx->port_enabled) | |
1228 | goto out_unlock; | |
1229 | rc = efx->board_info.monitor(efx); | |
1230 | if (rc) { | |
1231 | EFX_ERR(efx, "Board sensor %s; shutting down PHY\n", | |
1232 | (rc == -ERANGE) ? "reported fault" : "failed"); | |
1233 | efx->phy_mode |= PHY_MODE_LOW_POWER; | |
1234 | falcon_sim_phy_event(efx); | |
8ceee660 | 1235 | } |
766ca0fa BH |
1236 | efx->phy_op->poll(efx); |
1237 | efx->mac_op->poll(efx); | |
8ceee660 | 1238 | |
766ca0fa | 1239 | out_unlock: |
8ceee660 | 1240 | mutex_unlock(&efx->mac_lock); |
766ca0fa | 1241 | out_requeue: |
8ceee660 BH |
1242 | queue_delayed_work(efx->workqueue, &efx->monitor_work, |
1243 | efx_monitor_interval); | |
1244 | } | |
1245 | ||
1246 | /************************************************************************** | |
1247 | * | |
1248 | * ioctls | |
1249 | * | |
1250 | *************************************************************************/ | |
1251 | ||
1252 | /* Net device ioctl | |
1253 | * Context: process, rtnl_lock() held. | |
1254 | */ | |
1255 | static int efx_ioctl(struct net_device *net_dev, struct ifreq *ifr, int cmd) | |
1256 | { | |
767e468c | 1257 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1258 | |
1259 | EFX_ASSERT_RESET_SERIALISED(efx); | |
1260 | ||
1261 | return generic_mii_ioctl(&efx->mii, if_mii(ifr), cmd, NULL); | |
1262 | } | |
1263 | ||
1264 | /************************************************************************** | |
1265 | * | |
1266 | * NAPI interface | |
1267 | * | |
1268 | **************************************************************************/ | |
1269 | ||
1270 | static int efx_init_napi(struct efx_nic *efx) | |
1271 | { | |
1272 | struct efx_channel *channel; | |
1273 | int rc; | |
1274 | ||
1275 | efx_for_each_channel(channel, efx) { | |
1276 | channel->napi_dev = efx->net_dev; | |
1277 | rc = efx_lro_init(&channel->lro_mgr, efx); | |
1278 | if (rc) | |
1279 | goto err; | |
1280 | } | |
1281 | return 0; | |
1282 | err: | |
1283 | efx_fini_napi(efx); | |
1284 | return rc; | |
1285 | } | |
1286 | ||
1287 | static void efx_fini_napi(struct efx_nic *efx) | |
1288 | { | |
1289 | struct efx_channel *channel; | |
1290 | ||
1291 | efx_for_each_channel(channel, efx) { | |
1292 | efx_lro_fini(&channel->lro_mgr); | |
1293 | channel->napi_dev = NULL; | |
1294 | } | |
1295 | } | |
1296 | ||
1297 | /************************************************************************** | |
1298 | * | |
1299 | * Kernel netpoll interface | |
1300 | * | |
1301 | *************************************************************************/ | |
1302 | ||
1303 | #ifdef CONFIG_NET_POLL_CONTROLLER | |
1304 | ||
1305 | /* Although in the common case interrupts will be disabled, this is not | |
1306 | * guaranteed. However, all our work happens inside the NAPI callback, | |
1307 | * so no locking is required. | |
1308 | */ | |
1309 | static void efx_netpoll(struct net_device *net_dev) | |
1310 | { | |
767e468c | 1311 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1312 | struct efx_channel *channel; |
1313 | ||
64ee3120 | 1314 | efx_for_each_channel(channel, efx) |
8ceee660 BH |
1315 | efx_schedule_channel(channel); |
1316 | } | |
1317 | ||
1318 | #endif | |
1319 | ||
1320 | /************************************************************************** | |
1321 | * | |
1322 | * Kernel net device interface | |
1323 | * | |
1324 | *************************************************************************/ | |
1325 | ||
1326 | /* Context: process, rtnl_lock() held. */ | |
1327 | static int efx_net_open(struct net_device *net_dev) | |
1328 | { | |
767e468c | 1329 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1330 | EFX_ASSERT_RESET_SERIALISED(efx); |
1331 | ||
1332 | EFX_LOG(efx, "opening device %s on CPU %d\n", net_dev->name, | |
1333 | raw_smp_processor_id()); | |
1334 | ||
f8b87c17 BH |
1335 | if (efx->phy_mode & PHY_MODE_SPECIAL) |
1336 | return -EBUSY; | |
1337 | ||
8ceee660 BH |
1338 | efx_start_all(efx); |
1339 | return 0; | |
1340 | } | |
1341 | ||
1342 | /* Context: process, rtnl_lock() held. | |
1343 | * Note that the kernel will ignore our return code; this method | |
1344 | * should really be a void. | |
1345 | */ | |
1346 | static int efx_net_stop(struct net_device *net_dev) | |
1347 | { | |
767e468c | 1348 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1349 | |
1350 | EFX_LOG(efx, "closing %s on CPU %d\n", net_dev->name, | |
1351 | raw_smp_processor_id()); | |
1352 | ||
1353 | /* Stop the device and flush all the channels */ | |
1354 | efx_stop_all(efx); | |
1355 | efx_fini_channels(efx); | |
bc3c90a2 | 1356 | efx_init_channels(efx); |
8ceee660 BH |
1357 | |
1358 | return 0; | |
1359 | } | |
1360 | ||
5b9e207c | 1361 | /* Context: process, dev_base_lock or RTNL held, non-blocking. */ |
8ceee660 BH |
1362 | static struct net_device_stats *efx_net_stats(struct net_device *net_dev) |
1363 | { | |
767e468c | 1364 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1365 | struct efx_mac_stats *mac_stats = &efx->mac_stats; |
1366 | struct net_device_stats *stats = &net_dev->stats; | |
1367 | ||
5b9e207c BH |
1368 | /* Update stats if possible, but do not wait if another thread |
1369 | * is updating them (or resetting the NIC); slightly stale | |
1370 | * stats are acceptable. | |
1371 | */ | |
8ceee660 BH |
1372 | if (!spin_trylock(&efx->stats_lock)) |
1373 | return stats; | |
8c8661e4 | 1374 | if (efx->stats_enabled) { |
177dfcd8 | 1375 | efx->mac_op->update_stats(efx); |
8ceee660 BH |
1376 | falcon_update_nic_stats(efx); |
1377 | } | |
1378 | spin_unlock(&efx->stats_lock); | |
1379 | ||
1380 | stats->rx_packets = mac_stats->rx_packets; | |
1381 | stats->tx_packets = mac_stats->tx_packets; | |
1382 | stats->rx_bytes = mac_stats->rx_bytes; | |
1383 | stats->tx_bytes = mac_stats->tx_bytes; | |
1384 | stats->multicast = mac_stats->rx_multicast; | |
1385 | stats->collisions = mac_stats->tx_collision; | |
1386 | stats->rx_length_errors = (mac_stats->rx_gtjumbo + | |
1387 | mac_stats->rx_length_error); | |
1388 | stats->rx_over_errors = efx->n_rx_nodesc_drop_cnt; | |
1389 | stats->rx_crc_errors = mac_stats->rx_bad; | |
1390 | stats->rx_frame_errors = mac_stats->rx_align_error; | |
1391 | stats->rx_fifo_errors = mac_stats->rx_overflow; | |
1392 | stats->rx_missed_errors = mac_stats->rx_missed; | |
1393 | stats->tx_window_errors = mac_stats->tx_late_collision; | |
1394 | ||
1395 | stats->rx_errors = (stats->rx_length_errors + | |
1396 | stats->rx_over_errors + | |
1397 | stats->rx_crc_errors + | |
1398 | stats->rx_frame_errors + | |
1399 | stats->rx_fifo_errors + | |
1400 | stats->rx_missed_errors + | |
1401 | mac_stats->rx_symbol_error); | |
1402 | stats->tx_errors = (stats->tx_window_errors + | |
1403 | mac_stats->tx_bad); | |
1404 | ||
1405 | return stats; | |
1406 | } | |
1407 | ||
1408 | /* Context: netif_tx_lock held, BHs disabled. */ | |
1409 | static void efx_watchdog(struct net_device *net_dev) | |
1410 | { | |
767e468c | 1411 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 | 1412 | |
739bb23d BH |
1413 | EFX_ERR(efx, "TX stuck with stop_count=%d port_enabled=%d:" |
1414 | " resetting channels\n", | |
1415 | atomic_read(&efx->netif_stop_count), efx->port_enabled); | |
8ceee660 | 1416 | |
739bb23d | 1417 | efx_schedule_reset(efx, RESET_TYPE_TX_WATCHDOG); |
8ceee660 BH |
1418 | } |
1419 | ||
1420 | ||
1421 | /* Context: process, rtnl_lock() held. */ | |
1422 | static int efx_change_mtu(struct net_device *net_dev, int new_mtu) | |
1423 | { | |
767e468c | 1424 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1425 | int rc = 0; |
1426 | ||
1427 | EFX_ASSERT_RESET_SERIALISED(efx); | |
1428 | ||
1429 | if (new_mtu > EFX_MAX_MTU) | |
1430 | return -EINVAL; | |
1431 | ||
1432 | efx_stop_all(efx); | |
1433 | ||
1434 | EFX_LOG(efx, "changing MTU to %d\n", new_mtu); | |
1435 | ||
1436 | efx_fini_channels(efx); | |
1437 | net_dev->mtu = new_mtu; | |
bc3c90a2 | 1438 | efx_init_channels(efx); |
8ceee660 BH |
1439 | |
1440 | efx_start_all(efx); | |
1441 | return rc; | |
8ceee660 BH |
1442 | } |
1443 | ||
1444 | static int efx_set_mac_address(struct net_device *net_dev, void *data) | |
1445 | { | |
767e468c | 1446 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1447 | struct sockaddr *addr = data; |
1448 | char *new_addr = addr->sa_data; | |
1449 | ||
1450 | EFX_ASSERT_RESET_SERIALISED(efx); | |
1451 | ||
1452 | if (!is_valid_ether_addr(new_addr)) { | |
e174961c JB |
1453 | EFX_ERR(efx, "invalid ethernet MAC address requested: %pM\n", |
1454 | new_addr); | |
8ceee660 BH |
1455 | return -EINVAL; |
1456 | } | |
1457 | ||
1458 | memcpy(net_dev->dev_addr, new_addr, net_dev->addr_len); | |
1459 | ||
1460 | /* Reconfigure the MAC */ | |
1461 | efx_reconfigure_port(efx); | |
1462 | ||
1463 | return 0; | |
1464 | } | |
1465 | ||
a816f75a | 1466 | /* Context: netif_addr_lock held, BHs disabled. */ |
8ceee660 BH |
1467 | static void efx_set_multicast_list(struct net_device *net_dev) |
1468 | { | |
767e468c | 1469 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1470 | struct dev_mc_list *mc_list = net_dev->mc_list; |
1471 | union efx_multicast_hash *mc_hash = &efx->multicast_hash; | |
a816f75a BH |
1472 | bool promiscuous = !!(net_dev->flags & IFF_PROMISC); |
1473 | bool changed = (efx->promiscuous != promiscuous); | |
8ceee660 BH |
1474 | u32 crc; |
1475 | int bit; | |
1476 | int i; | |
1477 | ||
a816f75a | 1478 | efx->promiscuous = promiscuous; |
8ceee660 BH |
1479 | |
1480 | /* Build multicast hash table */ | |
1481 | if (promiscuous || (net_dev->flags & IFF_ALLMULTI)) { | |
1482 | memset(mc_hash, 0xff, sizeof(*mc_hash)); | |
1483 | } else { | |
1484 | memset(mc_hash, 0x00, sizeof(*mc_hash)); | |
1485 | for (i = 0; i < net_dev->mc_count; i++) { | |
1486 | crc = ether_crc_le(ETH_ALEN, mc_list->dmi_addr); | |
1487 | bit = crc & (EFX_MCAST_HASH_ENTRIES - 1); | |
1488 | set_bit_le(bit, mc_hash->byte); | |
1489 | mc_list = mc_list->next; | |
1490 | } | |
1491 | } | |
1492 | ||
a816f75a BH |
1493 | if (!efx->port_enabled) |
1494 | /* Delay pushing settings until efx_start_port() */ | |
1495 | return; | |
1496 | ||
1497 | if (changed) | |
766ca0fa | 1498 | queue_work(efx->workqueue, &efx->phy_work); |
a816f75a | 1499 | |
8ceee660 BH |
1500 | /* Create and activate new global multicast hash table */ |
1501 | falcon_set_multicast_hash(efx); | |
1502 | } | |
1503 | ||
c3ecb9f3 SH |
1504 | static const struct net_device_ops efx_netdev_ops = { |
1505 | .ndo_open = efx_net_open, | |
1506 | .ndo_stop = efx_net_stop, | |
1507 | .ndo_get_stats = efx_net_stats, | |
1508 | .ndo_tx_timeout = efx_watchdog, | |
1509 | .ndo_start_xmit = efx_hard_start_xmit, | |
1510 | .ndo_validate_addr = eth_validate_addr, | |
1511 | .ndo_do_ioctl = efx_ioctl, | |
1512 | .ndo_change_mtu = efx_change_mtu, | |
1513 | .ndo_set_mac_address = efx_set_mac_address, | |
1514 | .ndo_set_multicast_list = efx_set_multicast_list, | |
1515 | #ifdef CONFIG_NET_POLL_CONTROLLER | |
1516 | .ndo_poll_controller = efx_netpoll, | |
1517 | #endif | |
1518 | }; | |
1519 | ||
8ceee660 BH |
1520 | static int efx_netdev_event(struct notifier_block *this, |
1521 | unsigned long event, void *ptr) | |
1522 | { | |
d3208b5e | 1523 | struct net_device *net_dev = ptr; |
8ceee660 | 1524 | |
c3ecb9f3 | 1525 | if (net_dev->netdev_ops == &efx_netdev_ops && event == NETDEV_CHANGENAME) { |
767e468c | 1526 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 BH |
1527 | |
1528 | strcpy(efx->name, net_dev->name); | |
f4150724 | 1529 | efx_mtd_rename(efx); |
56536e9c | 1530 | efx_set_channel_names(efx); |
8ceee660 BH |
1531 | } |
1532 | ||
1533 | return NOTIFY_DONE; | |
1534 | } | |
1535 | ||
1536 | static struct notifier_block efx_netdev_notifier = { | |
1537 | .notifier_call = efx_netdev_event, | |
1538 | }; | |
1539 | ||
06d5e193 BH |
1540 | static ssize_t |
1541 | show_phy_type(struct device *dev, struct device_attribute *attr, char *buf) | |
1542 | { | |
1543 | struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev)); | |
1544 | return sprintf(buf, "%d\n", efx->phy_type); | |
1545 | } | |
1546 | static DEVICE_ATTR(phy_type, 0644, show_phy_type, NULL); | |
1547 | ||
8ceee660 BH |
1548 | static int efx_register_netdev(struct efx_nic *efx) |
1549 | { | |
1550 | struct net_device *net_dev = efx->net_dev; | |
1551 | int rc; | |
1552 | ||
1553 | net_dev->watchdog_timeo = 5 * HZ; | |
1554 | net_dev->irq = efx->pci_dev->irq; | |
c3ecb9f3 | 1555 | net_dev->netdev_ops = &efx_netdev_ops; |
8ceee660 BH |
1556 | SET_NETDEV_DEV(net_dev, &efx->pci_dev->dev); |
1557 | SET_ETHTOOL_OPS(net_dev, &efx_ethtool_ops); | |
1558 | ||
1559 | /* Always start with carrier off; PHY events will detect the link */ | |
1560 | netif_carrier_off(efx->net_dev); | |
1561 | ||
1562 | /* Clear MAC statistics */ | |
177dfcd8 | 1563 | efx->mac_op->update_stats(efx); |
8ceee660 BH |
1564 | memset(&efx->mac_stats, 0, sizeof(efx->mac_stats)); |
1565 | ||
1566 | rc = register_netdev(net_dev); | |
1567 | if (rc) { | |
1568 | EFX_ERR(efx, "could not register net dev\n"); | |
1569 | return rc; | |
1570 | } | |
1571 | strcpy(efx->name, net_dev->name); | |
56536e9c | 1572 | efx_set_channel_names(efx); |
8ceee660 | 1573 | |
06d5e193 BH |
1574 | rc = device_create_file(&efx->pci_dev->dev, &dev_attr_phy_type); |
1575 | if (rc) { | |
1576 | EFX_ERR(efx, "failed to init net dev attributes\n"); | |
1577 | goto fail_registered; | |
1578 | } | |
1579 | ||
8ceee660 | 1580 | return 0; |
06d5e193 BH |
1581 | |
1582 | fail_registered: | |
1583 | unregister_netdev(net_dev); | |
1584 | return rc; | |
8ceee660 BH |
1585 | } |
1586 | ||
1587 | static void efx_unregister_netdev(struct efx_nic *efx) | |
1588 | { | |
1589 | struct efx_tx_queue *tx_queue; | |
1590 | ||
1591 | if (!efx->net_dev) | |
1592 | return; | |
1593 | ||
767e468c | 1594 | BUG_ON(netdev_priv(efx->net_dev) != efx); |
8ceee660 BH |
1595 | |
1596 | /* Free up any skbs still remaining. This has to happen before | |
1597 | * we try to unregister the netdev as running their destructors | |
1598 | * may be needed to get the device ref. count to 0. */ | |
1599 | efx_for_each_tx_queue(tx_queue, efx) | |
1600 | efx_release_tx_buffers(tx_queue); | |
1601 | ||
55668611 | 1602 | if (efx_dev_registered(efx)) { |
8ceee660 | 1603 | strlcpy(efx->name, pci_name(efx->pci_dev), sizeof(efx->name)); |
06d5e193 | 1604 | device_remove_file(&efx->pci_dev->dev, &dev_attr_phy_type); |
8ceee660 BH |
1605 | unregister_netdev(efx->net_dev); |
1606 | } | |
1607 | } | |
1608 | ||
1609 | /************************************************************************** | |
1610 | * | |
1611 | * Device reset and suspend | |
1612 | * | |
1613 | **************************************************************************/ | |
1614 | ||
2467ca46 BH |
1615 | /* Tears down the entire software state and most of the hardware state |
1616 | * before reset. */ | |
8c8661e4 | 1617 | void efx_reset_down(struct efx_nic *efx, struct ethtool_cmd *ecmd) |
8ceee660 | 1618 | { |
8ceee660 BH |
1619 | EFX_ASSERT_RESET_SERIALISED(efx); |
1620 | ||
2467ca46 BH |
1621 | /* The net_dev->get_stats handler is quite slow, and will fail |
1622 | * if a fetch is pending over reset. Serialise against it. */ | |
1623 | spin_lock(&efx->stats_lock); | |
8c8661e4 | 1624 | efx->stats_enabled = false; |
2467ca46 BH |
1625 | spin_unlock(&efx->stats_lock); |
1626 | ||
1627 | efx_stop_all(efx); | |
1628 | mutex_lock(&efx->mac_lock); | |
f4150724 | 1629 | mutex_lock(&efx->spi_lock); |
2467ca46 | 1630 | |
177dfcd8 | 1631 | efx->phy_op->get_settings(efx, ecmd); |
8ceee660 BH |
1632 | |
1633 | efx_fini_channels(efx); | |
8ceee660 BH |
1634 | } |
1635 | ||
2467ca46 BH |
1636 | /* This function will always ensure that the locks acquired in |
1637 | * efx_reset_down() are released. A failure return code indicates | |
1638 | * that we were unable to reinitialise the hardware, and the | |
1639 | * driver should be disabled. If ok is false, then the rx and tx | |
1640 | * engines are not restarted, pending a RESET_DISABLE. */ | |
8c8661e4 | 1641 | int efx_reset_up(struct efx_nic *efx, struct ethtool_cmd *ecmd, bool ok) |
8ceee660 BH |
1642 | { |
1643 | int rc; | |
1644 | ||
2467ca46 | 1645 | EFX_ASSERT_RESET_SERIALISED(efx); |
8ceee660 | 1646 | |
2467ca46 | 1647 | rc = falcon_init_nic(efx); |
8ceee660 | 1648 | if (rc) { |
2467ca46 BH |
1649 | EFX_ERR(efx, "failed to initialise NIC\n"); |
1650 | ok = false; | |
8ceee660 BH |
1651 | } |
1652 | ||
2467ca46 BH |
1653 | if (ok) { |
1654 | efx_init_channels(efx); | |
8ceee660 | 1655 | |
177dfcd8 | 1656 | if (efx->phy_op->set_settings(efx, ecmd)) |
2467ca46 BH |
1657 | EFX_ERR(efx, "could not restore PHY settings\n"); |
1658 | } | |
1659 | ||
f4150724 | 1660 | mutex_unlock(&efx->spi_lock); |
2467ca46 BH |
1661 | mutex_unlock(&efx->mac_lock); |
1662 | ||
8c8661e4 | 1663 | if (ok) { |
2467ca46 | 1664 | efx_start_all(efx); |
8c8661e4 BH |
1665 | efx->stats_enabled = true; |
1666 | } | |
8ceee660 BH |
1667 | return rc; |
1668 | } | |
1669 | ||
1670 | /* Reset the NIC as transparently as possible. Do not reset the PHY | |
1671 | * Note that the reset may fail, in which case the card will be left | |
1672 | * in a most-probably-unusable state. | |
1673 | * | |
1674 | * This function will sleep. You cannot reset from within an atomic | |
1675 | * state; use efx_schedule_reset() instead. | |
1676 | * | |
1677 | * Grabs the rtnl_lock. | |
1678 | */ | |
1679 | static int efx_reset(struct efx_nic *efx) | |
1680 | { | |
1681 | struct ethtool_cmd ecmd; | |
1682 | enum reset_type method = efx->reset_pending; | |
1683 | int rc; | |
1684 | ||
1685 | /* Serialise with kernel interfaces */ | |
1686 | rtnl_lock(); | |
1687 | ||
1688 | /* If we're not RUNNING then don't reset. Leave the reset_pending | |
1689 | * flag set so that efx_pci_probe_main will be retried */ | |
1690 | if (efx->state != STATE_RUNNING) { | |
1691 | EFX_INFO(efx, "scheduled reset quenched. NIC not RUNNING\n"); | |
1692 | goto unlock_rtnl; | |
1693 | } | |
1694 | ||
8ceee660 BH |
1695 | EFX_INFO(efx, "resetting (%d)\n", method); |
1696 | ||
2467ca46 | 1697 | efx_reset_down(efx, &ecmd); |
8ceee660 BH |
1698 | |
1699 | rc = falcon_reset_hw(efx, method); | |
1700 | if (rc) { | |
1701 | EFX_ERR(efx, "failed to reset hardware\n"); | |
2467ca46 | 1702 | goto fail; |
8ceee660 BH |
1703 | } |
1704 | ||
1705 | /* Allow resets to be rescheduled. */ | |
1706 | efx->reset_pending = RESET_TYPE_NONE; | |
1707 | ||
1708 | /* Reinitialise bus-mastering, which may have been turned off before | |
1709 | * the reset was scheduled. This is still appropriate, even in the | |
1710 | * RESET_TYPE_DISABLE since this driver generally assumes the hardware | |
1711 | * can respond to requests. */ | |
1712 | pci_set_master(efx->pci_dev); | |
1713 | ||
8ceee660 BH |
1714 | /* Leave device stopped if necessary */ |
1715 | if (method == RESET_TYPE_DISABLE) { | |
8ceee660 | 1716 | rc = -EIO; |
2467ca46 | 1717 | goto fail; |
8ceee660 BH |
1718 | } |
1719 | ||
2467ca46 | 1720 | rc = efx_reset_up(efx, &ecmd, true); |
8ceee660 | 1721 | if (rc) |
2467ca46 | 1722 | goto disable; |
8ceee660 | 1723 | |
8ceee660 | 1724 | EFX_LOG(efx, "reset complete\n"); |
8ceee660 BH |
1725 | unlock_rtnl: |
1726 | rtnl_unlock(); | |
1727 | return 0; | |
1728 | ||
2467ca46 BH |
1729 | fail: |
1730 | efx_reset_up(efx, &ecmd, false); | |
1731 | disable: | |
8ceee660 BH |
1732 | EFX_ERR(efx, "has been disabled\n"); |
1733 | efx->state = STATE_DISABLED; | |
1734 | ||
8ceee660 BH |
1735 | rtnl_unlock(); |
1736 | efx_unregister_netdev(efx); | |
1737 | efx_fini_port(efx); | |
1738 | return rc; | |
1739 | } | |
1740 | ||
1741 | /* The worker thread exists so that code that cannot sleep can | |
1742 | * schedule a reset for later. | |
1743 | */ | |
1744 | static void efx_reset_work(struct work_struct *data) | |
1745 | { | |
1746 | struct efx_nic *nic = container_of(data, struct efx_nic, reset_work); | |
1747 | ||
1748 | efx_reset(nic); | |
1749 | } | |
1750 | ||
1751 | void efx_schedule_reset(struct efx_nic *efx, enum reset_type type) | |
1752 | { | |
1753 | enum reset_type method; | |
1754 | ||
1755 | if (efx->reset_pending != RESET_TYPE_NONE) { | |
1756 | EFX_INFO(efx, "quenching already scheduled reset\n"); | |
1757 | return; | |
1758 | } | |
1759 | ||
1760 | switch (type) { | |
1761 | case RESET_TYPE_INVISIBLE: | |
1762 | case RESET_TYPE_ALL: | |
1763 | case RESET_TYPE_WORLD: | |
1764 | case RESET_TYPE_DISABLE: | |
1765 | method = type; | |
1766 | break; | |
1767 | case RESET_TYPE_RX_RECOVERY: | |
1768 | case RESET_TYPE_RX_DESC_FETCH: | |
1769 | case RESET_TYPE_TX_DESC_FETCH: | |
1770 | case RESET_TYPE_TX_SKIP: | |
1771 | method = RESET_TYPE_INVISIBLE; | |
1772 | break; | |
1773 | default: | |
1774 | method = RESET_TYPE_ALL; | |
1775 | break; | |
1776 | } | |
1777 | ||
1778 | if (method != type) | |
1779 | EFX_LOG(efx, "scheduling reset (%d:%d)\n", type, method); | |
1780 | else | |
1781 | EFX_LOG(efx, "scheduling reset (%d)\n", method); | |
1782 | ||
1783 | efx->reset_pending = method; | |
1784 | ||
1ab00629 | 1785 | queue_work(reset_workqueue, &efx->reset_work); |
8ceee660 BH |
1786 | } |
1787 | ||
1788 | /************************************************************************** | |
1789 | * | |
1790 | * List of NICs we support | |
1791 | * | |
1792 | **************************************************************************/ | |
1793 | ||
1794 | /* PCI device ID table */ | |
1795 | static struct pci_device_id efx_pci_table[] __devinitdata = { | |
1796 | {PCI_DEVICE(EFX_VENDID_SFC, FALCON_A_P_DEVID), | |
1797 | .driver_data = (unsigned long) &falcon_a_nic_type}, | |
1798 | {PCI_DEVICE(EFX_VENDID_SFC, FALCON_B_P_DEVID), | |
1799 | .driver_data = (unsigned long) &falcon_b_nic_type}, | |
1800 | {0} /* end of list */ | |
1801 | }; | |
1802 | ||
1803 | /************************************************************************** | |
1804 | * | |
1805 | * Dummy PHY/MAC/Board operations | |
1806 | * | |
01aad7b6 | 1807 | * Can be used for some unimplemented operations |
8ceee660 BH |
1808 | * Needed so all function pointers are valid and do not have to be tested |
1809 | * before use | |
1810 | * | |
1811 | **************************************************************************/ | |
1812 | int efx_port_dummy_op_int(struct efx_nic *efx) | |
1813 | { | |
1814 | return 0; | |
1815 | } | |
1816 | void efx_port_dummy_op_void(struct efx_nic *efx) {} | |
dc8cfa55 | 1817 | void efx_port_dummy_op_blink(struct efx_nic *efx, bool blink) {} |
8ceee660 | 1818 | |
177dfcd8 BH |
1819 | static struct efx_mac_operations efx_dummy_mac_operations = { |
1820 | .reconfigure = efx_port_dummy_op_void, | |
766ca0fa BH |
1821 | .poll = efx_port_dummy_op_void, |
1822 | .irq = efx_port_dummy_op_void, | |
177dfcd8 BH |
1823 | }; |
1824 | ||
8ceee660 BH |
1825 | static struct efx_phy_operations efx_dummy_phy_operations = { |
1826 | .init = efx_port_dummy_op_int, | |
1827 | .reconfigure = efx_port_dummy_op_void, | |
766ca0fa | 1828 | .poll = efx_port_dummy_op_void, |
8ceee660 BH |
1829 | .fini = efx_port_dummy_op_void, |
1830 | .clear_interrupt = efx_port_dummy_op_void, | |
8ceee660 BH |
1831 | }; |
1832 | ||
8ceee660 | 1833 | static struct efx_board efx_dummy_board_info = { |
01aad7b6 BH |
1834 | .init = efx_port_dummy_op_int, |
1835 | .init_leds = efx_port_dummy_op_int, | |
1836 | .set_fault_led = efx_port_dummy_op_blink, | |
a17102b1 | 1837 | .monitor = efx_port_dummy_op_int, |
01aad7b6 BH |
1838 | .blink = efx_port_dummy_op_blink, |
1839 | .fini = efx_port_dummy_op_void, | |
8ceee660 BH |
1840 | }; |
1841 | ||
1842 | /************************************************************************** | |
1843 | * | |
1844 | * Data housekeeping | |
1845 | * | |
1846 | **************************************************************************/ | |
1847 | ||
1848 | /* This zeroes out and then fills in the invariants in a struct | |
1849 | * efx_nic (including all sub-structures). | |
1850 | */ | |
1851 | static int efx_init_struct(struct efx_nic *efx, struct efx_nic_type *type, | |
1852 | struct pci_dev *pci_dev, struct net_device *net_dev) | |
1853 | { | |
1854 | struct efx_channel *channel; | |
1855 | struct efx_tx_queue *tx_queue; | |
1856 | struct efx_rx_queue *rx_queue; | |
1ab00629 | 1857 | int i; |
8ceee660 BH |
1858 | |
1859 | /* Initialise common structures */ | |
1860 | memset(efx, 0, sizeof(*efx)); | |
1861 | spin_lock_init(&efx->biu_lock); | |
1862 | spin_lock_init(&efx->phy_lock); | |
f4150724 | 1863 | mutex_init(&efx->spi_lock); |
8ceee660 BH |
1864 | INIT_WORK(&efx->reset_work, efx_reset_work); |
1865 | INIT_DELAYED_WORK(&efx->monitor_work, efx_monitor); | |
1866 | efx->pci_dev = pci_dev; | |
1867 | efx->state = STATE_INIT; | |
1868 | efx->reset_pending = RESET_TYPE_NONE; | |
1869 | strlcpy(efx->name, pci_name(pci_dev), sizeof(efx->name)); | |
1870 | efx->board_info = efx_dummy_board_info; | |
1871 | ||
1872 | efx->net_dev = net_dev; | |
dc8cfa55 | 1873 | efx->rx_checksum_enabled = true; |
8ceee660 BH |
1874 | spin_lock_init(&efx->netif_stop_lock); |
1875 | spin_lock_init(&efx->stats_lock); | |
1876 | mutex_init(&efx->mac_lock); | |
177dfcd8 | 1877 | efx->mac_op = &efx_dummy_mac_operations; |
8ceee660 BH |
1878 | efx->phy_op = &efx_dummy_phy_operations; |
1879 | efx->mii.dev = net_dev; | |
766ca0fa BH |
1880 | INIT_WORK(&efx->phy_work, efx_phy_work); |
1881 | INIT_WORK(&efx->mac_work, efx_mac_work); | |
8ceee660 BH |
1882 | atomic_set(&efx->netif_stop_count, 1); |
1883 | ||
1884 | for (i = 0; i < EFX_MAX_CHANNELS; i++) { | |
1885 | channel = &efx->channel[i]; | |
1886 | channel->efx = efx; | |
1887 | channel->channel = i; | |
dc8cfa55 | 1888 | channel->work_pending = false; |
8ceee660 | 1889 | } |
60ac1065 | 1890 | for (i = 0; i < EFX_TX_QUEUE_COUNT; i++) { |
8ceee660 BH |
1891 | tx_queue = &efx->tx_queue[i]; |
1892 | tx_queue->efx = efx; | |
1893 | tx_queue->queue = i; | |
1894 | tx_queue->buffer = NULL; | |
1895 | tx_queue->channel = &efx->channel[0]; /* for safety */ | |
b9b39b62 | 1896 | tx_queue->tso_headers_free = NULL; |
8ceee660 BH |
1897 | } |
1898 | for (i = 0; i < EFX_MAX_RX_QUEUES; i++) { | |
1899 | rx_queue = &efx->rx_queue[i]; | |
1900 | rx_queue->efx = efx; | |
1901 | rx_queue->queue = i; | |
1902 | rx_queue->channel = &efx->channel[0]; /* for safety */ | |
1903 | rx_queue->buffer = NULL; | |
1904 | spin_lock_init(&rx_queue->add_lock); | |
1905 | INIT_DELAYED_WORK(&rx_queue->work, efx_rx_work); | |
1906 | } | |
1907 | ||
1908 | efx->type = type; | |
1909 | ||
1910 | /* Sanity-check NIC type */ | |
1911 | EFX_BUG_ON_PARANOID(efx->type->txd_ring_mask & | |
1912 | (efx->type->txd_ring_mask + 1)); | |
1913 | EFX_BUG_ON_PARANOID(efx->type->rxd_ring_mask & | |
1914 | (efx->type->rxd_ring_mask + 1)); | |
1915 | EFX_BUG_ON_PARANOID(efx->type->evq_size & | |
1916 | (efx->type->evq_size - 1)); | |
1917 | /* As close as we can get to guaranteeing that we don't overflow */ | |
1918 | EFX_BUG_ON_PARANOID(efx->type->evq_size < | |
1919 | (efx->type->txd_ring_mask + 1 + | |
1920 | efx->type->rxd_ring_mask + 1)); | |
1921 | EFX_BUG_ON_PARANOID(efx->type->phys_addr_channels > EFX_MAX_CHANNELS); | |
1922 | ||
1923 | /* Higher numbered interrupt modes are less capable! */ | |
1924 | efx->interrupt_mode = max(efx->type->max_interrupt_mode, | |
1925 | interrupt_mode); | |
1926 | ||
1927 | efx->workqueue = create_singlethread_workqueue("sfc_work"); | |
1ab00629 SH |
1928 | if (!efx->workqueue) |
1929 | return -ENOMEM; | |
8d9853d9 | 1930 | |
8ceee660 | 1931 | return 0; |
8ceee660 BH |
1932 | } |
1933 | ||
1934 | static void efx_fini_struct(struct efx_nic *efx) | |
1935 | { | |
1936 | if (efx->workqueue) { | |
1937 | destroy_workqueue(efx->workqueue); | |
1938 | efx->workqueue = NULL; | |
1939 | } | |
1940 | } | |
1941 | ||
1942 | /************************************************************************** | |
1943 | * | |
1944 | * PCI interface | |
1945 | * | |
1946 | **************************************************************************/ | |
1947 | ||
1948 | /* Main body of final NIC shutdown code | |
1949 | * This is called only at module unload (or hotplug removal). | |
1950 | */ | |
1951 | static void efx_pci_remove_main(struct efx_nic *efx) | |
1952 | { | |
1953 | EFX_ASSERT_RESET_SERIALISED(efx); | |
1954 | ||
1955 | /* Skip everything if we never obtained a valid membase */ | |
1956 | if (!efx->membase) | |
1957 | return; | |
1958 | ||
1959 | efx_fini_channels(efx); | |
1960 | efx_fini_port(efx); | |
1961 | ||
1962 | /* Shutdown the board, then the NIC and board state */ | |
37b5a603 | 1963 | efx->board_info.fini(efx); |
8ceee660 BH |
1964 | falcon_fini_interrupt(efx); |
1965 | ||
1966 | efx_fini_napi(efx); | |
1967 | efx_remove_all(efx); | |
1968 | } | |
1969 | ||
1970 | /* Final NIC shutdown | |
1971 | * This is called only at module unload (or hotplug removal). | |
1972 | */ | |
1973 | static void efx_pci_remove(struct pci_dev *pci_dev) | |
1974 | { | |
1975 | struct efx_nic *efx; | |
1976 | ||
1977 | efx = pci_get_drvdata(pci_dev); | |
1978 | if (!efx) | |
1979 | return; | |
1980 | ||
f4150724 BH |
1981 | efx_mtd_remove(efx); |
1982 | ||
8ceee660 BH |
1983 | /* Mark the NIC as fini, then stop the interface */ |
1984 | rtnl_lock(); | |
1985 | efx->state = STATE_FINI; | |
1986 | dev_close(efx->net_dev); | |
1987 | ||
1988 | /* Allow any queued efx_resets() to complete */ | |
1989 | rtnl_unlock(); | |
1990 | ||
1991 | if (efx->membase == NULL) | |
1992 | goto out; | |
1993 | ||
1994 | efx_unregister_netdev(efx); | |
1995 | ||
1996 | /* Wait for any scheduled resets to complete. No more will be | |
1997 | * scheduled from this point because efx_stop_all() has been | |
1998 | * called, we are no longer registered with driverlink, and | |
1999 | * the net_device's have been removed. */ | |
1ab00629 | 2000 | cancel_work_sync(&efx->reset_work); |
8ceee660 BH |
2001 | |
2002 | efx_pci_remove_main(efx); | |
2003 | ||
2004 | out: | |
2005 | efx_fini_io(efx); | |
2006 | EFX_LOG(efx, "shutdown successful\n"); | |
2007 | ||
2008 | pci_set_drvdata(pci_dev, NULL); | |
2009 | efx_fini_struct(efx); | |
2010 | free_netdev(efx->net_dev); | |
2011 | }; | |
2012 | ||
2013 | /* Main body of NIC initialisation | |
2014 | * This is called at module load (or hotplug insertion, theoretically). | |
2015 | */ | |
2016 | static int efx_pci_probe_main(struct efx_nic *efx) | |
2017 | { | |
2018 | int rc; | |
2019 | ||
2020 | /* Do start-of-day initialisation */ | |
2021 | rc = efx_probe_all(efx); | |
2022 | if (rc) | |
2023 | goto fail1; | |
2024 | ||
2025 | rc = efx_init_napi(efx); | |
2026 | if (rc) | |
2027 | goto fail2; | |
2028 | ||
2029 | /* Initialise the board */ | |
2030 | rc = efx->board_info.init(efx); | |
2031 | if (rc) { | |
2032 | EFX_ERR(efx, "failed to initialise board\n"); | |
2033 | goto fail3; | |
2034 | } | |
2035 | ||
2036 | rc = falcon_init_nic(efx); | |
2037 | if (rc) { | |
2038 | EFX_ERR(efx, "failed to initialise NIC\n"); | |
2039 | goto fail4; | |
2040 | } | |
2041 | ||
2042 | rc = efx_init_port(efx); | |
2043 | if (rc) { | |
2044 | EFX_ERR(efx, "failed to initialise port\n"); | |
2045 | goto fail5; | |
2046 | } | |
2047 | ||
bc3c90a2 | 2048 | efx_init_channels(efx); |
8ceee660 BH |
2049 | |
2050 | rc = falcon_init_interrupt(efx); | |
2051 | if (rc) | |
bc3c90a2 | 2052 | goto fail6; |
8ceee660 BH |
2053 | |
2054 | return 0; | |
2055 | ||
8ceee660 | 2056 | fail6: |
bc3c90a2 | 2057 | efx_fini_channels(efx); |
8ceee660 BH |
2058 | efx_fini_port(efx); |
2059 | fail5: | |
2060 | fail4: | |
a17102b1 | 2061 | efx->board_info.fini(efx); |
8ceee660 BH |
2062 | fail3: |
2063 | efx_fini_napi(efx); | |
2064 | fail2: | |
2065 | efx_remove_all(efx); | |
2066 | fail1: | |
2067 | return rc; | |
2068 | } | |
2069 | ||
2070 | /* NIC initialisation | |
2071 | * | |
2072 | * This is called at module load (or hotplug insertion, | |
2073 | * theoretically). It sets up PCI mappings, tests and resets the NIC, | |
2074 | * sets up and registers the network devices with the kernel and hooks | |
2075 | * the interrupt service routine. It does not prepare the device for | |
2076 | * transmission; this is left to the first time one of the network | |
2077 | * interfaces is brought up (i.e. efx_net_open). | |
2078 | */ | |
2079 | static int __devinit efx_pci_probe(struct pci_dev *pci_dev, | |
2080 | const struct pci_device_id *entry) | |
2081 | { | |
2082 | struct efx_nic_type *type = (struct efx_nic_type *) entry->driver_data; | |
2083 | struct net_device *net_dev; | |
2084 | struct efx_nic *efx; | |
2085 | int i, rc; | |
2086 | ||
2087 | /* Allocate and initialise a struct net_device and struct efx_nic */ | |
2088 | net_dev = alloc_etherdev(sizeof(*efx)); | |
2089 | if (!net_dev) | |
2090 | return -ENOMEM; | |
b9b39b62 BH |
2091 | net_dev->features |= (NETIF_F_IP_CSUM | NETIF_F_SG | |
2092 | NETIF_F_HIGHDMA | NETIF_F_TSO); | |
8ceee660 BH |
2093 | if (lro) |
2094 | net_dev->features |= NETIF_F_LRO; | |
28506563 BH |
2095 | /* Mask for features that also apply to VLAN devices */ |
2096 | net_dev->vlan_features |= (NETIF_F_ALL_CSUM | NETIF_F_SG | | |
740847da | 2097 | NETIF_F_HIGHDMA | NETIF_F_TSO); |
767e468c | 2098 | efx = netdev_priv(net_dev); |
8ceee660 BH |
2099 | pci_set_drvdata(pci_dev, efx); |
2100 | rc = efx_init_struct(efx, type, pci_dev, net_dev); | |
2101 | if (rc) | |
2102 | goto fail1; | |
2103 | ||
2104 | EFX_INFO(efx, "Solarflare Communications NIC detected\n"); | |
2105 | ||
2106 | /* Set up basic I/O (BAR mappings etc) */ | |
2107 | rc = efx_init_io(efx); | |
2108 | if (rc) | |
2109 | goto fail2; | |
2110 | ||
2111 | /* No serialisation is required with the reset path because | |
2112 | * we're in STATE_INIT. */ | |
2113 | for (i = 0; i < 5; i++) { | |
2114 | rc = efx_pci_probe_main(efx); | |
8ceee660 BH |
2115 | |
2116 | /* Serialise against efx_reset(). No more resets will be | |
2117 | * scheduled since efx_stop_all() has been called, and we | |
2118 | * have not and never have been registered with either | |
2119 | * the rtnetlink or driverlink layers. */ | |
1ab00629 | 2120 | cancel_work_sync(&efx->reset_work); |
8ceee660 | 2121 | |
fa402b2e SH |
2122 | if (rc == 0) { |
2123 | if (efx->reset_pending != RESET_TYPE_NONE) { | |
2124 | /* If there was a scheduled reset during | |
2125 | * probe, the NIC is probably hosed anyway */ | |
2126 | efx_pci_remove_main(efx); | |
2127 | rc = -EIO; | |
2128 | } else { | |
2129 | break; | |
2130 | } | |
2131 | } | |
2132 | ||
8ceee660 BH |
2133 | /* Retry if a recoverably reset event has been scheduled */ |
2134 | if ((efx->reset_pending != RESET_TYPE_INVISIBLE) && | |
2135 | (efx->reset_pending != RESET_TYPE_ALL)) | |
2136 | goto fail3; | |
2137 | ||
2138 | efx->reset_pending = RESET_TYPE_NONE; | |
2139 | } | |
2140 | ||
2141 | if (rc) { | |
2142 | EFX_ERR(efx, "Could not reset NIC\n"); | |
2143 | goto fail4; | |
2144 | } | |
2145 | ||
2146 | /* Switch to the running state before we expose the device to | |
2147 | * the OS. This is to ensure that the initial gathering of | |
2148 | * MAC stats succeeds. */ | |
2149 | rtnl_lock(); | |
2150 | efx->state = STATE_RUNNING; | |
2151 | rtnl_unlock(); | |
2152 | ||
2153 | rc = efx_register_netdev(efx); | |
2154 | if (rc) | |
2155 | goto fail5; | |
2156 | ||
2157 | EFX_LOG(efx, "initialisation successful\n"); | |
2158 | ||
f4150724 | 2159 | efx_mtd_probe(efx); /* allowed to fail */ |
8ceee660 BH |
2160 | return 0; |
2161 | ||
2162 | fail5: | |
2163 | efx_pci_remove_main(efx); | |
2164 | fail4: | |
2165 | fail3: | |
2166 | efx_fini_io(efx); | |
2167 | fail2: | |
2168 | efx_fini_struct(efx); | |
2169 | fail1: | |
2170 | EFX_LOG(efx, "initialisation failed. rc=%d\n", rc); | |
2171 | free_netdev(net_dev); | |
2172 | return rc; | |
2173 | } | |
2174 | ||
2175 | static struct pci_driver efx_pci_driver = { | |
2176 | .name = EFX_DRIVER_NAME, | |
2177 | .id_table = efx_pci_table, | |
2178 | .probe = efx_pci_probe, | |
2179 | .remove = efx_pci_remove, | |
2180 | }; | |
2181 | ||
2182 | /************************************************************************** | |
2183 | * | |
2184 | * Kernel module interface | |
2185 | * | |
2186 | *************************************************************************/ | |
2187 | ||
2188 | module_param(interrupt_mode, uint, 0444); | |
2189 | MODULE_PARM_DESC(interrupt_mode, | |
2190 | "Interrupt mode (0=>MSIX 1=>MSI 2=>legacy)"); | |
2191 | ||
2192 | static int __init efx_init_module(void) | |
2193 | { | |
2194 | int rc; | |
2195 | ||
2196 | printk(KERN_INFO "Solarflare NET driver v" EFX_DRIVER_VERSION "\n"); | |
2197 | ||
2198 | rc = register_netdevice_notifier(&efx_netdev_notifier); | |
2199 | if (rc) | |
2200 | goto err_notifier; | |
2201 | ||
2202 | refill_workqueue = create_workqueue("sfc_refill"); | |
2203 | if (!refill_workqueue) { | |
2204 | rc = -ENOMEM; | |
2205 | goto err_refill; | |
2206 | } | |
1ab00629 SH |
2207 | reset_workqueue = create_singlethread_workqueue("sfc_reset"); |
2208 | if (!reset_workqueue) { | |
2209 | rc = -ENOMEM; | |
2210 | goto err_reset; | |
2211 | } | |
8ceee660 BH |
2212 | |
2213 | rc = pci_register_driver(&efx_pci_driver); | |
2214 | if (rc < 0) | |
2215 | goto err_pci; | |
2216 | ||
2217 | return 0; | |
2218 | ||
2219 | err_pci: | |
1ab00629 SH |
2220 | destroy_workqueue(reset_workqueue); |
2221 | err_reset: | |
8ceee660 BH |
2222 | destroy_workqueue(refill_workqueue); |
2223 | err_refill: | |
2224 | unregister_netdevice_notifier(&efx_netdev_notifier); | |
2225 | err_notifier: | |
2226 | return rc; | |
2227 | } | |
2228 | ||
2229 | static void __exit efx_exit_module(void) | |
2230 | { | |
2231 | printk(KERN_INFO "Solarflare NET driver unloading\n"); | |
2232 | ||
2233 | pci_unregister_driver(&efx_pci_driver); | |
1ab00629 | 2234 | destroy_workqueue(reset_workqueue); |
8ceee660 BH |
2235 | destroy_workqueue(refill_workqueue); |
2236 | unregister_netdevice_notifier(&efx_netdev_notifier); | |
2237 | ||
2238 | } | |
2239 | ||
2240 | module_init(efx_init_module); | |
2241 | module_exit(efx_exit_module); | |
2242 | ||
2243 | MODULE_AUTHOR("Michael Brown <mbrown@fensystems.co.uk> and " | |
2244 | "Solarflare Communications"); | |
2245 | MODULE_DESCRIPTION("Solarflare Communications network driver"); | |
2246 | MODULE_LICENSE("GPL"); | |
2247 | MODULE_DEVICE_TABLE(pci, efx_pci_table); |