Commit | Line | Data |
---|---|---|
d0cad871 SG |
1 | /*************************************************************************** |
2 | * | |
3 | * Copyright (C) 2007-2010 SMSC | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License | |
7 | * as published by the Free Software Foundation; either version 2 | |
8 | * of the License, or (at your option) any later version. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. | |
18 | * | |
19 | *****************************************************************************/ | |
20 | ||
21 | #include <linux/module.h> | |
22 | #include <linux/kmod.h> | |
23 | #include <linux/init.h> | |
24 | #include <linux/netdevice.h> | |
25 | #include <linux/etherdevice.h> | |
26 | #include <linux/ethtool.h> | |
27 | #include <linux/mii.h> | |
28 | #include <linux/usb.h> | |
29 | #include <linux/crc32.h> | |
30 | #include <linux/usb/usbnet.h> | |
5a0e3ad6 | 31 | #include <linux/slab.h> |
d0cad871 SG |
32 | #include "smsc75xx.h" |
33 | ||
34 | #define SMSC_CHIPNAME "smsc75xx" | |
35 | #define SMSC_DRIVER_VERSION "1.0.0" | |
36 | #define HS_USB_PKT_SIZE (512) | |
37 | #define FS_USB_PKT_SIZE (64) | |
38 | #define DEFAULT_HS_BURST_CAP_SIZE (16 * 1024 + 5 * HS_USB_PKT_SIZE) | |
39 | #define DEFAULT_FS_BURST_CAP_SIZE (6 * 1024 + 33 * FS_USB_PKT_SIZE) | |
40 | #define DEFAULT_BULK_IN_DELAY (0x00002000) | |
41 | #define MAX_SINGLE_PACKET_SIZE (9000) | |
42 | #define LAN75XX_EEPROM_MAGIC (0x7500) | |
43 | #define EEPROM_MAC_OFFSET (0x01) | |
44 | #define DEFAULT_TX_CSUM_ENABLE (true) | |
45 | #define DEFAULT_RX_CSUM_ENABLE (true) | |
46 | #define DEFAULT_TSO_ENABLE (true) | |
47 | #define SMSC75XX_INTERNAL_PHY_ID (1) | |
48 | #define SMSC75XX_TX_OVERHEAD (8) | |
49 | #define MAX_RX_FIFO_SIZE (20 * 1024) | |
50 | #define MAX_TX_FIFO_SIZE (12 * 1024) | |
51 | #define USB_VENDOR_ID_SMSC (0x0424) | |
52 | #define USB_PRODUCT_ID_LAN7500 (0x7500) | |
53 | #define USB_PRODUCT_ID_LAN7505 (0x7505) | |
ea1649de | 54 | #define RXW_PADDING 2 |
d0cad871 SG |
55 | |
56 | #define check_warn(ret, fmt, args...) \ | |
57 | ({ if (ret < 0) netdev_warn(dev->net, fmt, ##args); }) | |
58 | ||
59 | #define check_warn_return(ret, fmt, args...) \ | |
60 | ({ if (ret < 0) { netdev_warn(dev->net, fmt, ##args); return ret; } }) | |
61 | ||
62 | #define check_warn_goto_done(ret, fmt, args...) \ | |
63 | ({ if (ret < 0) { netdev_warn(dev->net, fmt, ##args); goto done; } }) | |
64 | ||
65 | struct smsc75xx_priv { | |
66 | struct usbnet *dev; | |
67 | u32 rfe_ctl; | |
68 | u32 multicast_hash_table[DP_SEL_VHF_HASH_LEN]; | |
d0cad871 SG |
69 | struct mutex dataport_mutex; |
70 | spinlock_t rfe_ctl_lock; | |
71 | struct work_struct set_multicast; | |
72 | }; | |
73 | ||
74 | struct usb_context { | |
75 | struct usb_ctrlrequest req; | |
76 | struct usbnet *dev; | |
77 | }; | |
78 | ||
eb939922 | 79 | static bool turbo_mode = true; |
d0cad871 SG |
80 | module_param(turbo_mode, bool, 0644); |
81 | MODULE_PARM_DESC(turbo_mode, "Enable multiple frames per Rx transaction"); | |
82 | ||
83 | static int __must_check smsc75xx_read_reg(struct usbnet *dev, u32 index, | |
84 | u32 *data) | |
85 | { | |
86 | u32 *buf = kmalloc(4, GFP_KERNEL); | |
87 | int ret; | |
88 | ||
89 | BUG_ON(!dev); | |
90 | ||
91 | if (!buf) | |
92 | return -ENOMEM; | |
93 | ||
94 | ret = usb_control_msg(dev->udev, usb_rcvctrlpipe(dev->udev, 0), | |
95 | USB_VENDOR_REQUEST_READ_REGISTER, | |
96 | USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE, | |
97 | 00, index, buf, 4, USB_CTRL_GET_TIMEOUT); | |
98 | ||
99 | if (unlikely(ret < 0)) | |
100 | netdev_warn(dev->net, | |
4f49add9 | 101 | "Failed to read reg index 0x%08x: %d", index, ret); |
d0cad871 SG |
102 | |
103 | le32_to_cpus(buf); | |
104 | *data = *buf; | |
105 | kfree(buf); | |
106 | ||
107 | return ret; | |
108 | } | |
109 | ||
110 | static int __must_check smsc75xx_write_reg(struct usbnet *dev, u32 index, | |
111 | u32 data) | |
112 | { | |
113 | u32 *buf = kmalloc(4, GFP_KERNEL); | |
114 | int ret; | |
115 | ||
116 | BUG_ON(!dev); | |
117 | ||
118 | if (!buf) | |
119 | return -ENOMEM; | |
120 | ||
121 | *buf = data; | |
122 | cpu_to_le32s(buf); | |
123 | ||
124 | ret = usb_control_msg(dev->udev, usb_sndctrlpipe(dev->udev, 0), | |
125 | USB_VENDOR_REQUEST_WRITE_REGISTER, | |
126 | USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE, | |
127 | 00, index, buf, 4, USB_CTRL_SET_TIMEOUT); | |
128 | ||
129 | if (unlikely(ret < 0)) | |
130 | netdev_warn(dev->net, | |
4f49add9 | 131 | "Failed to write reg index 0x%08x: %d", index, ret); |
d0cad871 SG |
132 | |
133 | kfree(buf); | |
134 | ||
135 | return ret; | |
136 | } | |
137 | ||
138 | /* Loop until the read is completed with timeout | |
139 | * called with phy_mutex held */ | |
140 | static int smsc75xx_phy_wait_not_busy(struct usbnet *dev) | |
141 | { | |
142 | unsigned long start_time = jiffies; | |
143 | u32 val; | |
144 | int ret; | |
145 | ||
146 | do { | |
147 | ret = smsc75xx_read_reg(dev, MII_ACCESS, &val); | |
148 | check_warn_return(ret, "Error reading MII_ACCESS"); | |
149 | ||
150 | if (!(val & MII_ACCESS_BUSY)) | |
151 | return 0; | |
152 | } while (!time_after(jiffies, start_time + HZ)); | |
153 | ||
154 | return -EIO; | |
155 | } | |
156 | ||
157 | static int smsc75xx_mdio_read(struct net_device *netdev, int phy_id, int idx) | |
158 | { | |
159 | struct usbnet *dev = netdev_priv(netdev); | |
160 | u32 val, addr; | |
161 | int ret; | |
162 | ||
163 | mutex_lock(&dev->phy_mutex); | |
164 | ||
165 | /* confirm MII not busy */ | |
166 | ret = smsc75xx_phy_wait_not_busy(dev); | |
167 | check_warn_goto_done(ret, "MII is busy in smsc75xx_mdio_read"); | |
168 | ||
169 | /* set the address, index & direction (read from PHY) */ | |
170 | phy_id &= dev->mii.phy_id_mask; | |
171 | idx &= dev->mii.reg_num_mask; | |
172 | addr = ((phy_id << MII_ACCESS_PHY_ADDR_SHIFT) & MII_ACCESS_PHY_ADDR) | |
173 | | ((idx << MII_ACCESS_REG_ADDR_SHIFT) & MII_ACCESS_REG_ADDR) | |
cb8722d3 | 174 | | MII_ACCESS_READ | MII_ACCESS_BUSY; |
d0cad871 SG |
175 | ret = smsc75xx_write_reg(dev, MII_ACCESS, addr); |
176 | check_warn_goto_done(ret, "Error writing MII_ACCESS"); | |
177 | ||
178 | ret = smsc75xx_phy_wait_not_busy(dev); | |
179 | check_warn_goto_done(ret, "Timed out reading MII reg %02X", idx); | |
180 | ||
181 | ret = smsc75xx_read_reg(dev, MII_DATA, &val); | |
182 | check_warn_goto_done(ret, "Error reading MII_DATA"); | |
183 | ||
184 | ret = (u16)(val & 0xFFFF); | |
185 | ||
186 | done: | |
187 | mutex_unlock(&dev->phy_mutex); | |
188 | return ret; | |
189 | } | |
190 | ||
191 | static void smsc75xx_mdio_write(struct net_device *netdev, int phy_id, int idx, | |
192 | int regval) | |
193 | { | |
194 | struct usbnet *dev = netdev_priv(netdev); | |
195 | u32 val, addr; | |
196 | int ret; | |
197 | ||
198 | mutex_lock(&dev->phy_mutex); | |
199 | ||
200 | /* confirm MII not busy */ | |
201 | ret = smsc75xx_phy_wait_not_busy(dev); | |
202 | check_warn_goto_done(ret, "MII is busy in smsc75xx_mdio_write"); | |
203 | ||
204 | val = regval; | |
205 | ret = smsc75xx_write_reg(dev, MII_DATA, val); | |
206 | check_warn_goto_done(ret, "Error writing MII_DATA"); | |
207 | ||
208 | /* set the address, index & direction (write to PHY) */ | |
209 | phy_id &= dev->mii.phy_id_mask; | |
210 | idx &= dev->mii.reg_num_mask; | |
211 | addr = ((phy_id << MII_ACCESS_PHY_ADDR_SHIFT) & MII_ACCESS_PHY_ADDR) | |
212 | | ((idx << MII_ACCESS_REG_ADDR_SHIFT) & MII_ACCESS_REG_ADDR) | |
cb8722d3 | 213 | | MII_ACCESS_WRITE | MII_ACCESS_BUSY; |
d0cad871 SG |
214 | ret = smsc75xx_write_reg(dev, MII_ACCESS, addr); |
215 | check_warn_goto_done(ret, "Error writing MII_ACCESS"); | |
216 | ||
217 | ret = smsc75xx_phy_wait_not_busy(dev); | |
218 | check_warn_goto_done(ret, "Timed out writing MII reg %02X", idx); | |
219 | ||
220 | done: | |
221 | mutex_unlock(&dev->phy_mutex); | |
222 | } | |
223 | ||
224 | static int smsc75xx_wait_eeprom(struct usbnet *dev) | |
225 | { | |
226 | unsigned long start_time = jiffies; | |
227 | u32 val; | |
228 | int ret; | |
229 | ||
230 | do { | |
231 | ret = smsc75xx_read_reg(dev, E2P_CMD, &val); | |
232 | check_warn_return(ret, "Error reading E2P_CMD"); | |
233 | ||
234 | if (!(val & E2P_CMD_BUSY) || (val & E2P_CMD_TIMEOUT)) | |
235 | break; | |
236 | udelay(40); | |
237 | } while (!time_after(jiffies, start_time + HZ)); | |
238 | ||
239 | if (val & (E2P_CMD_TIMEOUT | E2P_CMD_BUSY)) { | |
240 | netdev_warn(dev->net, "EEPROM read operation timeout"); | |
241 | return -EIO; | |
242 | } | |
243 | ||
244 | return 0; | |
245 | } | |
246 | ||
247 | static int smsc75xx_eeprom_confirm_not_busy(struct usbnet *dev) | |
248 | { | |
249 | unsigned long start_time = jiffies; | |
250 | u32 val; | |
251 | int ret; | |
252 | ||
253 | do { | |
254 | ret = smsc75xx_read_reg(dev, E2P_CMD, &val); | |
255 | check_warn_return(ret, "Error reading E2P_CMD"); | |
256 | ||
257 | if (!(val & E2P_CMD_BUSY)) | |
258 | return 0; | |
259 | ||
260 | udelay(40); | |
261 | } while (!time_after(jiffies, start_time + HZ)); | |
262 | ||
263 | netdev_warn(dev->net, "EEPROM is busy"); | |
264 | return -EIO; | |
265 | } | |
266 | ||
267 | static int smsc75xx_read_eeprom(struct usbnet *dev, u32 offset, u32 length, | |
268 | u8 *data) | |
269 | { | |
270 | u32 val; | |
271 | int i, ret; | |
272 | ||
273 | BUG_ON(!dev); | |
274 | BUG_ON(!data); | |
275 | ||
276 | ret = smsc75xx_eeprom_confirm_not_busy(dev); | |
277 | if (ret) | |
278 | return ret; | |
279 | ||
280 | for (i = 0; i < length; i++) { | |
281 | val = E2P_CMD_BUSY | E2P_CMD_READ | (offset & E2P_CMD_ADDR); | |
282 | ret = smsc75xx_write_reg(dev, E2P_CMD, val); | |
283 | check_warn_return(ret, "Error writing E2P_CMD"); | |
284 | ||
285 | ret = smsc75xx_wait_eeprom(dev); | |
286 | if (ret < 0) | |
287 | return ret; | |
288 | ||
289 | ret = smsc75xx_read_reg(dev, E2P_DATA, &val); | |
290 | check_warn_return(ret, "Error reading E2P_DATA"); | |
291 | ||
292 | data[i] = val & 0xFF; | |
293 | offset++; | |
294 | } | |
295 | ||
296 | return 0; | |
297 | } | |
298 | ||
299 | static int smsc75xx_write_eeprom(struct usbnet *dev, u32 offset, u32 length, | |
300 | u8 *data) | |
301 | { | |
302 | u32 val; | |
303 | int i, ret; | |
304 | ||
305 | BUG_ON(!dev); | |
306 | BUG_ON(!data); | |
307 | ||
308 | ret = smsc75xx_eeprom_confirm_not_busy(dev); | |
309 | if (ret) | |
310 | return ret; | |
311 | ||
312 | /* Issue write/erase enable command */ | |
313 | val = E2P_CMD_BUSY | E2P_CMD_EWEN; | |
314 | ret = smsc75xx_write_reg(dev, E2P_CMD, val); | |
315 | check_warn_return(ret, "Error writing E2P_CMD"); | |
316 | ||
317 | ret = smsc75xx_wait_eeprom(dev); | |
318 | if (ret < 0) | |
319 | return ret; | |
320 | ||
321 | for (i = 0; i < length; i++) { | |
322 | ||
323 | /* Fill data register */ | |
324 | val = data[i]; | |
325 | ret = smsc75xx_write_reg(dev, E2P_DATA, val); | |
326 | check_warn_return(ret, "Error writing E2P_DATA"); | |
327 | ||
328 | /* Send "write" command */ | |
329 | val = E2P_CMD_BUSY | E2P_CMD_WRITE | (offset & E2P_CMD_ADDR); | |
330 | ret = smsc75xx_write_reg(dev, E2P_CMD, val); | |
331 | check_warn_return(ret, "Error writing E2P_CMD"); | |
332 | ||
333 | ret = smsc75xx_wait_eeprom(dev); | |
334 | if (ret < 0) | |
335 | return ret; | |
336 | ||
337 | offset++; | |
338 | } | |
339 | ||
340 | return 0; | |
341 | } | |
342 | ||
343 | static int smsc75xx_dataport_wait_not_busy(struct usbnet *dev) | |
344 | { | |
345 | int i, ret; | |
346 | ||
347 | for (i = 0; i < 100; i++) { | |
348 | u32 dp_sel; | |
349 | ret = smsc75xx_read_reg(dev, DP_SEL, &dp_sel); | |
350 | check_warn_return(ret, "Error reading DP_SEL"); | |
351 | ||
352 | if (dp_sel & DP_SEL_DPRDY) | |
353 | return 0; | |
354 | ||
355 | udelay(40); | |
356 | } | |
357 | ||
358 | netdev_warn(dev->net, "smsc75xx_dataport_wait_not_busy timed out"); | |
359 | ||
360 | return -EIO; | |
361 | } | |
362 | ||
363 | static int smsc75xx_dataport_write(struct usbnet *dev, u32 ram_select, u32 addr, | |
364 | u32 length, u32 *buf) | |
365 | { | |
366 | struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]); | |
367 | u32 dp_sel; | |
368 | int i, ret; | |
369 | ||
370 | mutex_lock(&pdata->dataport_mutex); | |
371 | ||
372 | ret = smsc75xx_dataport_wait_not_busy(dev); | |
373 | check_warn_goto_done(ret, "smsc75xx_dataport_write busy on entry"); | |
374 | ||
375 | ret = smsc75xx_read_reg(dev, DP_SEL, &dp_sel); | |
376 | check_warn_goto_done(ret, "Error reading DP_SEL"); | |
377 | ||
378 | dp_sel &= ~DP_SEL_RSEL; | |
379 | dp_sel |= ram_select; | |
380 | ret = smsc75xx_write_reg(dev, DP_SEL, dp_sel); | |
381 | check_warn_goto_done(ret, "Error writing DP_SEL"); | |
382 | ||
383 | for (i = 0; i < length; i++) { | |
384 | ret = smsc75xx_write_reg(dev, DP_ADDR, addr + i); | |
385 | check_warn_goto_done(ret, "Error writing DP_ADDR"); | |
386 | ||
387 | ret = smsc75xx_write_reg(dev, DP_DATA, buf[i]); | |
388 | check_warn_goto_done(ret, "Error writing DP_DATA"); | |
389 | ||
390 | ret = smsc75xx_write_reg(dev, DP_CMD, DP_CMD_WRITE); | |
391 | check_warn_goto_done(ret, "Error writing DP_CMD"); | |
392 | ||
393 | ret = smsc75xx_dataport_wait_not_busy(dev); | |
394 | check_warn_goto_done(ret, "smsc75xx_dataport_write timeout"); | |
395 | } | |
396 | ||
397 | done: | |
398 | mutex_unlock(&pdata->dataport_mutex); | |
399 | return ret; | |
400 | } | |
401 | ||
402 | /* returns hash bit number for given MAC address */ | |
403 | static u32 smsc75xx_hash(char addr[ETH_ALEN]) | |
404 | { | |
405 | return (ether_crc(ETH_ALEN, addr) >> 23) & 0x1ff; | |
406 | } | |
407 | ||
408 | static void smsc75xx_deferred_multicast_write(struct work_struct *param) | |
409 | { | |
410 | struct smsc75xx_priv *pdata = | |
411 | container_of(param, struct smsc75xx_priv, set_multicast); | |
412 | struct usbnet *dev = pdata->dev; | |
413 | int ret; | |
414 | ||
415 | netif_dbg(dev, drv, dev->net, "deferred multicast write 0x%08x", | |
416 | pdata->rfe_ctl); | |
417 | ||
418 | smsc75xx_dataport_write(dev, DP_SEL_VHF, DP_SEL_VHF_VLAN_LEN, | |
419 | DP_SEL_VHF_HASH_LEN, pdata->multicast_hash_table); | |
420 | ||
421 | ret = smsc75xx_write_reg(dev, RFE_CTL, pdata->rfe_ctl); | |
422 | check_warn(ret, "Error writing RFE_CRL"); | |
423 | } | |
424 | ||
425 | static void smsc75xx_set_multicast(struct net_device *netdev) | |
426 | { | |
427 | struct usbnet *dev = netdev_priv(netdev); | |
428 | struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]); | |
429 | unsigned long flags; | |
430 | int i; | |
431 | ||
432 | spin_lock_irqsave(&pdata->rfe_ctl_lock, flags); | |
433 | ||
434 | pdata->rfe_ctl &= | |
435 | ~(RFE_CTL_AU | RFE_CTL_AM | RFE_CTL_DPF | RFE_CTL_MHF); | |
436 | pdata->rfe_ctl |= RFE_CTL_AB; | |
437 | ||
438 | for (i = 0; i < DP_SEL_VHF_HASH_LEN; i++) | |
439 | pdata->multicast_hash_table[i] = 0; | |
440 | ||
441 | if (dev->net->flags & IFF_PROMISC) { | |
442 | netif_dbg(dev, drv, dev->net, "promiscuous mode enabled"); | |
443 | pdata->rfe_ctl |= RFE_CTL_AM | RFE_CTL_AU; | |
444 | } else if (dev->net->flags & IFF_ALLMULTI) { | |
445 | netif_dbg(dev, drv, dev->net, "receive all multicast enabled"); | |
446 | pdata->rfe_ctl |= RFE_CTL_AM | RFE_CTL_DPF; | |
447 | } else if (!netdev_mc_empty(dev->net)) { | |
22bedad3 | 448 | struct netdev_hw_addr *ha; |
d0cad871 SG |
449 | |
450 | netif_dbg(dev, drv, dev->net, "receive multicast hash filter"); | |
451 | ||
452 | pdata->rfe_ctl |= RFE_CTL_MHF | RFE_CTL_DPF; | |
453 | ||
22bedad3 JP |
454 | netdev_for_each_mc_addr(ha, netdev) { |
455 | u32 bitnum = smsc75xx_hash(ha->addr); | |
d0cad871 SG |
456 | pdata->multicast_hash_table[bitnum / 32] |= |
457 | (1 << (bitnum % 32)); | |
458 | } | |
459 | } else { | |
460 | netif_dbg(dev, drv, dev->net, "receive own packets only"); | |
461 | pdata->rfe_ctl |= RFE_CTL_DPF; | |
462 | } | |
463 | ||
464 | spin_unlock_irqrestore(&pdata->rfe_ctl_lock, flags); | |
465 | ||
466 | /* defer register writes to a sleepable context */ | |
467 | schedule_work(&pdata->set_multicast); | |
468 | } | |
469 | ||
470 | static int smsc75xx_update_flowcontrol(struct usbnet *dev, u8 duplex, | |
471 | u16 lcladv, u16 rmtadv) | |
472 | { | |
473 | u32 flow = 0, fct_flow = 0; | |
474 | int ret; | |
475 | ||
476 | if (duplex == DUPLEX_FULL) { | |
477 | u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv); | |
478 | ||
479 | if (cap & FLOW_CTRL_TX) { | |
480 | flow = (FLOW_TX_FCEN | 0xFFFF); | |
481 | /* set fct_flow thresholds to 20% and 80% */ | |
482 | fct_flow = (8 << 8) | 32; | |
483 | } | |
484 | ||
485 | if (cap & FLOW_CTRL_RX) | |
486 | flow |= FLOW_RX_FCEN; | |
487 | ||
488 | netif_dbg(dev, link, dev->net, "rx pause %s, tx pause %s", | |
489 | (cap & FLOW_CTRL_RX ? "enabled" : "disabled"), | |
490 | (cap & FLOW_CTRL_TX ? "enabled" : "disabled")); | |
491 | } else { | |
492 | netif_dbg(dev, link, dev->net, "half duplex"); | |
493 | } | |
494 | ||
495 | ret = smsc75xx_write_reg(dev, FLOW, flow); | |
496 | check_warn_return(ret, "Error writing FLOW"); | |
497 | ||
498 | ret = smsc75xx_write_reg(dev, FCT_FLOW, fct_flow); | |
499 | check_warn_return(ret, "Error writing FCT_FLOW"); | |
500 | ||
501 | return 0; | |
502 | } | |
503 | ||
504 | static int smsc75xx_link_reset(struct usbnet *dev) | |
505 | { | |
506 | struct mii_if_info *mii = &dev->mii; | |
8ae6daca | 507 | struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET }; |
d0cad871 SG |
508 | u16 lcladv, rmtadv; |
509 | int ret; | |
510 | ||
b140504a | 511 | /* read and write to clear phy interrupt status */ |
d0cad871 SG |
512 | ret = smsc75xx_mdio_read(dev->net, mii->phy_id, PHY_INT_SRC); |
513 | check_warn_return(ret, "Error reading PHY_INT_SRC"); | |
b140504a | 514 | smsc75xx_mdio_write(dev->net, mii->phy_id, PHY_INT_SRC, 0xffff); |
d0cad871 SG |
515 | |
516 | ret = smsc75xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL); | |
517 | check_warn_return(ret, "Error writing INT_STS"); | |
518 | ||
519 | mii_check_media(mii, 1, 1); | |
520 | mii_ethtool_gset(&dev->mii, &ecmd); | |
521 | lcladv = smsc75xx_mdio_read(dev->net, mii->phy_id, MII_ADVERTISE); | |
522 | rmtadv = smsc75xx_mdio_read(dev->net, mii->phy_id, MII_LPA); | |
523 | ||
8ae6daca DD |
524 | netif_dbg(dev, link, dev->net, "speed: %u duplex: %d lcladv: %04x" |
525 | " rmtadv: %04x", ethtool_cmd_speed(&ecmd), | |
526 | ecmd.duplex, lcladv, rmtadv); | |
d0cad871 SG |
527 | |
528 | return smsc75xx_update_flowcontrol(dev, ecmd.duplex, lcladv, rmtadv); | |
529 | } | |
530 | ||
531 | static void smsc75xx_status(struct usbnet *dev, struct urb *urb) | |
532 | { | |
533 | u32 intdata; | |
534 | ||
535 | if (urb->actual_length != 4) { | |
536 | netdev_warn(dev->net, | |
537 | "unexpected urb length %d", urb->actual_length); | |
538 | return; | |
539 | } | |
540 | ||
541 | memcpy(&intdata, urb->transfer_buffer, 4); | |
542 | le32_to_cpus(&intdata); | |
543 | ||
544 | netif_dbg(dev, link, dev->net, "intdata: 0x%08X", intdata); | |
545 | ||
546 | if (intdata & INT_ENP_PHY_INT) | |
547 | usbnet_defer_kevent(dev, EVENT_LINK_RESET); | |
548 | else | |
549 | netdev_warn(dev->net, | |
550 | "unexpected interrupt, intdata=0x%08X", intdata); | |
551 | } | |
552 | ||
d0cad871 SG |
553 | static int smsc75xx_ethtool_get_eeprom_len(struct net_device *net) |
554 | { | |
555 | return MAX_EEPROM_SIZE; | |
556 | } | |
557 | ||
558 | static int smsc75xx_ethtool_get_eeprom(struct net_device *netdev, | |
559 | struct ethtool_eeprom *ee, u8 *data) | |
560 | { | |
561 | struct usbnet *dev = netdev_priv(netdev); | |
562 | ||
563 | ee->magic = LAN75XX_EEPROM_MAGIC; | |
564 | ||
565 | return smsc75xx_read_eeprom(dev, ee->offset, ee->len, data); | |
566 | } | |
567 | ||
568 | static int smsc75xx_ethtool_set_eeprom(struct net_device *netdev, | |
569 | struct ethtool_eeprom *ee, u8 *data) | |
570 | { | |
571 | struct usbnet *dev = netdev_priv(netdev); | |
572 | ||
573 | if (ee->magic != LAN75XX_EEPROM_MAGIC) { | |
574 | netdev_warn(dev->net, | |
575 | "EEPROM: magic value mismatch: 0x%x", ee->magic); | |
576 | return -EINVAL; | |
577 | } | |
578 | ||
579 | return smsc75xx_write_eeprom(dev, ee->offset, ee->len, data); | |
580 | } | |
581 | ||
d0cad871 SG |
582 | static const struct ethtool_ops smsc75xx_ethtool_ops = { |
583 | .get_link = usbnet_get_link, | |
584 | .nway_reset = usbnet_nway_reset, | |
585 | .get_drvinfo = usbnet_get_drvinfo, | |
586 | .get_msglevel = usbnet_get_msglevel, | |
587 | .set_msglevel = usbnet_set_msglevel, | |
588 | .get_settings = usbnet_get_settings, | |
589 | .set_settings = usbnet_set_settings, | |
590 | .get_eeprom_len = smsc75xx_ethtool_get_eeprom_len, | |
591 | .get_eeprom = smsc75xx_ethtool_get_eeprom, | |
592 | .set_eeprom = smsc75xx_ethtool_set_eeprom, | |
d0cad871 SG |
593 | }; |
594 | ||
595 | static int smsc75xx_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd) | |
596 | { | |
597 | struct usbnet *dev = netdev_priv(netdev); | |
598 | ||
599 | if (!netif_running(netdev)) | |
600 | return -EINVAL; | |
601 | ||
602 | return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL); | |
603 | } | |
604 | ||
605 | static void smsc75xx_init_mac_address(struct usbnet *dev) | |
606 | { | |
607 | /* try reading mac address from EEPROM */ | |
608 | if (smsc75xx_read_eeprom(dev, EEPROM_MAC_OFFSET, ETH_ALEN, | |
609 | dev->net->dev_addr) == 0) { | |
610 | if (is_valid_ether_addr(dev->net->dev_addr)) { | |
611 | /* eeprom values are valid so use them */ | |
612 | netif_dbg(dev, ifup, dev->net, | |
613 | "MAC address read from EEPROM"); | |
614 | return; | |
615 | } | |
616 | } | |
617 | ||
618 | /* no eeprom, or eeprom values are invalid. generate random MAC */ | |
f2cedb63 | 619 | eth_hw_addr_random(dev->net); |
d0cad871 SG |
620 | netif_dbg(dev, ifup, dev->net, "MAC address set to random_ether_addr"); |
621 | } | |
622 | ||
623 | static int smsc75xx_set_mac_address(struct usbnet *dev) | |
624 | { | |
625 | u32 addr_lo = dev->net->dev_addr[0] | dev->net->dev_addr[1] << 8 | | |
626 | dev->net->dev_addr[2] << 16 | dev->net->dev_addr[3] << 24; | |
627 | u32 addr_hi = dev->net->dev_addr[4] | dev->net->dev_addr[5] << 8; | |
628 | ||
629 | int ret = smsc75xx_write_reg(dev, RX_ADDRH, addr_hi); | |
630 | check_warn_return(ret, "Failed to write RX_ADDRH: %d", ret); | |
631 | ||
632 | ret = smsc75xx_write_reg(dev, RX_ADDRL, addr_lo); | |
633 | check_warn_return(ret, "Failed to write RX_ADDRL: %d", ret); | |
634 | ||
635 | addr_hi |= ADDR_FILTX_FB_VALID; | |
636 | ret = smsc75xx_write_reg(dev, ADDR_FILTX, addr_hi); | |
637 | check_warn_return(ret, "Failed to write ADDR_FILTX: %d", ret); | |
638 | ||
639 | ret = smsc75xx_write_reg(dev, ADDR_FILTX + 4, addr_lo); | |
640 | check_warn_return(ret, "Failed to write ADDR_FILTX+4: %d", ret); | |
641 | ||
642 | return 0; | |
643 | } | |
644 | ||
645 | static int smsc75xx_phy_initialize(struct usbnet *dev) | |
646 | { | |
b140504a | 647 | int bmcr, ret, timeout = 0; |
d0cad871 SG |
648 | |
649 | /* Initialize MII structure */ | |
650 | dev->mii.dev = dev->net; | |
651 | dev->mii.mdio_read = smsc75xx_mdio_read; | |
652 | dev->mii.mdio_write = smsc75xx_mdio_write; | |
653 | dev->mii.phy_id_mask = 0x1f; | |
654 | dev->mii.reg_num_mask = 0x1f; | |
c0b92e4d | 655 | dev->mii.supports_gmii = 1; |
d0cad871 SG |
656 | dev->mii.phy_id = SMSC75XX_INTERNAL_PHY_ID; |
657 | ||
658 | /* reset phy and wait for reset to complete */ | |
659 | smsc75xx_mdio_write(dev->net, dev->mii.phy_id, MII_BMCR, BMCR_RESET); | |
660 | ||
661 | do { | |
662 | msleep(10); | |
663 | bmcr = smsc75xx_mdio_read(dev->net, dev->mii.phy_id, MII_BMCR); | |
664 | check_warn_return(bmcr, "Error reading MII_BMCR"); | |
665 | timeout++; | |
8a1d59d7 | 666 | } while ((bmcr & BMCR_RESET) && (timeout < 100)); |
d0cad871 SG |
667 | |
668 | if (timeout >= 100) { | |
669 | netdev_warn(dev->net, "timeout on PHY Reset"); | |
670 | return -EIO; | |
671 | } | |
672 | ||
673 | smsc75xx_mdio_write(dev->net, dev->mii.phy_id, MII_ADVERTISE, | |
674 | ADVERTISE_ALL | ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP | | |
675 | ADVERTISE_PAUSE_ASYM); | |
c0b92e4d SG |
676 | smsc75xx_mdio_write(dev->net, dev->mii.phy_id, MII_CTRL1000, |
677 | ADVERTISE_1000FULL); | |
d0cad871 | 678 | |
b140504a SG |
679 | /* read and write to clear phy interrupt status */ |
680 | ret = smsc75xx_mdio_read(dev->net, dev->mii.phy_id, PHY_INT_SRC); | |
681 | check_warn_return(ret, "Error reading PHY_INT_SRC"); | |
682 | smsc75xx_mdio_write(dev->net, dev->mii.phy_id, PHY_INT_SRC, 0xffff); | |
d0cad871 SG |
683 | |
684 | smsc75xx_mdio_write(dev->net, dev->mii.phy_id, PHY_INT_MASK, | |
685 | PHY_INT_MASK_DEFAULT); | |
686 | mii_nway_restart(&dev->mii); | |
687 | ||
688 | netif_dbg(dev, ifup, dev->net, "phy initialised successfully"); | |
689 | return 0; | |
690 | } | |
691 | ||
692 | static int smsc75xx_set_rx_max_frame_length(struct usbnet *dev, int size) | |
693 | { | |
694 | int ret = 0; | |
695 | u32 buf; | |
696 | bool rxenabled; | |
697 | ||
698 | ret = smsc75xx_read_reg(dev, MAC_RX, &buf); | |
699 | check_warn_return(ret, "Failed to read MAC_RX: %d", ret); | |
700 | ||
701 | rxenabled = ((buf & MAC_RX_RXEN) != 0); | |
702 | ||
703 | if (rxenabled) { | |
704 | buf &= ~MAC_RX_RXEN; | |
705 | ret = smsc75xx_write_reg(dev, MAC_RX, buf); | |
706 | check_warn_return(ret, "Failed to write MAC_RX: %d", ret); | |
707 | } | |
708 | ||
709 | /* add 4 to size for FCS */ | |
710 | buf &= ~MAC_RX_MAX_SIZE; | |
711 | buf |= (((size + 4) << MAC_RX_MAX_SIZE_SHIFT) & MAC_RX_MAX_SIZE); | |
712 | ||
713 | ret = smsc75xx_write_reg(dev, MAC_RX, buf); | |
714 | check_warn_return(ret, "Failed to write MAC_RX: %d", ret); | |
715 | ||
716 | if (rxenabled) { | |
717 | buf |= MAC_RX_RXEN; | |
718 | ret = smsc75xx_write_reg(dev, MAC_RX, buf); | |
719 | check_warn_return(ret, "Failed to write MAC_RX: %d", ret); | |
720 | } | |
721 | ||
722 | return 0; | |
723 | } | |
724 | ||
725 | static int smsc75xx_change_mtu(struct net_device *netdev, int new_mtu) | |
726 | { | |
727 | struct usbnet *dev = netdev_priv(netdev); | |
728 | ||
729 | int ret = smsc75xx_set_rx_max_frame_length(dev, new_mtu); | |
730 | check_warn_return(ret, "Failed to set mac rx frame length"); | |
731 | ||
732 | return usbnet_change_mtu(netdev, new_mtu); | |
733 | } | |
734 | ||
78e47fe4 | 735 | /* Enable or disable Rx checksum offload engine */ |
c8f44aff MM |
736 | static int smsc75xx_set_features(struct net_device *netdev, |
737 | netdev_features_t features) | |
78e47fe4 MM |
738 | { |
739 | struct usbnet *dev = netdev_priv(netdev); | |
740 | struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]); | |
741 | unsigned long flags; | |
742 | int ret; | |
743 | ||
744 | spin_lock_irqsave(&pdata->rfe_ctl_lock, flags); | |
745 | ||
746 | if (features & NETIF_F_RXCSUM) | |
747 | pdata->rfe_ctl |= RFE_CTL_TCPUDP_CKM | RFE_CTL_IP_CKM; | |
748 | else | |
749 | pdata->rfe_ctl &= ~(RFE_CTL_TCPUDP_CKM | RFE_CTL_IP_CKM); | |
750 | ||
751 | spin_unlock_irqrestore(&pdata->rfe_ctl_lock, flags); | |
752 | /* it's racing here! */ | |
753 | ||
754 | ret = smsc75xx_write_reg(dev, RFE_CTL, pdata->rfe_ctl); | |
755 | check_warn_return(ret, "Error writing RFE_CTL"); | |
756 | ||
757 | return 0; | |
758 | } | |
759 | ||
d0cad871 SG |
760 | static int smsc75xx_reset(struct usbnet *dev) |
761 | { | |
762 | struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]); | |
763 | u32 buf; | |
764 | int ret = 0, timeout; | |
765 | ||
766 | netif_dbg(dev, ifup, dev->net, "entering smsc75xx_reset"); | |
767 | ||
768 | ret = smsc75xx_read_reg(dev, HW_CFG, &buf); | |
769 | check_warn_return(ret, "Failed to read HW_CFG: %d", ret); | |
770 | ||
771 | buf |= HW_CFG_LRST; | |
772 | ||
773 | ret = smsc75xx_write_reg(dev, HW_CFG, buf); | |
774 | check_warn_return(ret, "Failed to write HW_CFG: %d", ret); | |
775 | ||
776 | timeout = 0; | |
777 | do { | |
778 | msleep(10); | |
779 | ret = smsc75xx_read_reg(dev, HW_CFG, &buf); | |
780 | check_warn_return(ret, "Failed to read HW_CFG: %d", ret); | |
781 | timeout++; | |
782 | } while ((buf & HW_CFG_LRST) && (timeout < 100)); | |
783 | ||
784 | if (timeout >= 100) { | |
785 | netdev_warn(dev->net, "timeout on completion of Lite Reset"); | |
786 | return -EIO; | |
787 | } | |
788 | ||
789 | netif_dbg(dev, ifup, dev->net, "Lite reset complete, resetting PHY"); | |
790 | ||
791 | ret = smsc75xx_read_reg(dev, PMT_CTL, &buf); | |
792 | check_warn_return(ret, "Failed to read PMT_CTL: %d", ret); | |
793 | ||
794 | buf |= PMT_CTL_PHY_RST; | |
795 | ||
796 | ret = smsc75xx_write_reg(dev, PMT_CTL, buf); | |
797 | check_warn_return(ret, "Failed to write PMT_CTL: %d", ret); | |
798 | ||
799 | timeout = 0; | |
800 | do { | |
801 | msleep(10); | |
802 | ret = smsc75xx_read_reg(dev, PMT_CTL, &buf); | |
803 | check_warn_return(ret, "Failed to read PMT_CTL: %d", ret); | |
804 | timeout++; | |
805 | } while ((buf & PMT_CTL_PHY_RST) && (timeout < 100)); | |
806 | ||
807 | if (timeout >= 100) { | |
808 | netdev_warn(dev->net, "timeout waiting for PHY Reset"); | |
809 | return -EIO; | |
810 | } | |
811 | ||
812 | netif_dbg(dev, ifup, dev->net, "PHY reset complete"); | |
813 | ||
814 | smsc75xx_init_mac_address(dev); | |
815 | ||
816 | ret = smsc75xx_set_mac_address(dev); | |
817 | check_warn_return(ret, "Failed to set mac address"); | |
818 | ||
819 | netif_dbg(dev, ifup, dev->net, "MAC Address: %pM", dev->net->dev_addr); | |
820 | ||
821 | ret = smsc75xx_read_reg(dev, HW_CFG, &buf); | |
822 | check_warn_return(ret, "Failed to read HW_CFG: %d", ret); | |
823 | ||
824 | netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG : 0x%08x", buf); | |
825 | ||
826 | buf |= HW_CFG_BIR; | |
827 | ||
828 | ret = smsc75xx_write_reg(dev, HW_CFG, buf); | |
829 | check_warn_return(ret, "Failed to write HW_CFG: %d", ret); | |
830 | ||
831 | ret = smsc75xx_read_reg(dev, HW_CFG, &buf); | |
832 | check_warn_return(ret, "Failed to read HW_CFG: %d", ret); | |
833 | ||
834 | netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG after " | |
835 | "writing HW_CFG_BIR: 0x%08x", buf); | |
836 | ||
837 | if (!turbo_mode) { | |
838 | buf = 0; | |
839 | dev->rx_urb_size = MAX_SINGLE_PACKET_SIZE; | |
840 | } else if (dev->udev->speed == USB_SPEED_HIGH) { | |
841 | buf = DEFAULT_HS_BURST_CAP_SIZE / HS_USB_PKT_SIZE; | |
842 | dev->rx_urb_size = DEFAULT_HS_BURST_CAP_SIZE; | |
843 | } else { | |
844 | buf = DEFAULT_FS_BURST_CAP_SIZE / FS_USB_PKT_SIZE; | |
845 | dev->rx_urb_size = DEFAULT_FS_BURST_CAP_SIZE; | |
846 | } | |
847 | ||
848 | netif_dbg(dev, ifup, dev->net, "rx_urb_size=%ld", | |
849 | (ulong)dev->rx_urb_size); | |
850 | ||
851 | ret = smsc75xx_write_reg(dev, BURST_CAP, buf); | |
852 | check_warn_return(ret, "Failed to write BURST_CAP: %d", ret); | |
853 | ||
854 | ret = smsc75xx_read_reg(dev, BURST_CAP, &buf); | |
855 | check_warn_return(ret, "Failed to read BURST_CAP: %d", ret); | |
856 | ||
857 | netif_dbg(dev, ifup, dev->net, | |
858 | "Read Value from BURST_CAP after writing: 0x%08x", buf); | |
859 | ||
860 | ret = smsc75xx_write_reg(dev, BULK_IN_DLY, DEFAULT_BULK_IN_DELAY); | |
861 | check_warn_return(ret, "Failed to write BULK_IN_DLY: %d", ret); | |
862 | ||
863 | ret = smsc75xx_read_reg(dev, BULK_IN_DLY, &buf); | |
864 | check_warn_return(ret, "Failed to read BULK_IN_DLY: %d", ret); | |
865 | ||
866 | netif_dbg(dev, ifup, dev->net, | |
867 | "Read Value from BULK_IN_DLY after writing: 0x%08x", buf); | |
868 | ||
869 | if (turbo_mode) { | |
870 | ret = smsc75xx_read_reg(dev, HW_CFG, &buf); | |
871 | check_warn_return(ret, "Failed to read HW_CFG: %d", ret); | |
872 | ||
873 | netif_dbg(dev, ifup, dev->net, "HW_CFG: 0x%08x", buf); | |
874 | ||
875 | buf |= (HW_CFG_MEF | HW_CFG_BCE); | |
876 | ||
877 | ret = smsc75xx_write_reg(dev, HW_CFG, buf); | |
878 | check_warn_return(ret, "Failed to write HW_CFG: %d", ret); | |
879 | ||
880 | ret = smsc75xx_read_reg(dev, HW_CFG, &buf); | |
881 | check_warn_return(ret, "Failed to read HW_CFG: %d", ret); | |
882 | ||
883 | netif_dbg(dev, ifup, dev->net, "HW_CFG: 0x%08x", buf); | |
884 | } | |
885 | ||
886 | /* set FIFO sizes */ | |
887 | buf = (MAX_RX_FIFO_SIZE - 512) / 512; | |
888 | ret = smsc75xx_write_reg(dev, FCT_RX_FIFO_END, buf); | |
889 | check_warn_return(ret, "Failed to write FCT_RX_FIFO_END: %d", ret); | |
890 | ||
891 | netif_dbg(dev, ifup, dev->net, "FCT_RX_FIFO_END set to 0x%08x", buf); | |
892 | ||
893 | buf = (MAX_TX_FIFO_SIZE - 512) / 512; | |
894 | ret = smsc75xx_write_reg(dev, FCT_TX_FIFO_END, buf); | |
895 | check_warn_return(ret, "Failed to write FCT_TX_FIFO_END: %d", ret); | |
896 | ||
897 | netif_dbg(dev, ifup, dev->net, "FCT_TX_FIFO_END set to 0x%08x", buf); | |
898 | ||
899 | ret = smsc75xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL); | |
900 | check_warn_return(ret, "Failed to write INT_STS: %d", ret); | |
901 | ||
902 | ret = smsc75xx_read_reg(dev, ID_REV, &buf); | |
903 | check_warn_return(ret, "Failed to read ID_REV: %d", ret); | |
904 | ||
905 | netif_dbg(dev, ifup, dev->net, "ID_REV = 0x%08x", buf); | |
906 | ||
907 | /* Configure GPIO pins as LED outputs */ | |
908 | ret = smsc75xx_read_reg(dev, LED_GPIO_CFG, &buf); | |
909 | check_warn_return(ret, "Failed to read LED_GPIO_CFG: %d", ret); | |
910 | ||
911 | buf &= ~(LED_GPIO_CFG_LED2_FUN_SEL | LED_GPIO_CFG_LED10_FUN_SEL); | |
912 | buf |= LED_GPIO_CFG_LEDGPIO_EN | LED_GPIO_CFG_LED2_FUN_SEL; | |
913 | ||
914 | ret = smsc75xx_write_reg(dev, LED_GPIO_CFG, buf); | |
915 | check_warn_return(ret, "Failed to write LED_GPIO_CFG: %d", ret); | |
916 | ||
917 | ret = smsc75xx_write_reg(dev, FLOW, 0); | |
918 | check_warn_return(ret, "Failed to write FLOW: %d", ret); | |
919 | ||
920 | ret = smsc75xx_write_reg(dev, FCT_FLOW, 0); | |
921 | check_warn_return(ret, "Failed to write FCT_FLOW: %d", ret); | |
922 | ||
923 | /* Don't need rfe_ctl_lock during initialisation */ | |
924 | ret = smsc75xx_read_reg(dev, RFE_CTL, &pdata->rfe_ctl); | |
925 | check_warn_return(ret, "Failed to read RFE_CTL: %d", ret); | |
926 | ||
927 | pdata->rfe_ctl |= RFE_CTL_AB | RFE_CTL_DPF; | |
928 | ||
929 | ret = smsc75xx_write_reg(dev, RFE_CTL, pdata->rfe_ctl); | |
930 | check_warn_return(ret, "Failed to write RFE_CTL: %d", ret); | |
931 | ||
932 | ret = smsc75xx_read_reg(dev, RFE_CTL, &pdata->rfe_ctl); | |
933 | check_warn_return(ret, "Failed to read RFE_CTL: %d", ret); | |
934 | ||
935 | netif_dbg(dev, ifup, dev->net, "RFE_CTL set to 0x%08x", pdata->rfe_ctl); | |
936 | ||
937 | /* Enable or disable checksum offload engines */ | |
78e47fe4 | 938 | smsc75xx_set_features(dev->net, dev->net->features); |
d0cad871 SG |
939 | |
940 | smsc75xx_set_multicast(dev->net); | |
941 | ||
942 | ret = smsc75xx_phy_initialize(dev); | |
943 | check_warn_return(ret, "Failed to initialize PHY: %d", ret); | |
944 | ||
945 | ret = smsc75xx_read_reg(dev, INT_EP_CTL, &buf); | |
946 | check_warn_return(ret, "Failed to read INT_EP_CTL: %d", ret); | |
947 | ||
948 | /* enable PHY interrupts */ | |
949 | buf |= INT_ENP_PHY_INT; | |
950 | ||
951 | ret = smsc75xx_write_reg(dev, INT_EP_CTL, buf); | |
952 | check_warn_return(ret, "Failed to write INT_EP_CTL: %d", ret); | |
953 | ||
2f3a081e SG |
954 | /* allow mac to detect speed and duplex from phy */ |
955 | ret = smsc75xx_read_reg(dev, MAC_CR, &buf); | |
956 | check_warn_return(ret, "Failed to read MAC_CR: %d", ret); | |
957 | ||
958 | buf |= (MAC_CR_ADD | MAC_CR_ASD); | |
959 | ret = smsc75xx_write_reg(dev, MAC_CR, buf); | |
960 | check_warn_return(ret, "Failed to write MAC_CR: %d", ret); | |
961 | ||
d0cad871 SG |
962 | ret = smsc75xx_read_reg(dev, MAC_TX, &buf); |
963 | check_warn_return(ret, "Failed to read MAC_TX: %d", ret); | |
964 | ||
965 | buf |= MAC_TX_TXEN; | |
966 | ||
967 | ret = smsc75xx_write_reg(dev, MAC_TX, buf); | |
968 | check_warn_return(ret, "Failed to write MAC_TX: %d", ret); | |
969 | ||
970 | netif_dbg(dev, ifup, dev->net, "MAC_TX set to 0x%08x", buf); | |
971 | ||
972 | ret = smsc75xx_read_reg(dev, FCT_TX_CTL, &buf); | |
973 | check_warn_return(ret, "Failed to read FCT_TX_CTL: %d", ret); | |
974 | ||
975 | buf |= FCT_TX_CTL_EN; | |
976 | ||
977 | ret = smsc75xx_write_reg(dev, FCT_TX_CTL, buf); | |
978 | check_warn_return(ret, "Failed to write FCT_TX_CTL: %d", ret); | |
979 | ||
980 | netif_dbg(dev, ifup, dev->net, "FCT_TX_CTL set to 0x%08x", buf); | |
981 | ||
982 | ret = smsc75xx_set_rx_max_frame_length(dev, 1514); | |
983 | check_warn_return(ret, "Failed to set max rx frame length"); | |
984 | ||
985 | ret = smsc75xx_read_reg(dev, MAC_RX, &buf); | |
986 | check_warn_return(ret, "Failed to read MAC_RX: %d", ret); | |
987 | ||
988 | buf |= MAC_RX_RXEN; | |
989 | ||
990 | ret = smsc75xx_write_reg(dev, MAC_RX, buf); | |
991 | check_warn_return(ret, "Failed to write MAC_RX: %d", ret); | |
992 | ||
993 | netif_dbg(dev, ifup, dev->net, "MAC_RX set to 0x%08x", buf); | |
994 | ||
995 | ret = smsc75xx_read_reg(dev, FCT_RX_CTL, &buf); | |
996 | check_warn_return(ret, "Failed to read FCT_RX_CTL: %d", ret); | |
997 | ||
998 | buf |= FCT_RX_CTL_EN; | |
999 | ||
1000 | ret = smsc75xx_write_reg(dev, FCT_RX_CTL, buf); | |
1001 | check_warn_return(ret, "Failed to write FCT_RX_CTL: %d", ret); | |
1002 | ||
1003 | netif_dbg(dev, ifup, dev->net, "FCT_RX_CTL set to 0x%08x", buf); | |
1004 | ||
1005 | netif_dbg(dev, ifup, dev->net, "smsc75xx_reset, return 0"); | |
1006 | return 0; | |
1007 | } | |
1008 | ||
1009 | static const struct net_device_ops smsc75xx_netdev_ops = { | |
1010 | .ndo_open = usbnet_open, | |
1011 | .ndo_stop = usbnet_stop, | |
1012 | .ndo_start_xmit = usbnet_start_xmit, | |
1013 | .ndo_tx_timeout = usbnet_tx_timeout, | |
1014 | .ndo_change_mtu = smsc75xx_change_mtu, | |
1015 | .ndo_set_mac_address = eth_mac_addr, | |
1016 | .ndo_validate_addr = eth_validate_addr, | |
1017 | .ndo_do_ioctl = smsc75xx_ioctl, | |
afc4b13d | 1018 | .ndo_set_rx_mode = smsc75xx_set_multicast, |
78e47fe4 | 1019 | .ndo_set_features = smsc75xx_set_features, |
d0cad871 SG |
1020 | }; |
1021 | ||
1022 | static int smsc75xx_bind(struct usbnet *dev, struct usb_interface *intf) | |
1023 | { | |
1024 | struct smsc75xx_priv *pdata = NULL; | |
1025 | int ret; | |
1026 | ||
1027 | printk(KERN_INFO SMSC_CHIPNAME " v" SMSC_DRIVER_VERSION "\n"); | |
1028 | ||
1029 | ret = usbnet_get_endpoints(dev, intf); | |
1030 | check_warn_return(ret, "usbnet_get_endpoints failed: %d", ret); | |
1031 | ||
1032 | dev->data[0] = (unsigned long)kzalloc(sizeof(struct smsc75xx_priv), | |
1033 | GFP_KERNEL); | |
1034 | ||
1035 | pdata = (struct smsc75xx_priv *)(dev->data[0]); | |
1036 | if (!pdata) { | |
1037 | netdev_warn(dev->net, "Unable to allocate smsc75xx_priv"); | |
1038 | return -ENOMEM; | |
1039 | } | |
1040 | ||
1041 | pdata->dev = dev; | |
1042 | ||
1043 | spin_lock_init(&pdata->rfe_ctl_lock); | |
1044 | mutex_init(&pdata->dataport_mutex); | |
1045 | ||
1046 | INIT_WORK(&pdata->set_multicast, smsc75xx_deferred_multicast_write); | |
1047 | ||
78e47fe4 MM |
1048 | if (DEFAULT_TX_CSUM_ENABLE) { |
1049 | dev->net->features |= NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM; | |
1050 | if (DEFAULT_TSO_ENABLE) | |
1051 | dev->net->features |= NETIF_F_SG | | |
1052 | NETIF_F_TSO | NETIF_F_TSO6; | |
1053 | } | |
1054 | if (DEFAULT_RX_CSUM_ENABLE) | |
1055 | dev->net->features |= NETIF_F_RXCSUM; | |
d0cad871 | 1056 | |
78e47fe4 MM |
1057 | dev->net->hw_features = NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM | |
1058 | NETIF_F_SG | NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_RXCSUM; | |
d0cad871 SG |
1059 | |
1060 | /* Init all registers */ | |
1061 | ret = smsc75xx_reset(dev); | |
1062 | ||
1063 | dev->net->netdev_ops = &smsc75xx_netdev_ops; | |
1064 | dev->net->ethtool_ops = &smsc75xx_ethtool_ops; | |
1065 | dev->net->flags |= IFF_MULTICAST; | |
1066 | dev->net->hard_header_len += SMSC75XX_TX_OVERHEAD; | |
a99ff7d0 | 1067 | dev->hard_mtu = dev->net->mtu + dev->net->hard_header_len; |
d0cad871 SG |
1068 | return 0; |
1069 | } | |
1070 | ||
1071 | static void smsc75xx_unbind(struct usbnet *dev, struct usb_interface *intf) | |
1072 | { | |
1073 | struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]); | |
1074 | if (pdata) { | |
1075 | netif_dbg(dev, ifdown, dev->net, "free pdata"); | |
1076 | kfree(pdata); | |
1077 | pdata = NULL; | |
1078 | dev->data[0] = 0; | |
1079 | } | |
1080 | } | |
1081 | ||
78e47fe4 MM |
1082 | static void smsc75xx_rx_csum_offload(struct usbnet *dev, struct sk_buff *skb, |
1083 | u32 rx_cmd_a, u32 rx_cmd_b) | |
d0cad871 | 1084 | { |
78e47fe4 MM |
1085 | if (!(dev->net->features & NETIF_F_RXCSUM) || |
1086 | unlikely(rx_cmd_a & RX_CMD_A_LCSM)) { | |
d0cad871 SG |
1087 | skb->ip_summed = CHECKSUM_NONE; |
1088 | } else { | |
1089 | skb->csum = ntohs((u16)(rx_cmd_b >> RX_CMD_B_CSUM_SHIFT)); | |
1090 | skb->ip_summed = CHECKSUM_COMPLETE; | |
1091 | } | |
1092 | } | |
1093 | ||
1094 | static int smsc75xx_rx_fixup(struct usbnet *dev, struct sk_buff *skb) | |
1095 | { | |
d0cad871 SG |
1096 | while (skb->len > 0) { |
1097 | u32 rx_cmd_a, rx_cmd_b, align_count, size; | |
1098 | struct sk_buff *ax_skb; | |
1099 | unsigned char *packet; | |
1100 | ||
1101 | memcpy(&rx_cmd_a, skb->data, sizeof(rx_cmd_a)); | |
1102 | le32_to_cpus(&rx_cmd_a); | |
1103 | skb_pull(skb, 4); | |
1104 | ||
1105 | memcpy(&rx_cmd_b, skb->data, sizeof(rx_cmd_b)); | |
1106 | le32_to_cpus(&rx_cmd_b); | |
ea1649de | 1107 | skb_pull(skb, 4 + RXW_PADDING); |
d0cad871 SG |
1108 | |
1109 | packet = skb->data; | |
1110 | ||
1111 | /* get the packet length */ | |
ea1649de NE |
1112 | size = (rx_cmd_a & RX_CMD_A_LEN) - RXW_PADDING; |
1113 | align_count = (4 - ((size + RXW_PADDING) % 4)) % 4; | |
d0cad871 SG |
1114 | |
1115 | if (unlikely(rx_cmd_a & RX_CMD_A_RED)) { | |
1116 | netif_dbg(dev, rx_err, dev->net, | |
1117 | "Error rx_cmd_a=0x%08x", rx_cmd_a); | |
1118 | dev->net->stats.rx_errors++; | |
1119 | dev->net->stats.rx_dropped++; | |
1120 | ||
1121 | if (rx_cmd_a & RX_CMD_A_FCS) | |
1122 | dev->net->stats.rx_crc_errors++; | |
1123 | else if (rx_cmd_a & (RX_CMD_A_LONG | RX_CMD_A_RUNT)) | |
1124 | dev->net->stats.rx_frame_errors++; | |
1125 | } else { | |
1126 | /* ETH_FRAME_LEN + 4(CRC) + 2(COE) + 4(Vlan) */ | |
1127 | if (unlikely(size > (ETH_FRAME_LEN + 12))) { | |
1128 | netif_dbg(dev, rx_err, dev->net, | |
1129 | "size err rx_cmd_a=0x%08x", rx_cmd_a); | |
1130 | return 0; | |
1131 | } | |
1132 | ||
1133 | /* last frame in this batch */ | |
1134 | if (skb->len == size) { | |
78e47fe4 MM |
1135 | smsc75xx_rx_csum_offload(dev, skb, rx_cmd_a, |
1136 | rx_cmd_b); | |
d0cad871 SG |
1137 | |
1138 | skb_trim(skb, skb->len - 4); /* remove fcs */ | |
1139 | skb->truesize = size + sizeof(struct sk_buff); | |
1140 | ||
1141 | return 1; | |
1142 | } | |
1143 | ||
1144 | ax_skb = skb_clone(skb, GFP_ATOMIC); | |
1145 | if (unlikely(!ax_skb)) { | |
1146 | netdev_warn(dev->net, "Error allocating skb"); | |
1147 | return 0; | |
1148 | } | |
1149 | ||
1150 | ax_skb->len = size; | |
1151 | ax_skb->data = packet; | |
1152 | skb_set_tail_pointer(ax_skb, size); | |
1153 | ||
78e47fe4 MM |
1154 | smsc75xx_rx_csum_offload(dev, ax_skb, rx_cmd_a, |
1155 | rx_cmd_b); | |
d0cad871 SG |
1156 | |
1157 | skb_trim(ax_skb, ax_skb->len - 4); /* remove fcs */ | |
1158 | ax_skb->truesize = size + sizeof(struct sk_buff); | |
1159 | ||
1160 | usbnet_skb_return(dev, ax_skb); | |
1161 | } | |
1162 | ||
1163 | skb_pull(skb, size); | |
1164 | ||
1165 | /* padding bytes before the next frame starts */ | |
1166 | if (skb->len) | |
1167 | skb_pull(skb, align_count); | |
1168 | } | |
1169 | ||
1170 | if (unlikely(skb->len < 0)) { | |
1171 | netdev_warn(dev->net, "invalid rx length<0 %d", skb->len); | |
1172 | return 0; | |
1173 | } | |
1174 | ||
1175 | return 1; | |
1176 | } | |
1177 | ||
1178 | static struct sk_buff *smsc75xx_tx_fixup(struct usbnet *dev, | |
1179 | struct sk_buff *skb, gfp_t flags) | |
1180 | { | |
1181 | u32 tx_cmd_a, tx_cmd_b; | |
1182 | ||
1183 | skb_linearize(skb); | |
1184 | ||
1185 | if (skb_headroom(skb) < SMSC75XX_TX_OVERHEAD) { | |
1186 | struct sk_buff *skb2 = | |
1187 | skb_copy_expand(skb, SMSC75XX_TX_OVERHEAD, 0, flags); | |
1188 | dev_kfree_skb_any(skb); | |
1189 | skb = skb2; | |
1190 | if (!skb) | |
1191 | return NULL; | |
1192 | } | |
1193 | ||
1194 | tx_cmd_a = (u32)(skb->len & TX_CMD_A_LEN) | TX_CMD_A_FCS; | |
1195 | ||
1196 | if (skb->ip_summed == CHECKSUM_PARTIAL) | |
1197 | tx_cmd_a |= TX_CMD_A_IPE | TX_CMD_A_TPE; | |
1198 | ||
1199 | if (skb_is_gso(skb)) { | |
1200 | u16 mss = max(skb_shinfo(skb)->gso_size, TX_MSS_MIN); | |
1201 | tx_cmd_b = (mss << TX_CMD_B_MSS_SHIFT) & TX_CMD_B_MSS; | |
1202 | ||
1203 | tx_cmd_a |= TX_CMD_A_LSO; | |
1204 | } else { | |
1205 | tx_cmd_b = 0; | |
1206 | } | |
1207 | ||
1208 | skb_push(skb, 4); | |
1209 | cpu_to_le32s(&tx_cmd_b); | |
1210 | memcpy(skb->data, &tx_cmd_b, 4); | |
1211 | ||
1212 | skb_push(skb, 4); | |
1213 | cpu_to_le32s(&tx_cmd_a); | |
1214 | memcpy(skb->data, &tx_cmd_a, 4); | |
1215 | ||
1216 | return skb; | |
1217 | } | |
1218 | ||
1219 | static const struct driver_info smsc75xx_info = { | |
1220 | .description = "smsc75xx USB 2.0 Gigabit Ethernet", | |
1221 | .bind = smsc75xx_bind, | |
1222 | .unbind = smsc75xx_unbind, | |
1223 | .link_reset = smsc75xx_link_reset, | |
1224 | .reset = smsc75xx_reset, | |
1225 | .rx_fixup = smsc75xx_rx_fixup, | |
1226 | .tx_fixup = smsc75xx_tx_fixup, | |
1227 | .status = smsc75xx_status, | |
7bdd305e | 1228 | .flags = FLAG_ETHER | FLAG_SEND_ZLP | FLAG_LINK_INTR, |
d0cad871 SG |
1229 | }; |
1230 | ||
1231 | static const struct usb_device_id products[] = { | |
1232 | { | |
1233 | /* SMSC7500 USB Gigabit Ethernet Device */ | |
1234 | USB_DEVICE(USB_VENDOR_ID_SMSC, USB_PRODUCT_ID_LAN7500), | |
1235 | .driver_info = (unsigned long) &smsc75xx_info, | |
1236 | }, | |
1237 | { | |
1238 | /* SMSC7500 USB Gigabit Ethernet Device */ | |
1239 | USB_DEVICE(USB_VENDOR_ID_SMSC, USB_PRODUCT_ID_LAN7505), | |
1240 | .driver_info = (unsigned long) &smsc75xx_info, | |
1241 | }, | |
1242 | { }, /* END */ | |
1243 | }; | |
1244 | MODULE_DEVICE_TABLE(usb, products); | |
1245 | ||
1246 | static struct usb_driver smsc75xx_driver = { | |
1247 | .name = SMSC_CHIPNAME, | |
1248 | .id_table = products, | |
1249 | .probe = usbnet_probe, | |
1250 | .suspend = usbnet_suspend, | |
1251 | .resume = usbnet_resume, | |
1252 | .disconnect = usbnet_disconnect, | |
1253 | }; | |
1254 | ||
d632eb1b | 1255 | module_usb_driver(smsc75xx_driver); |
d0cad871 SG |
1256 | |
1257 | MODULE_AUTHOR("Nancy Lin"); | |
1258 | MODULE_AUTHOR("Steve Glendinning <steve.glendinning@smsc.com>"); | |
1259 | MODULE_DESCRIPTION("SMSC75XX USB 2.0 Gigabit Ethernet Devices"); | |
1260 | MODULE_LICENSE("GPL"); |