projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Input: elantech - discard the first 2 positions on some firmwares
[deliverable/linux.git] / drivers / net / vmxnet3 / vmxnet3_drv.c
CommitLineData
d1a890fa
SB		 1/*
2 * Linux driver for VMware's vmxnet3 ethernet NIC.
3 *
4 * Copyright (C) 2008-2009, VMware, Inc. All Rights Reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; version 2 of the License and no later version.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
13 * NON INFRINGEMENT. See the GNU General Public License for more
14 * details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19 *
20 * The full GNU General Public License is included in this distribution in
21 * the file called "COPYING".
22 *
23 * Maintained by: Shreyas Bhatewara <pv-drivers@vmware.com>
24 *
25 */
26
b038b040
SR		 27#include <net/ip6_checksum.h>
28
d1a890fa
SB		 29#include "vmxnet3_int.h"
30
31char vmxnet3_driver_name[] = "vmxnet3";
32#define VMXNET3_DRIVER_DESC "VMware vmxnet3 virtual NIC driver"
33
d1a890fa
SB		 34/*
35 * PCI Device ID Table
36 * Last entry must be all 0s
37 */
a3aa1884 38static DEFINE_PCI_DEVICE_TABLE(vmxnet3_pciid_table) = {
d1a890fa
SB		 39 {PCI_VDEVICE(VMWARE, PCI_DEVICE_ID_VMWARE_VMXNET3)},
40 {0}
41};
42
43MODULE_DEVICE_TABLE(pci, vmxnet3_pciid_table);
44
45static atomic_t devices_found;
46
47
48/*
49 * Enable/Disable the given intr
50 */
51static void
52vmxnet3_enable_intr(struct vmxnet3_adapter *adapter, unsigned intr_idx)
53{
54 VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_IMR + intr_idx * 8, 0);
55}
56
57
58static void
59vmxnet3_disable_intr(struct vmxnet3_adapter *adapter, unsigned intr_idx)
60{
61 VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_IMR + intr_idx * 8, 1);
62}
63
64
65/*
66 * Enable/Disable all intrs used by the device
67 */
68static void
69vmxnet3_enable_all_intrs(struct vmxnet3_adapter *adapter)
70{
71 int i;
72
73 for (i = 0; i < adapter->intr.num_intrs; i++)
74 vmxnet3_enable_intr(adapter, i);
75}
76
77
78static void
79vmxnet3_disable_all_intrs(struct vmxnet3_adapter *adapter)
80{
81 int i;
82
83 for (i = 0; i < adapter->intr.num_intrs; i++)
84 vmxnet3_disable_intr(adapter, i);
85}
86
87
88static void
89vmxnet3_ack_events(struct vmxnet3_adapter *adapter, u32 events)
90{
91 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_ECR, events);
92}
93
94
95static bool
96vmxnet3_tq_stopped(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
97{
98 return netif_queue_stopped(adapter->netdev);
99}
100
101
102static void
103vmxnet3_tq_start(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
104{
105 tq->stopped = false;
106 netif_start_queue(adapter->netdev);
107}
108
109
110static void
111vmxnet3_tq_wake(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
112{
113 tq->stopped = false;
114 netif_wake_queue(adapter->netdev);
115}
116
117
118static void
119vmxnet3_tq_stop(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
120{
121 tq->stopped = true;
122 tq->num_stop++;
123 netif_stop_queue(adapter->netdev);
124}
125
126
127/*
128 * Check the link state. This may start or stop the tx queue.
129 */
130static void
131vmxnet3_check_link(struct vmxnet3_adapter *adapter)
132{
133 u32 ret;
134
135 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, VMXNET3_CMD_GET_LINK);
136 ret = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD);
137 adapter->link_speed = ret >> 16;
138 if (ret & 1) { /* Link is up. */
139 printk(KERN_INFO "%s: NIC Link is Up %d Mbps\n",
140 adapter->netdev->name, adapter->link_speed);
141 if (!netif_carrier_ok(adapter->netdev))
142 netif_carrier_on(adapter->netdev);
143
144 vmxnet3_tq_start(&adapter->tx_queue, adapter);
145 } else {
146 printk(KERN_INFO "%s: NIC Link is Down\n",
147 adapter->netdev->name);
148 if (netif_carrier_ok(adapter->netdev))
149 netif_carrier_off(adapter->netdev);
150
151 vmxnet3_tq_stop(&adapter->tx_queue, adapter);
152 }
153}
154
d1a890fa
SB		 155static void
156vmxnet3_process_events(struct vmxnet3_adapter *adapter)
157{
115924b6 158 u32 events = le32_to_cpu(adapter->shared->ecr);
d1a890fa
SB		 159 if (!events)
160 return;
161
162 vmxnet3_ack_events(adapter, events);
163
164 /* Check if link state has changed */
165 if (events & VMXNET3_ECR_LINK)
166 vmxnet3_check_link(adapter);
167
168 /* Check if there is an error on xmit/recv queues */
169 if (events & (VMXNET3_ECR_TQERR | VMXNET3_ECR_RQERR)) {
170 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
171 VMXNET3_CMD_GET_QUEUE_STATUS);
172
173 if (adapter->tqd_start->status.stopped) {
174 printk(KERN_ERR "%s: tq error 0x%x\n",
175 adapter->netdev->name,
115924b6 176 le32_to_cpu(adapter->tqd_start->status.error));
d1a890fa
SB		 177 }
178 if (adapter->rqd_start->status.stopped) {
179 printk(KERN_ERR "%s: rq error 0x%x\n",
180 adapter->netdev->name,
181 adapter->rqd_start->status.error);
182 }
183
184 schedule_work(&adapter->work);
185 }
186}
187
115924b6
SB		 188#ifdef __BIG_ENDIAN_BITFIELD
189/*
190 * The device expects the bitfields in shared structures to be written in
191 * little endian. When CPU is big endian, the following routines are used to
192 * correctly read and write into ABI.
193 * The general technique used here is : double word bitfields are defined in
194 * opposite order for big endian architecture. Then before reading them in
195 * driver the complete double word is translated using le32_to_cpu. Similarly
196 * After the driver writes into bitfields, cpu_to_le32 is used to translate the
197 * double words into required format.
198 * In order to avoid touching bits in shared structure more than once, temporary
199 * descriptors are used. These are passed as srcDesc to following functions.
200 */
201static void vmxnet3_RxDescToCPU(const struct Vmxnet3_RxDesc *srcDesc,
202 struct Vmxnet3_RxDesc *dstDesc)
203{
204 u32 *src = (u32 *)srcDesc + 2;
205 u32 *dst = (u32 *)dstDesc + 2;
206 dstDesc->addr = le64_to_cpu(srcDesc->addr);
207 *dst = le32_to_cpu(*src);
208 dstDesc->ext1 = le32_to_cpu(srcDesc->ext1);
209}
210
211static void vmxnet3_TxDescToLe(const struct Vmxnet3_TxDesc *srcDesc,
212 struct Vmxnet3_TxDesc *dstDesc)
213{
214 int i;
215 u32 *src = (u32 *)(srcDesc + 1);
216 u32 *dst = (u32 *)(dstDesc + 1);
217
218 /* Working backwards so that the gen bit is set at the end. */
219 for (i = 2; i > 0; i--) {
220 src--;
221 dst--;
222 *dst = cpu_to_le32(*src);
223 }
224}
225
226
227static void vmxnet3_RxCompToCPU(const struct Vmxnet3_RxCompDesc *srcDesc,
228 struct Vmxnet3_RxCompDesc *dstDesc)
229{
230 int i = 0;
231 u32 *src = (u32 *)srcDesc;
232 u32 *dst = (u32 *)dstDesc;
233 for (i = 0; i < sizeof(struct Vmxnet3_RxCompDesc) / sizeof(u32); i++) {
234 *dst = le32_to_cpu(*src);
235 src++;
236 dst++;
237 }
238}
239
240
241/* Used to read bitfield values from double words. */
242static u32 get_bitfield32(const __le32 *bitfield, u32 pos, u32 size)
243{
244 u32 temp = le32_to_cpu(*bitfield);
245 u32 mask = ((1 << size) - 1) << pos;
246 temp &= mask;
247 temp >>= pos;
248 return temp;
249}
250
251
252
253#endif /* __BIG_ENDIAN_BITFIELD */
254
255#ifdef __BIG_ENDIAN_BITFIELD
256
257# define VMXNET3_TXDESC_GET_GEN(txdesc) get_bitfield32(((const __le32 *) \
258 txdesc) + VMXNET3_TXD_GEN_DWORD_SHIFT, \
259 VMXNET3_TXD_GEN_SHIFT, VMXNET3_TXD_GEN_SIZE)
260# define VMXNET3_TXDESC_GET_EOP(txdesc) get_bitfield32(((const __le32 *) \
261 txdesc) + VMXNET3_TXD_EOP_DWORD_SHIFT, \
262 VMXNET3_TXD_EOP_SHIFT, VMXNET3_TXD_EOP_SIZE)
263# define VMXNET3_TCD_GET_GEN(tcd) get_bitfield32(((const __le32 *)tcd) + \
264 VMXNET3_TCD_GEN_DWORD_SHIFT, VMXNET3_TCD_GEN_SHIFT, \
265 VMXNET3_TCD_GEN_SIZE)
266# define VMXNET3_TCD_GET_TXIDX(tcd) get_bitfield32((const __le32 *)tcd, \
267 VMXNET3_TCD_TXIDX_SHIFT, VMXNET3_TCD_TXIDX_SIZE)
268# define vmxnet3_getRxComp(dstrcd, rcd, tmp) do { \
269 (dstrcd) = (tmp); \
270 vmxnet3_RxCompToCPU((rcd), (tmp)); \
271 } while (0)
272# define vmxnet3_getRxDesc(dstrxd, rxd, tmp) do { \
273 (dstrxd) = (tmp); \
274 vmxnet3_RxDescToCPU((rxd), (tmp)); \
275 } while (0)
276
277#else
278
279# define VMXNET3_TXDESC_GET_GEN(txdesc) ((txdesc)->gen)
280# define VMXNET3_TXDESC_GET_EOP(txdesc) ((txdesc)->eop)
281# define VMXNET3_TCD_GET_GEN(tcd) ((tcd)->gen)
282# define VMXNET3_TCD_GET_TXIDX(tcd) ((tcd)->txdIdx)
283# define vmxnet3_getRxComp(dstrcd, rcd, tmp) (dstrcd) = (rcd)
284# define vmxnet3_getRxDesc(dstrxd, rxd, tmp) (dstrxd) = (rxd)
285
286#endif /* __BIG_ENDIAN_BITFIELD */
287
d1a890fa
SB		 288
289static void
290vmxnet3_unmap_tx_buf(struct vmxnet3_tx_buf_info *tbi,
291 struct pci_dev *pdev)
292{
293 if (tbi->map_type == VMXNET3_MAP_SINGLE)
294 pci_unmap_single(pdev, tbi->dma_addr, tbi->len,
295 PCI_DMA_TODEVICE);
296 else if (tbi->map_type == VMXNET3_MAP_PAGE)
297 pci_unmap_page(pdev, tbi->dma_addr, tbi->len,
298 PCI_DMA_TODEVICE);
299 else
300 BUG_ON(tbi->map_type != VMXNET3_MAP_NONE);
301
302 tbi->map_type = VMXNET3_MAP_NONE; /* to help debugging */
303}
304
305
306static int
307vmxnet3_unmap_pkt(u32 eop_idx, struct vmxnet3_tx_queue *tq,
308 struct pci_dev *pdev, struct vmxnet3_adapter *adapter)
309{
310 struct sk_buff *skb;
311 int entries = 0;
312
313 /* no out of order completion */
314 BUG_ON(tq->buf_info[eop_idx].sop_idx != tq->tx_ring.next2comp);
115924b6 315 BUG_ON(VMXNET3_TXDESC_GET_EOP(&(tq->tx_ring.base[eop_idx].txd)) != 1);
d1a890fa
SB		 316
317 skb = tq->buf_info[eop_idx].skb;
318 BUG_ON(skb == NULL);
319 tq->buf_info[eop_idx].skb = NULL;
320
321 VMXNET3_INC_RING_IDX_ONLY(eop_idx, tq->tx_ring.size);
322
323 while (tq->tx_ring.next2comp != eop_idx) {
324 vmxnet3_unmap_tx_buf(tq->buf_info + tq->tx_ring.next2comp,
325 pdev);
326
327 /* update next2comp w/o tx_lock. Since we are marking more,
328 * instead of less, tx ring entries avail, the worst case is
329 * that the tx routine incorrectly re-queues a pkt due to
330 * insufficient tx ring entries.
331 */
332 vmxnet3_cmd_ring_adv_next2comp(&tq->tx_ring);
333 entries++;
334 }
335
336 dev_kfree_skb_any(skb);
337 return entries;
338}
339
340
341static int
342vmxnet3_tq_tx_complete(struct vmxnet3_tx_queue *tq,
343 struct vmxnet3_adapter *adapter)
344{
345 int completed = 0;
346 union Vmxnet3_GenericDesc *gdesc;
347
348 gdesc = tq->comp_ring.base + tq->comp_ring.next2proc;
115924b6
SB		 349 while (VMXNET3_TCD_GET_GEN(&gdesc->tcd) == tq->comp_ring.gen) {
350 completed += vmxnet3_unmap_pkt(VMXNET3_TCD_GET_TXIDX(
351 &gdesc->tcd), tq, adapter->pdev,
352 adapter);
d1a890fa
SB		 353
354 vmxnet3_comp_ring_adv_next2proc(&tq->comp_ring);
355 gdesc = tq->comp_ring.base + tq->comp_ring.next2proc;
356 }
357
358 if (completed) {
359 spin_lock(&tq->tx_lock);
360 if (unlikely(vmxnet3_tq_stopped(tq, adapter) &&
361 vmxnet3_cmd_ring_desc_avail(&tq->tx_ring) >
362 VMXNET3_WAKE_QUEUE_THRESHOLD(tq) &&
363 netif_carrier_ok(adapter->netdev))) {
364 vmxnet3_tq_wake(tq, adapter);
365 }
366 spin_unlock(&tq->tx_lock);
367 }
368 return completed;
369}
370
371
372static void
373vmxnet3_tq_cleanup(struct vmxnet3_tx_queue *tq,
374 struct vmxnet3_adapter *adapter)
375{
376 int i;
377
378 while (tq->tx_ring.next2comp != tq->tx_ring.next2fill) {
379 struct vmxnet3_tx_buf_info *tbi;
380 union Vmxnet3_GenericDesc *gdesc;
381
382 tbi = tq->buf_info + tq->tx_ring.next2comp;
383 gdesc = tq->tx_ring.base + tq->tx_ring.next2comp;
384
385 vmxnet3_unmap_tx_buf(tbi, adapter->pdev);
386 if (tbi->skb) {
387 dev_kfree_skb_any(tbi->skb);
388 tbi->skb = NULL;
389 }
390 vmxnet3_cmd_ring_adv_next2comp(&tq->tx_ring);
391 }
392
393 /* sanity check, verify all buffers are indeed unmapped and freed */
394 for (i = 0; i < tq->tx_ring.size; i++) {
395 BUG_ON(tq->buf_info[i].skb != NULL ||
396 tq->buf_info[i].map_type != VMXNET3_MAP_NONE);
397 }
398
399 tq->tx_ring.gen = VMXNET3_INIT_GEN;
400 tq->tx_ring.next2fill = tq->tx_ring.next2comp = 0;
401
402 tq->comp_ring.gen = VMXNET3_INIT_GEN;
403 tq->comp_ring.next2proc = 0;
404}
405
406
407void
408vmxnet3_tq_destroy(struct vmxnet3_tx_queue *tq,
409 struct vmxnet3_adapter *adapter)
410{
411 if (tq->tx_ring.base) {
412 pci_free_consistent(adapter->pdev, tq->tx_ring.size *
413 sizeof(struct Vmxnet3_TxDesc),
414 tq->tx_ring.base, tq->tx_ring.basePA);
415 tq->tx_ring.base = NULL;
416 }
417 if (tq->data_ring.base) {
418 pci_free_consistent(adapter->pdev, tq->data_ring.size *
419 sizeof(struct Vmxnet3_TxDataDesc),
420 tq->data_ring.base, tq->data_ring.basePA);
421 tq->data_ring.base = NULL;
422 }
423 if (tq->comp_ring.base) {
424 pci_free_consistent(adapter->pdev, tq->comp_ring.size *
425 sizeof(struct Vmxnet3_TxCompDesc),
426 tq->comp_ring.base, tq->comp_ring.basePA);
427 tq->comp_ring.base = NULL;
428 }
429 kfree(tq->buf_info);
430 tq->buf_info = NULL;
431}
432
433
434static void
435vmxnet3_tq_init(struct vmxnet3_tx_queue *tq,
436 struct vmxnet3_adapter *adapter)
437{
438 int i;
439
440 /* reset the tx ring contents to 0 and reset the tx ring states */
441 memset(tq->tx_ring.base, 0, tq->tx_ring.size *
442 sizeof(struct Vmxnet3_TxDesc));
443 tq->tx_ring.next2fill = tq->tx_ring.next2comp = 0;
444 tq->tx_ring.gen = VMXNET3_INIT_GEN;
445
446 memset(tq->data_ring.base, 0, tq->data_ring.size *
447 sizeof(struct Vmxnet3_TxDataDesc));
448
449 /* reset the tx comp ring contents to 0 and reset comp ring states */
450 memset(tq->comp_ring.base, 0, tq->comp_ring.size *
451 sizeof(struct Vmxnet3_TxCompDesc));
452 tq->comp_ring.next2proc = 0;
453 tq->comp_ring.gen = VMXNET3_INIT_GEN;
454
455 /* reset the bookkeeping data */
456 memset(tq->buf_info, 0, sizeof(tq->buf_info[0]) * tq->tx_ring.size);
457 for (i = 0; i < tq->tx_ring.size; i++)
458 tq->buf_info[i].map_type = VMXNET3_MAP_NONE;
459
460 /* stats are not reset */
461}
462
463
464static int
465vmxnet3_tq_create(struct vmxnet3_tx_queue *tq,
466 struct vmxnet3_adapter *adapter)
467{
468 BUG_ON(tq->tx_ring.base || tq->data_ring.base ||
469 tq->comp_ring.base || tq->buf_info);
470
471 tq->tx_ring.base = pci_alloc_consistent(adapter->pdev, tq->tx_ring.size
472 * sizeof(struct Vmxnet3_TxDesc),
473 &tq->tx_ring.basePA);
474 if (!tq->tx_ring.base) {
475 printk(KERN_ERR "%s: failed to allocate tx ring\n",
476 adapter->netdev->name);
477 goto err;
478 }
479
480 tq->data_ring.base = pci_alloc_consistent(adapter->pdev,
481 tq->data_ring.size *
482 sizeof(struct Vmxnet3_TxDataDesc),
483 &tq->data_ring.basePA);
484 if (!tq->data_ring.base) {
485 printk(KERN_ERR "%s: failed to allocate data ring\n",
486 adapter->netdev->name);
487 goto err;
488 }
489
490 tq->comp_ring.base = pci_alloc_consistent(adapter->pdev,
491 tq->comp_ring.size *
492 sizeof(struct Vmxnet3_TxCompDesc),
493 &tq->comp_ring.basePA);
494 if (!tq->comp_ring.base) {
495 printk(KERN_ERR "%s: failed to allocate tx comp ring\n",
496 adapter->netdev->name);
497 goto err;
498 }
499
500 tq->buf_info = kcalloc(tq->tx_ring.size, sizeof(tq->buf_info[0]),
501 GFP_KERNEL);
502 if (!tq->buf_info) {
503 printk(KERN_ERR "%s: failed to allocate tx bufinfo\n",
504 adapter->netdev->name);
505 goto err;
506 }
507
508 return 0;
509
510err:
511 vmxnet3_tq_destroy(tq, adapter);
512 return -ENOMEM;
513}
514
515
516/*
517 * starting from ring->next2fill, allocate rx buffers for the given ring
518 * of the rx queue and update the rx desc. stop after @num_to_alloc buffers
519 * are allocated or allocation fails
520 */
521
522static int
523vmxnet3_rq_alloc_rx_buf(struct vmxnet3_rx_queue *rq, u32 ring_idx,
524 int num_to_alloc, struct vmxnet3_adapter *adapter)
525{
526 int num_allocated = 0;
527 struct vmxnet3_rx_buf_info *rbi_base = rq->buf_info[ring_idx];
528 struct vmxnet3_cmd_ring *ring = &rq->rx_ring[ring_idx];
529 u32 val;
530
531 while (num_allocated < num_to_alloc) {
532 struct vmxnet3_rx_buf_info *rbi;
533 union Vmxnet3_GenericDesc *gd;
534
535 rbi = rbi_base + ring->next2fill;
536 gd = ring->base + ring->next2fill;
537
538 if (rbi->buf_type == VMXNET3_RX_BUF_SKB) {
539 if (rbi->skb == NULL) {
540 rbi->skb = dev_alloc_skb(rbi->len +
541 NET_IP_ALIGN);
542 if (unlikely(rbi->skb == NULL)) {
543 rq->stats.rx_buf_alloc_failure++;
544 break;
545 }
546 rbi->skb->dev = adapter->netdev;
547
548 skb_reserve(rbi->skb, NET_IP_ALIGN);
549 rbi->dma_addr = pci_map_single(adapter->pdev,
550 rbi->skb->data, rbi->len,
551 PCI_DMA_FROMDEVICE);
552 } else {
553 /* rx buffer skipped by the device */
554 }
555 val = VMXNET3_RXD_BTYPE_HEAD << VMXNET3_RXD_BTYPE_SHIFT;
556 } else {
557 BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_PAGE ||
558 rbi->len != PAGE_SIZE);
559
560 if (rbi->page == NULL) {
561 rbi->page = alloc_page(GFP_ATOMIC);
562 if (unlikely(rbi->page == NULL)) {
563 rq->stats.rx_buf_alloc_failure++;
564 break;
565 }
566 rbi->dma_addr = pci_map_page(adapter->pdev,
567 rbi->page, 0, PAGE_SIZE,
568 PCI_DMA_FROMDEVICE);
569 } else {
570 /* rx buffers skipped by the device */
571 }
572 val = VMXNET3_RXD_BTYPE_BODY << VMXNET3_RXD_BTYPE_SHIFT;
573 }
574
575 BUG_ON(rbi->dma_addr == 0);
115924b6
SB		 576 gd->rxd.addr = cpu_to_le64(rbi->dma_addr);
577 gd->dword[2] = cpu_to_le32((ring->gen << VMXNET3_RXD_GEN_SHIFT)
578 | val | rbi->len);
d1a890fa
SB		 579
580 num_allocated++;
581 vmxnet3_cmd_ring_adv_next2fill(ring);
582 }
583 rq->uncommitted[ring_idx] += num_allocated;
584
f6965582
RD		 585 dev_dbg(&adapter->netdev->dev,
586 "alloc_rx_buf: %d allocated, next2fill %u, next2comp "
d1a890fa
SB		 587 "%u, uncommited %u\n", num_allocated, ring->next2fill,
588 ring->next2comp, rq->uncommitted[ring_idx]);
589
590 /* so that the device can distinguish a full ring and an empty ring */
591 BUG_ON(num_allocated != 0 && ring->next2fill == ring->next2comp);
592
593 return num_allocated;
594}
595
596
597static void
598vmxnet3_append_frag(struct sk_buff *skb, struct Vmxnet3_RxCompDesc *rcd,
599 struct vmxnet3_rx_buf_info *rbi)
600{
601 struct skb_frag_struct *frag = skb_shinfo(skb)->frags +
602 skb_shinfo(skb)->nr_frags;
603
604 BUG_ON(skb_shinfo(skb)->nr_frags >= MAX_SKB_FRAGS);
605
606 frag->page = rbi->page;
607 frag->page_offset = 0;
608 frag->size = rcd->len;
609 skb->data_len += frag->size;
610 skb_shinfo(skb)->nr_frags++;
611}
612
613
614static void
615vmxnet3_map_pkt(struct sk_buff *skb, struct vmxnet3_tx_ctx *ctx,
616 struct vmxnet3_tx_queue *tq, struct pci_dev *pdev,
617 struct vmxnet3_adapter *adapter)
618{
619 u32 dw2, len;
620 unsigned long buf_offset;
621 int i;
622 union Vmxnet3_GenericDesc *gdesc;
623 struct vmxnet3_tx_buf_info *tbi = NULL;
624
625 BUG_ON(ctx->copy_size > skb_headlen(skb));
626
627 /* use the previous gen bit for the SOP desc */
628 dw2 = (tq->tx_ring.gen ^ 0x1) << VMXNET3_TXD_GEN_SHIFT;
629
630 ctx->sop_txd = tq->tx_ring.base + tq->tx_ring.next2fill;
631 gdesc = ctx->sop_txd; /* both loops below can be skipped */
632
633 /* no need to map the buffer if headers are copied */
634 if (ctx->copy_size) {
115924b6 635 ctx->sop_txd->txd.addr = cpu_to_le64(tq->data_ring.basePA +
d1a890fa 636 tq->tx_ring.next2fill *
115924b6
SB		 637 sizeof(struct Vmxnet3_TxDataDesc));
638 ctx->sop_txd->dword[2] = cpu_to_le32(dw2 | ctx->copy_size);
d1a890fa
SB		 639 ctx->sop_txd->dword[3] = 0;
640
641 tbi = tq->buf_info + tq->tx_ring.next2fill;
642 tbi->map_type = VMXNET3_MAP_NONE;
643
f6965582
RD		 644 dev_dbg(&adapter->netdev->dev,
645 "txd[%u]: 0x%Lx 0x%x 0x%x\n",
115924b6
SB		 646 tq->tx_ring.next2fill,
647 le64_to_cpu(ctx->sop_txd->txd.addr),
d1a890fa
SB		 648 ctx->sop_txd->dword[2], ctx->sop_txd->dword[3]);
649 vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring);
650
651 /* use the right gen for non-SOP desc */
652 dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT;
653 }
654
655 /* linear part can use multiple tx desc if it's big */
656 len = skb_headlen(skb) - ctx->copy_size;
657 buf_offset = ctx->copy_size;
658 while (len) {
659 u32 buf_size;
660
661 buf_size = len > VMXNET3_MAX_TX_BUF_SIZE ?
662 VMXNET3_MAX_TX_BUF_SIZE : len;
663
664 tbi = tq->buf_info + tq->tx_ring.next2fill;
665 tbi->map_type = VMXNET3_MAP_SINGLE;
666 tbi->dma_addr = pci_map_single(adapter->pdev,
667 skb->data + buf_offset, buf_size,
668 PCI_DMA_TODEVICE);
669
670 tbi->len = buf_size; /* this automatically convert 2^14 to 0 */
671
672 gdesc = tq->tx_ring.base + tq->tx_ring.next2fill;
673 BUG_ON(gdesc->txd.gen == tq->tx_ring.gen);
674
115924b6
SB		 675 gdesc->txd.addr = cpu_to_le64(tbi->dma_addr);
676 gdesc->dword[2] = cpu_to_le32(dw2 | buf_size);
d1a890fa
SB		 677 gdesc->dword[3] = 0;
678
f6965582
RD		 679 dev_dbg(&adapter->netdev->dev,
680 "txd[%u]: 0x%Lx 0x%x 0x%x\n",
115924b6
SB		 681 tq->tx_ring.next2fill, le64_to_cpu(gdesc->txd.addr),
682 le32_to_cpu(gdesc->dword[2]), gdesc->dword[3]);
d1a890fa
SB		 683 vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring);
684 dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT;
685
686 len -= buf_size;
687 buf_offset += buf_size;
688 }
689
690 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
691 struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[i];
692
693 tbi = tq->buf_info + tq->tx_ring.next2fill;
694 tbi->map_type = VMXNET3_MAP_PAGE;
695 tbi->dma_addr = pci_map_page(adapter->pdev, frag->page,
696 frag->page_offset, frag->size,
697 PCI_DMA_TODEVICE);
698
699 tbi->len = frag->size;
700
701 gdesc = tq->tx_ring.base + tq->tx_ring.next2fill;
702 BUG_ON(gdesc->txd.gen == tq->tx_ring.gen);
703
115924b6
SB		 704 gdesc->txd.addr = cpu_to_le64(tbi->dma_addr);
705 gdesc->dword[2] = cpu_to_le32(dw2 | frag->size);
d1a890fa
SB		 706 gdesc->dword[3] = 0;
707
f6965582
RD		 708 dev_dbg(&adapter->netdev->dev,
709 "txd[%u]: 0x%llu %u %u\n",
115924b6
SB		 710 tq->tx_ring.next2fill, le64_to_cpu(gdesc->txd.addr),
711 le32_to_cpu(gdesc->dword[2]), gdesc->dword[3]);
d1a890fa
SB		 712 vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring);
713 dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT;
714 }
715
716 ctx->eop_txd = gdesc;
717
718 /* set the last buf_info for the pkt */
719 tbi->skb = skb;
720 tbi->sop_idx = ctx->sop_txd - tq->tx_ring.base;
721}
722
723
724/*
725 * parse and copy relevant protocol headers:
726 * For a tso pkt, relevant headers are L2/3/4 including options
727 * For a pkt requesting csum offloading, they are L2/3 and may include L4
728 * if it's a TCP/UDP pkt
729 *
730 * Returns:
731 * -1: error happens during parsing
732 * 0: protocol headers parsed, but too big to be copied
733 * 1: protocol headers parsed and copied
734 *
735 * Other effects:
736 * 1. related *ctx fields are updated.
737 * 2. ctx->copy_size is # of bytes copied
738 * 3. the portion copied is guaranteed to be in the linear part
739 *
740 */
741static int
742vmxnet3_parse_and_copy_hdr(struct sk_buff *skb, struct vmxnet3_tx_queue *tq,
743 struct vmxnet3_tx_ctx *ctx,
744 struct vmxnet3_adapter *adapter)
745{
746 struct Vmxnet3_TxDataDesc *tdd;
747
748 if (ctx->mss) {
749 ctx->eth_ip_hdr_size = skb_transport_offset(skb);
750 ctx->l4_hdr_size = ((struct tcphdr *)
751 skb_transport_header(skb))->doff * 4;
752 ctx->copy_size = ctx->eth_ip_hdr_size + ctx->l4_hdr_size;
753 } else {
754 unsigned int pull_size;
755
756 if (skb->ip_summed == CHECKSUM_PARTIAL) {
757 ctx->eth_ip_hdr_size = skb_transport_offset(skb);
758
759 if (ctx->ipv4) {
760 struct iphdr *iph = (struct iphdr *)
761 skb_network_header(skb);
762 if (iph->protocol == IPPROTO_TCP) {
763 pull_size = ctx->eth_ip_hdr_size +
764 sizeof(struct tcphdr);
765
766 if (unlikely(!pskb_may_pull(skb,
767 pull_size))) {
768 goto err;
769 }
770 ctx->l4_hdr_size = ((struct tcphdr *)
771 skb_transport_header(skb))->doff * 4;
772 } else if (iph->protocol == IPPROTO_UDP) {
773 ctx->l4_hdr_size =
774 sizeof(struct udphdr);
775 } else {
776 ctx->l4_hdr_size = 0;
777 }
778 } else {
779 /* for simplicity, don't copy L4 headers */
780 ctx->l4_hdr_size = 0;
781 }
782 ctx->copy_size = ctx->eth_ip_hdr_size +
783 ctx->l4_hdr_size;
784 } else {
785 ctx->eth_ip_hdr_size = 0;
786 ctx->l4_hdr_size = 0;
787 /* copy as much as allowed */
788 ctx->copy_size = min((unsigned int)VMXNET3_HDR_COPY_SIZE
789 , skb_headlen(skb));
790 }
791
792 /* make sure headers are accessible directly */
793 if (unlikely(!pskb_may_pull(skb, ctx->copy_size)))
794 goto err;
795 }
796
797 if (unlikely(ctx->copy_size > VMXNET3_HDR_COPY_SIZE)) {
798 tq->stats.oversized_hdr++;
799 ctx->copy_size = 0;
800 return 0;
801 }
802
803 tdd = tq->data_ring.base + tq->tx_ring.next2fill;
804
805 memcpy(tdd->data, skb->data, ctx->copy_size);
f6965582
RD		 806 dev_dbg(&adapter->netdev->dev,
807 "copy %u bytes to dataRing[%u]\n",
d1a890fa
SB		 808 ctx->copy_size, tq->tx_ring.next2fill);
809 return 1;
810
811err:
812 return -1;
813}
814
815
816static void
817vmxnet3_prepare_tso(struct sk_buff *skb,
818 struct vmxnet3_tx_ctx *ctx)
819{
820 struct tcphdr *tcph = (struct tcphdr *)skb_transport_header(skb);
821 if (ctx->ipv4) {
822 struct iphdr *iph = (struct iphdr *)skb_network_header(skb);
823 iph->check = 0;
824 tcph->check = ~csum_tcpudp_magic(iph->saddr, iph->daddr, 0,
825 IPPROTO_TCP, 0);
826 } else {
827 struct ipv6hdr *iph = (struct ipv6hdr *)skb_network_header(skb);
828 tcph->check = ~csum_ipv6_magic(&iph->saddr, &iph->daddr, 0,
829 IPPROTO_TCP, 0);
830 }
831}
832
833
834/*
835 * Transmits a pkt thru a given tq
836 * Returns:
837 * NETDEV_TX_OK: descriptors are setup successfully
838 * NETDEV_TX_OK: error occured, the pkt is dropped
839 * NETDEV_TX_BUSY: tx ring is full, queue is stopped
840 *
841 * Side-effects:
842 * 1. tx ring may be changed
843 * 2. tq stats may be updated accordingly
844 * 3. shared->txNumDeferred may be updated
845 */
846
847static int
848vmxnet3_tq_xmit(struct sk_buff *skb, struct vmxnet3_tx_queue *tq,
849 struct vmxnet3_adapter *adapter, struct net_device *netdev)
850{
851 int ret;
852 u32 count;
853 unsigned long flags;
854 struct vmxnet3_tx_ctx ctx;
855 union Vmxnet3_GenericDesc *gdesc;
115924b6
SB		 856#ifdef __BIG_ENDIAN_BITFIELD
857 /* Use temporary descriptor to avoid touching bits multiple times */
858 union Vmxnet3_GenericDesc tempTxDesc;
859#endif
d1a890fa
SB		 860
861 /* conservatively estimate # of descriptors to use */
862 count = VMXNET3_TXD_NEEDED(skb_headlen(skb)) +
863 skb_shinfo(skb)->nr_frags + 1;
864
865 ctx.ipv4 = (skb->protocol == __constant_ntohs(ETH_P_IP));
866
867 ctx.mss = skb_shinfo(skb)->gso_size;
868 if (ctx.mss) {
869 if (skb_header_cloned(skb)) {
870 if (unlikely(pskb_expand_head(skb, 0, 0,
871 GFP_ATOMIC) != 0)) {
872 tq->stats.drop_tso++;
873 goto drop_pkt;
874 }
875 tq->stats.copy_skb_header++;
876 }
877 vmxnet3_prepare_tso(skb, &ctx);
878 } else {
879 if (unlikely(count > VMXNET3_MAX_TXD_PER_PKT)) {
880
881 /* non-tso pkts must not use more than
882 * VMXNET3_MAX_TXD_PER_PKT entries
883 */
884 if (skb_linearize(skb) != 0) {
885 tq->stats.drop_too_many_frags++;
886 goto drop_pkt;
887 }
888 tq->stats.linearized++;
889
890 /* recalculate the # of descriptors to use */
891 count = VMXNET3_TXD_NEEDED(skb_headlen(skb)) + 1;
892 }
893 }
894
895 ret = vmxnet3_parse_and_copy_hdr(skb, tq, &ctx, adapter);
896 if (ret >= 0) {
897 BUG_ON(ret <= 0 && ctx.copy_size != 0);
898 /* hdrs parsed, check against other limits */
899 if (ctx.mss) {
900 if (unlikely(ctx.eth_ip_hdr_size + ctx.l4_hdr_size >
901 VMXNET3_MAX_TX_BUF_SIZE)) {
902 goto hdr_too_big;
903 }
904 } else {
905 if (skb->ip_summed == CHECKSUM_PARTIAL) {
906 if (unlikely(ctx.eth_ip_hdr_size +
907 skb->csum_offset >
908 VMXNET3_MAX_CSUM_OFFSET)) {
909 goto hdr_too_big;
910 }
911 }
912 }
913 } else {
914 tq->stats.drop_hdr_inspect_err++;
915 goto drop_pkt;
916 }
917
918 spin_lock_irqsave(&tq->tx_lock, flags);
919
920 if (count > vmxnet3_cmd_ring_desc_avail(&tq->tx_ring)) {
921 tq->stats.tx_ring_full++;
f6965582
RD		 922 dev_dbg(&adapter->netdev->dev,
923 "tx queue stopped on %s, next2comp %u"
d1a890fa
SB		 924 " next2fill %u\n", adapter->netdev->name,
925 tq->tx_ring.next2comp, tq->tx_ring.next2fill);
926
927 vmxnet3_tq_stop(tq, adapter);
928 spin_unlock_irqrestore(&tq->tx_lock, flags);
929 return NETDEV_TX_BUSY;
930 }
931
932 /* fill tx descs related to addr & len */
933 vmxnet3_map_pkt(skb, &ctx, tq, adapter->pdev, adapter);
934
935 /* setup the EOP desc */
115924b6 936 ctx.eop_txd->dword[3] = cpu_to_le32(VMXNET3_TXD_CQ | VMXNET3_TXD_EOP);
d1a890fa
SB		 937
938 /* setup the SOP desc */
115924b6
SB		 939#ifdef __BIG_ENDIAN_BITFIELD
940 gdesc = &tempTxDesc;
941 gdesc->dword[2] = ctx.sop_txd->dword[2];
942 gdesc->dword[3] = ctx.sop_txd->dword[3];
943#else
d1a890fa 944 gdesc = ctx.sop_txd;
115924b6 945#endif
d1a890fa
SB		 946 if (ctx.mss) {
947 gdesc->txd.hlen = ctx.eth_ip_hdr_size + ctx.l4_hdr_size;
948 gdesc->txd.om = VMXNET3_OM_TSO;
949 gdesc->txd.msscof = ctx.mss;
115924b6
SB		 950 le32_add_cpu(&tq->shared->txNumDeferred, (skb->len -
951 gdesc->txd.hlen + ctx.mss - 1) / ctx.mss);
d1a890fa
SB		 952 } else {
953 if (skb->ip_summed == CHECKSUM_PARTIAL) {
954 gdesc->txd.hlen = ctx.eth_ip_hdr_size;
955 gdesc->txd.om = VMXNET3_OM_CSUM;
956 gdesc->txd.msscof = ctx.eth_ip_hdr_size +
957 skb->csum_offset;
958 } else {
959 gdesc->txd.om = 0;
960 gdesc->txd.msscof = 0;
961 }
115924b6 962 le32_add_cpu(&tq->shared->txNumDeferred, 1);
d1a890fa
SB		 963 }
964
965 if (vlan_tx_tag_present(skb)) {
966 gdesc->txd.ti = 1;
967 gdesc->txd.tci = vlan_tx_tag_get(skb);
968 }
969
115924b6
SB		 970 /* finally flips the GEN bit of the SOP desc. */
971 gdesc->dword[2] = cpu_to_le32(le32_to_cpu(gdesc->dword[2]) ^
972 VMXNET3_TXD_GEN);
973#ifdef __BIG_ENDIAN_BITFIELD
974 /* Finished updating in bitfields of Tx Desc, so write them in original
975 * place.
976 */
977 vmxnet3_TxDescToLe((struct Vmxnet3_TxDesc *)gdesc,
978 (struct Vmxnet3_TxDesc *)ctx.sop_txd);
979 gdesc = ctx.sop_txd;
980#endif
f6965582
RD		 981 dev_dbg(&adapter->netdev->dev,
982 "txd[%u]: SOP 0x%Lx 0x%x 0x%x\n",
d1a890fa 983 (u32)((union Vmxnet3_GenericDesc *)ctx.sop_txd -
115924b6
SB		 984 tq->tx_ring.base), le64_to_cpu(gdesc->txd.addr),
985 le32_to_cpu(gdesc->dword[2]), le32_to_cpu(gdesc->dword[3]));
d1a890fa
SB		 986
987 spin_unlock_irqrestore(&tq->tx_lock, flags);
988
115924b6
SB		 989 if (le32_to_cpu(tq->shared->txNumDeferred) >=
990 le32_to_cpu(tq->shared->txThreshold)) {
d1a890fa
SB		 991 tq->shared->txNumDeferred = 0;
992 VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_TXPROD,
993 tq->tx_ring.next2fill);
994 }
d1a890fa
SB		 995
996 return NETDEV_TX_OK;
997
998hdr_too_big:
999 tq->stats.drop_oversized_hdr++;
1000drop_pkt:
1001 tq->stats.drop_total++;
1002 dev_kfree_skb(skb);
1003 return NETDEV_TX_OK;
1004}
1005
1006
1007static netdev_tx_t
1008vmxnet3_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
1009{
1010 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
d1a890fa 1011
115924b6 1012 return vmxnet3_tq_xmit(skb, &adapter->tx_queue, adapter, netdev);
d1a890fa
SB		 1013}
1014
1015
1016static void
1017vmxnet3_rx_csum(struct vmxnet3_adapter *adapter,
1018 struct sk_buff *skb,
1019 union Vmxnet3_GenericDesc *gdesc)
1020{
1021 if (!gdesc->rcd.cnc && adapter->rxcsum) {
1022 /* typical case: TCP/UDP over IP and both csums are correct */
115924b6 1023 if ((le32_to_cpu(gdesc->dword[3]) & VMXNET3_RCD_CSUM_OK) ==
d1a890fa
SB		 1024 VMXNET3_RCD_CSUM_OK) {
1025 skb->ip_summed = CHECKSUM_UNNECESSARY;
1026 BUG_ON(!(gdesc->rcd.tcp || gdesc->rcd.udp));
1027 BUG_ON(!(gdesc->rcd.v4 || gdesc->rcd.v6));
1028 BUG_ON(gdesc->rcd.frg);
1029 } else {
1030 if (gdesc->rcd.csum) {
1031 skb->csum = htons(gdesc->rcd.csum);
1032 skb->ip_summed = CHECKSUM_PARTIAL;
1033 } else {
1034 skb->ip_summed = CHECKSUM_NONE;
1035 }
1036 }
1037 } else {
1038 skb->ip_summed = CHECKSUM_NONE;
1039 }
1040}
1041
1042
1043static void
1044vmxnet3_rx_error(struct vmxnet3_rx_queue *rq, struct Vmxnet3_RxCompDesc *rcd,
1045 struct vmxnet3_rx_ctx *ctx, struct vmxnet3_adapter *adapter)
1046{
1047 rq->stats.drop_err++;
1048 if (!rcd->fcs)
1049 rq->stats.drop_fcs++;
1050
1051 rq->stats.drop_total++;
1052
1053 /*
1054 * We do not unmap and chain the rx buffer to the skb.
1055 * We basically pretend this buffer is not used and will be recycled
1056 * by vmxnet3_rq_alloc_rx_buf()
1057 */
1058
1059 /*
1060 * ctx->skb may be NULL if this is the first and the only one
1061 * desc for the pkt
1062 */
1063 if (ctx->skb)
1064 dev_kfree_skb_irq(ctx->skb);
1065
1066 ctx->skb = NULL;
1067}
1068
1069
1070static int
1071vmxnet3_rq_rx_complete(struct vmxnet3_rx_queue *rq,
1072 struct vmxnet3_adapter *adapter, int quota)
1073{
1074 static u32 rxprod_reg[2] = {VMXNET3_REG_RXPROD, VMXNET3_REG_RXPROD2};
1075 u32 num_rxd = 0;
1076 struct Vmxnet3_RxCompDesc *rcd;
1077 struct vmxnet3_rx_ctx *ctx = &rq->rx_ctx;
115924b6
SB		 1078#ifdef __BIG_ENDIAN_BITFIELD
1079 struct Vmxnet3_RxDesc rxCmdDesc;
1080 struct Vmxnet3_RxCompDesc rxComp;
1081#endif
1082 vmxnet3_getRxComp(rcd, &rq->comp_ring.base[rq->comp_ring.next2proc].rcd,
1083 &rxComp);
d1a890fa
SB		 1084 while (rcd->gen == rq->comp_ring.gen) {
1085 struct vmxnet3_rx_buf_info *rbi;
1086 struct sk_buff *skb;
1087 int num_to_alloc;
1088 struct Vmxnet3_RxDesc *rxd;
1089 u32 idx, ring_idx;
1090
1091 if (num_rxd >= quota) {
1092 /* we may stop even before we see the EOP desc of
1093 * the current pkt
1094 */
1095 break;
1096 }
1097 num_rxd++;
1098
1099 idx = rcd->rxdIdx;
1100 ring_idx = rcd->rqID == rq->qid ? 0 : 1;
115924b6
SB		 1101 vmxnet3_getRxDesc(rxd, &rq->rx_ring[ring_idx].base[idx].rxd,
1102 &rxCmdDesc);
d1a890fa
SB		 1103 rbi = rq->buf_info[ring_idx] + idx;
1104
115924b6
SB		 1105 BUG_ON(rxd->addr != rbi->dma_addr ||
1106 rxd->len != rbi->len);
d1a890fa
SB		 1107
1108 if (unlikely(rcd->eop && rcd->err)) {
1109 vmxnet3_rx_error(rq, rcd, ctx, adapter);
1110 goto rcd_done;
1111 }
1112
1113 if (rcd->sop) { /* first buf of the pkt */
1114 BUG_ON(rxd->btype != VMXNET3_RXD_BTYPE_HEAD ||
1115 rcd->rqID != rq->qid);
1116
1117 BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_SKB);
1118 BUG_ON(ctx->skb != NULL || rbi->skb == NULL);
1119
1120 if (unlikely(rcd->len == 0)) {
1121 /* Pretend the rx buffer is skipped. */
1122 BUG_ON(!(rcd->sop && rcd->eop));
f6965582
RD		 1123 dev_dbg(&adapter->netdev->dev,
1124 "rxRing[%u][%u] 0 length\n",
d1a890fa
SB		 1125 ring_idx, idx);
1126 goto rcd_done;
1127 }
1128
1129 ctx->skb = rbi->skb;
1130 rbi->skb = NULL;
1131
1132 pci_unmap_single(adapter->pdev, rbi->dma_addr, rbi->len,
1133 PCI_DMA_FROMDEVICE);
1134
1135 skb_put(ctx->skb, rcd->len);
1136 } else {
1137 BUG_ON(ctx->skb == NULL);
1138 /* non SOP buffer must be type 1 in most cases */
1139 if (rbi->buf_type == VMXNET3_RX_BUF_PAGE) {
1140 BUG_ON(rxd->btype != VMXNET3_RXD_BTYPE_BODY);
1141
1142 if (rcd->len) {
1143 pci_unmap_page(adapter->pdev,
1144 rbi->dma_addr, rbi->len,
1145 PCI_DMA_FROMDEVICE);
1146
1147 vmxnet3_append_frag(ctx->skb, rcd, rbi);
1148 rbi->page = NULL;
1149 }
1150 } else {
1151 /*
1152 * The only time a non-SOP buffer is type 0 is
1153 * when it's EOP and error flag is raised, which
1154 * has already been handled.
1155 */
1156 BUG_ON(true);
1157 }
1158 }
1159
1160 skb = ctx->skb;
1161 if (rcd->eop) {
1162 skb->len += skb->data_len;
1163 skb->truesize += skb->data_len;
1164
1165 vmxnet3_rx_csum(adapter, skb,
1166 (union Vmxnet3_GenericDesc *)rcd);
1167 skb->protocol = eth_type_trans(skb, adapter->netdev);
1168
1169 if (unlikely(adapter->vlan_grp && rcd->ts)) {
1170 vlan_hwaccel_receive_skb(skb,
1171 adapter->vlan_grp, rcd->tci);
1172 } else {
1173 netif_receive_skb(skb);
1174 }
1175
d1a890fa
SB		 1176 ctx->skb = NULL;
1177 }
1178
1179rcd_done:
1180 /* device may skip some rx descs */
1181 rq->rx_ring[ring_idx].next2comp = idx;
1182 VMXNET3_INC_RING_IDX_ONLY(rq->rx_ring[ring_idx].next2comp,
1183 rq->rx_ring[ring_idx].size);
1184
1185 /* refill rx buffers frequently to avoid starving the h/w */
1186 num_to_alloc = vmxnet3_cmd_ring_desc_avail(rq->rx_ring +
1187 ring_idx);
1188 if (unlikely(num_to_alloc > VMXNET3_RX_ALLOC_THRESHOLD(rq,
1189 ring_idx, adapter))) {
1190 vmxnet3_rq_alloc_rx_buf(rq, ring_idx, num_to_alloc,
1191 adapter);
1192
1193 /* if needed, update the register */
1194 if (unlikely(rq->shared->updateRxProd)) {
1195 VMXNET3_WRITE_BAR0_REG(adapter,
1196 rxprod_reg[ring_idx] + rq->qid * 8,
1197 rq->rx_ring[ring_idx].next2fill);
1198 rq->uncommitted[ring_idx] = 0;
1199 }
1200 }
1201
1202 vmxnet3_comp_ring_adv_next2proc(&rq->comp_ring);
115924b6
SB		 1203 vmxnet3_getRxComp(rcd,
1204 &rq->comp_ring.base[rq->comp_ring.next2proc].rcd, &rxComp);
d1a890fa
SB		 1205 }
1206
1207 return num_rxd;
1208}
1209
1210
1211static void
1212vmxnet3_rq_cleanup(struct vmxnet3_rx_queue *rq,
1213 struct vmxnet3_adapter *adapter)
1214{
1215 u32 i, ring_idx;
1216 struct Vmxnet3_RxDesc *rxd;
1217
1218 for (ring_idx = 0; ring_idx < 2; ring_idx++) {
1219 for (i = 0; i < rq->rx_ring[ring_idx].size; i++) {
115924b6
SB		 1220#ifdef __BIG_ENDIAN_BITFIELD
1221 struct Vmxnet3_RxDesc rxDesc;
1222#endif
1223 vmxnet3_getRxDesc(rxd,
1224 &rq->rx_ring[ring_idx].base[i].rxd, &rxDesc);
d1a890fa
SB		 1225
1226 if (rxd->btype == VMXNET3_RXD_BTYPE_HEAD &&
1227 rq->buf_info[ring_idx][i].skb) {
1228 pci_unmap_single(adapter->pdev, rxd->addr,
1229 rxd->len, PCI_DMA_FROMDEVICE);
1230 dev_kfree_skb(rq->buf_info[ring_idx][i].skb);
1231 rq->buf_info[ring_idx][i].skb = NULL;
1232 } else if (rxd->btype == VMXNET3_RXD_BTYPE_BODY &&
1233 rq->buf_info[ring_idx][i].page) {
1234 pci_unmap_page(adapter->pdev, rxd->addr,
1235 rxd->len, PCI_DMA_FROMDEVICE);
1236 put_page(rq->buf_info[ring_idx][i].page);
1237 rq->buf_info[ring_idx][i].page = NULL;
1238 }
1239 }
1240
1241 rq->rx_ring[ring_idx].gen = VMXNET3_INIT_GEN;
1242 rq->rx_ring[ring_idx].next2fill =
1243 rq->rx_ring[ring_idx].next2comp = 0;
1244 rq->uncommitted[ring_idx] = 0;
1245 }
1246
1247 rq->comp_ring.gen = VMXNET3_INIT_GEN;
1248 rq->comp_ring.next2proc = 0;
1249}
1250
1251
1252void vmxnet3_rq_destroy(struct vmxnet3_rx_queue *rq,
1253 struct vmxnet3_adapter *adapter)
1254{
1255 int i;
1256 int j;
1257
1258 /* all rx buffers must have already been freed */
1259 for (i = 0; i < 2; i++) {
1260 if (rq->buf_info[i]) {
1261 for (j = 0; j < rq->rx_ring[i].size; j++)
1262 BUG_ON(rq->buf_info[i][j].page != NULL);
1263 }
1264 }
1265
1266
1267 kfree(rq->buf_info[0]);
1268
1269 for (i = 0; i < 2; i++) {
1270 if (rq->rx_ring[i].base) {
1271 pci_free_consistent(adapter->pdev, rq->rx_ring[i].size
1272 * sizeof(struct Vmxnet3_RxDesc),
1273 rq->rx_ring[i].base,
1274 rq->rx_ring[i].basePA);
1275 rq->rx_ring[i].base = NULL;
1276 }
1277 rq->buf_info[i] = NULL;
1278 }
1279
1280 if (rq->comp_ring.base) {
1281 pci_free_consistent(adapter->pdev, rq->comp_ring.size *
1282 sizeof(struct Vmxnet3_RxCompDesc),
1283 rq->comp_ring.base, rq->comp_ring.basePA);
1284 rq->comp_ring.base = NULL;
1285 }
1286}
1287
1288
1289static int
1290vmxnet3_rq_init(struct vmxnet3_rx_queue *rq,
1291 struct vmxnet3_adapter *adapter)
1292{
1293 int i;
1294
1295 /* initialize buf_info */
1296 for (i = 0; i < rq->rx_ring[0].size; i++) {
1297
1298 /* 1st buf for a pkt is skbuff */
1299 if (i % adapter->rx_buf_per_pkt == 0) {
1300 rq->buf_info[0][i].buf_type = VMXNET3_RX_BUF_SKB;
1301 rq->buf_info[0][i].len = adapter->skb_buf_size;
1302 } else { /* subsequent bufs for a pkt is frag */
1303 rq->buf_info[0][i].buf_type = VMXNET3_RX_BUF_PAGE;
1304 rq->buf_info[0][i].len = PAGE_SIZE;
1305 }
1306 }
1307 for (i = 0; i < rq->rx_ring[1].size; i++) {
1308 rq->buf_info[1][i].buf_type = VMXNET3_RX_BUF_PAGE;
1309 rq->buf_info[1][i].len = PAGE_SIZE;
1310 }
1311
1312 /* reset internal state and allocate buffers for both rings */
1313 for (i = 0; i < 2; i++) {
1314 rq->rx_ring[i].next2fill = rq->rx_ring[i].next2comp = 0;
1315 rq->uncommitted[i] = 0;
1316
1317 memset(rq->rx_ring[i].base, 0, rq->rx_ring[i].size *
1318 sizeof(struct Vmxnet3_RxDesc));
1319 rq->rx_ring[i].gen = VMXNET3_INIT_GEN;
1320 }
1321 if (vmxnet3_rq_alloc_rx_buf(rq, 0, rq->rx_ring[0].size - 1,
1322 adapter) == 0) {
1323 /* at least has 1 rx buffer for the 1st ring */
1324 return -ENOMEM;
1325 }
1326 vmxnet3_rq_alloc_rx_buf(rq, 1, rq->rx_ring[1].size - 1, adapter);
1327
1328 /* reset the comp ring */
1329 rq->comp_ring.next2proc = 0;
1330 memset(rq->comp_ring.base, 0, rq->comp_ring.size *
1331 sizeof(struct Vmxnet3_RxCompDesc));
1332 rq->comp_ring.gen = VMXNET3_INIT_GEN;
1333
1334 /* reset rxctx */
1335 rq->rx_ctx.skb = NULL;
1336
1337 /* stats are not reset */
1338 return 0;
1339}
1340
1341
1342static int
1343vmxnet3_rq_create(struct vmxnet3_rx_queue *rq, struct vmxnet3_adapter *adapter)
1344{
1345 int i;
1346 size_t sz;
1347 struct vmxnet3_rx_buf_info *bi;
1348
1349 for (i = 0; i < 2; i++) {
1350
1351 sz = rq->rx_ring[i].size * sizeof(struct Vmxnet3_RxDesc);
1352 rq->rx_ring[i].base = pci_alloc_consistent(adapter->pdev, sz,
1353 &rq->rx_ring[i].basePA);
1354 if (!rq->rx_ring[i].base) {
1355 printk(KERN_ERR "%s: failed to allocate rx ring %d\n",
1356 adapter->netdev->name, i);
1357 goto err;
1358 }
1359 }
1360
1361 sz = rq->comp_ring.size * sizeof(struct Vmxnet3_RxCompDesc);
1362 rq->comp_ring.base = pci_alloc_consistent(adapter->pdev, sz,
1363 &rq->comp_ring.basePA);
1364 if (!rq->comp_ring.base) {
1365 printk(KERN_ERR "%s: failed to allocate rx comp ring\n",
1366 adapter->netdev->name);
1367 goto err;
1368 }
1369
1370 sz = sizeof(struct vmxnet3_rx_buf_info) * (rq->rx_ring[0].size +
1371 rq->rx_ring[1].size);
476c609e 1372 bi = kzalloc(sz, GFP_KERNEL);
d1a890fa
SB		 1373 if (!bi) {
1374 printk(KERN_ERR "%s: failed to allocate rx bufinfo\n",
1375 adapter->netdev->name);
1376 goto err;
1377 }
d1a890fa
SB		 1378 rq->buf_info[0] = bi;
1379 rq->buf_info[1] = bi + rq->rx_ring[0].size;
1380
1381 return 0;
1382
1383err:
1384 vmxnet3_rq_destroy(rq, adapter);
1385 return -ENOMEM;
1386}
1387
1388
1389static int
1390vmxnet3_do_poll(struct vmxnet3_adapter *adapter, int budget)
1391{
1392 if (unlikely(adapter->shared->ecr))
1393 vmxnet3_process_events(adapter);
1394
1395 vmxnet3_tq_tx_complete(&adapter->tx_queue, adapter);
1396 return vmxnet3_rq_rx_complete(&adapter->rx_queue, adapter, budget);
1397}
1398
1399
1400static int
1401vmxnet3_poll(struct napi_struct *napi, int budget)
1402{
1403 struct vmxnet3_adapter *adapter = container_of(napi,
1404 struct vmxnet3_adapter, napi);
1405 int rxd_done;
1406
1407 rxd_done = vmxnet3_do_poll(adapter, budget);
1408
1409 if (rxd_done < budget) {
1410 napi_complete(napi);
1411 vmxnet3_enable_intr(adapter, 0);
1412 }
1413 return rxd_done;
1414}
1415
1416
1417/* Interrupt handler for vmxnet3 */
1418static irqreturn_t
1419vmxnet3_intr(int irq, void *dev_id)
1420{
1421 struct net_device *dev = dev_id;
1422 struct vmxnet3_adapter *adapter = netdev_priv(dev);
1423
1424 if (unlikely(adapter->intr.type == VMXNET3_IT_INTX)) {
1425 u32 icr = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_ICR);
1426 if (unlikely(icr == 0))
1427 /* not ours */
1428 return IRQ_NONE;
1429 }
1430
1431
1432 /* disable intr if needed */
1433 if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE)
1434 vmxnet3_disable_intr(adapter, 0);
1435
1436 napi_schedule(&adapter->napi);
1437
1438 return IRQ_HANDLED;
1439}
1440
1441#ifdef CONFIG_NET_POLL_CONTROLLER
1442
1443
1444/* netpoll callback. */
1445static void
1446vmxnet3_netpoll(struct net_device *netdev)
1447{
1448 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
1449 int irq;
1450
8f7e524c 1451#ifdef CONFIG_PCI_MSI
d1a890fa
SB		 1452 if (adapter->intr.type == VMXNET3_IT_MSIX)
1453 irq = adapter->intr.msix_entries[0].vector;
1454 else
8f7e524c 1455#endif
d1a890fa
SB		 1456 irq = adapter->pdev->irq;
1457
1458 disable_irq(irq);
1459 vmxnet3_intr(irq, netdev);
1460 enable_irq(irq);
1461}
1462#endif
1463
1464static int
1465vmxnet3_request_irqs(struct vmxnet3_adapter *adapter)
1466{
1467 int err;
1468
8f7e524c 1469#ifdef CONFIG_PCI_MSI
d1a890fa
SB		 1470 if (adapter->intr.type == VMXNET3_IT_MSIX) {
1471 /* we only use 1 MSI-X vector */
1472 err = request_irq(adapter->intr.msix_entries[0].vector,
1473 vmxnet3_intr, 0, adapter->netdev->name,
1474 adapter->netdev);
115924b6 1475 } else if (adapter->intr.type == VMXNET3_IT_MSI) {
d1a890fa
SB		 1476 err = request_irq(adapter->pdev->irq, vmxnet3_intr, 0,
1477 adapter->netdev->name, adapter->netdev);
115924b6
SB		 1478 } else
1479#endif
1480 {
d1a890fa
SB		 1481 err = request_irq(adapter->pdev->irq, vmxnet3_intr,
1482 IRQF_SHARED, adapter->netdev->name,
1483 adapter->netdev);
1484 }
1485
1486 if (err)
1487 printk(KERN_ERR "Failed to request irq %s (intr type:%d), error"
1488 ":%d\n", adapter->netdev->name, adapter->intr.type, err);
1489
1490
1491 if (!err) {
1492 int i;
1493 /* init our intr settings */
1494 for (i = 0; i < adapter->intr.num_intrs; i++)
1495 adapter->intr.mod_levels[i] = UPT1_IML_ADAPTIVE;
1496
1497 /* next setup intr index for all intr sources */
1498 adapter->tx_queue.comp_ring.intr_idx = 0;
1499 adapter->rx_queue.comp_ring.intr_idx = 0;
1500 adapter->intr.event_intr_idx = 0;
1501
1502 printk(KERN_INFO "%s: intr type %u, mode %u, %u vectors "
1503 "allocated\n", adapter->netdev->name, adapter->intr.type,
1504 adapter->intr.mask_mode, adapter->intr.num_intrs);
1505 }
1506
1507 return err;
1508}
1509
1510
1511static void
1512vmxnet3_free_irqs(struct vmxnet3_adapter *adapter)
1513{
1514 BUG_ON(adapter->intr.type == VMXNET3_IT_AUTO ||
1515 adapter->intr.num_intrs <= 0);
1516
1517 switch (adapter->intr.type) {
8f7e524c 1518#ifdef CONFIG_PCI_MSI
d1a890fa
SB		 1519 case VMXNET3_IT_MSIX:
1520 {
1521 int i;
1522
1523 for (i = 0; i < adapter->intr.num_intrs; i++)
1524 free_irq(adapter->intr.msix_entries[i].vector,
1525 adapter->netdev);
1526 break;
1527 }
8f7e524c 1528#endif
d1a890fa
SB		 1529 case VMXNET3_IT_MSI:
1530 free_irq(adapter->pdev->irq, adapter->netdev);
1531 break;
1532 case VMXNET3_IT_INTX:
1533 free_irq(adapter->pdev->irq, adapter->netdev);
1534 break;
1535 default:
1536 BUG_ON(true);
1537 }
1538}
1539
1540
115924b6
SB		 1541inline void set_flag_le16(__le16 *data, u16 flag)
1542{
1543 *data = cpu_to_le16(le16_to_cpu(*data) | flag);
1544}
1545
1546inline void set_flag_le64(__le64 *data, u64 flag)
1547{
1548 *data = cpu_to_le64(le64_to_cpu(*data) | flag);
1549}
1550
1551inline void reset_flag_le64(__le64 *data, u64 flag)
1552{
1553 *data = cpu_to_le64(le64_to_cpu(*data) & ~flag);
1554}
1555
1556
d1a890fa
SB		 1557static void
1558vmxnet3_vlan_rx_register(struct net_device *netdev, struct vlan_group *grp)
1559{
1560 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
1561 struct Vmxnet3_DriverShared *shared = adapter->shared;
1562 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
1563
1564 if (grp) {
1565 /* add vlan rx stripping. */
1566 if (adapter->netdev->features & NETIF_F_HW_VLAN_RX) {
1567 int i;
1568 struct Vmxnet3_DSDevRead *devRead = &shared->devRead;
1569 adapter->vlan_grp = grp;
1570
1571 /* update FEATURES to device */
115924b6
SB		 1572 set_flag_le64(&devRead->misc.uptFeatures,
1573 UPT1_F_RXVLAN);
d1a890fa
SB		 1574 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1575 VMXNET3_CMD_UPDATE_FEATURE);
1576 /*
1577 * Clear entire vfTable; then enable untagged pkts.
1578 * Note: setting one entry in vfTable to non-zero turns
1579 * on VLAN rx filtering.
1580 */
1581 for (i = 0; i < VMXNET3_VFT_SIZE; i++)
1582 vfTable[i] = 0;
1583
1584 VMXNET3_SET_VFTABLE_ENTRY(vfTable, 0);
1585 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1586 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
1587 } else {
1588 printk(KERN_ERR "%s: vlan_rx_register when device has "
1589 "no NETIF_F_HW_VLAN_RX\n", netdev->name);
1590 }
1591 } else {
1592 /* remove vlan rx stripping. */
1593 struct Vmxnet3_DSDevRead *devRead = &shared->devRead;
1594 adapter->vlan_grp = NULL;
1595
115924b6 1596 if (le64_to_cpu(devRead->misc.uptFeatures) & UPT1_F_RXVLAN) {
d1a890fa
SB		 1597 int i;
1598
1599 for (i = 0; i < VMXNET3_VFT_SIZE; i++) {
1600 /* clear entire vfTable; this also disables
1601 * VLAN rx filtering
1602 */
1603 vfTable[i] = 0;
1604 }
1605 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1606 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
1607
1608 /* update FEATURES to device */
115924b6
SB		 1609 reset_flag_le64(&devRead->misc.uptFeatures,
1610 UPT1_F_RXVLAN);
d1a890fa
SB		 1611 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1612 VMXNET3_CMD_UPDATE_FEATURE);
1613 }
1614 }
1615}
1616
1617
1618static void
1619vmxnet3_restore_vlan(struct vmxnet3_adapter *adapter)
1620{
1621 if (adapter->vlan_grp) {
1622 u16 vid;
1623 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
1624 bool activeVlan = false;
1625
1626 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
1627 if (vlan_group_get_device(adapter->vlan_grp, vid)) {
1628 VMXNET3_SET_VFTABLE_ENTRY(vfTable, vid);
1629 activeVlan = true;
1630 }
1631 }
1632 if (activeVlan) {
1633 /* continue to allow untagged pkts */
1634 VMXNET3_SET_VFTABLE_ENTRY(vfTable, 0);
1635 }
1636 }
1637}
1638
1639
1640static void
1641vmxnet3_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
1642{
1643 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
1644 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
1645
1646 VMXNET3_SET_VFTABLE_ENTRY(vfTable, vid);
1647 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1648 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
1649}
1650
1651
1652static void
1653vmxnet3_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
1654{
1655 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
1656 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
1657
1658 VMXNET3_CLEAR_VFTABLE_ENTRY(vfTable, vid);
1659 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1660 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
1661}
1662
1663
1664static u8 *
1665vmxnet3_copy_mc(struct net_device *netdev)
1666{
1667 u8 *buf = NULL;
4cd24eaf 1668 u32 sz = netdev_mc_count(netdev) * ETH_ALEN;
d1a890fa
SB		 1669
1670 /* struct Vmxnet3_RxFilterConf.mfTableLen is u16. */
1671 if (sz <= 0xffff) {
1672 /* We may be called with BH disabled */
1673 buf = kmalloc(sz, GFP_ATOMIC);
1674 if (buf) {
22bedad3 1675 struct netdev_hw_addr *ha;
567ec874 1676 int i = 0;
d1a890fa 1677
22bedad3
JP		 1678 netdev_for_each_mc_addr(ha, netdev)
1679 memcpy(buf + i++ * ETH_ALEN, ha->addr,
d1a890fa 1680 ETH_ALEN);
d1a890fa
SB		 1681 }
1682 }
1683 return buf;
1684}
1685
1686
1687static void
1688vmxnet3_set_mc(struct net_device *netdev)
1689{
1690 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
1691 struct Vmxnet3_RxFilterConf *rxConf =
1692 &adapter->shared->devRead.rxFilterConf;
1693 u8 *new_table = NULL;
1694 u32 new_mode = VMXNET3_RXM_UCAST;
1695
1696 if (netdev->flags & IFF_PROMISC)
1697 new_mode |= VMXNET3_RXM_PROMISC;
1698
1699 if (netdev->flags & IFF_BROADCAST)
1700 new_mode |= VMXNET3_RXM_BCAST;
1701
1702 if (netdev->flags & IFF_ALLMULTI)
1703 new_mode |= VMXNET3_RXM_ALL_MULTI;
1704 else
4cd24eaf 1705 if (!netdev_mc_empty(netdev)) {
d1a890fa
SB		 1706 new_table = vmxnet3_copy_mc(netdev);
1707 if (new_table) {
1708 new_mode |= VMXNET3_RXM_MCAST;
115924b6 1709 rxConf->mfTableLen = cpu_to_le16(
4cd24eaf 1710 netdev_mc_count(netdev) * ETH_ALEN);
115924b6
SB		 1711 rxConf->mfTablePA = cpu_to_le64(virt_to_phys(
1712 new_table));
d1a890fa
SB		 1713 } else {
1714 printk(KERN_INFO "%s: failed to copy mcast list"
1715 ", setting ALL_MULTI\n", netdev->name);
1716 new_mode |= VMXNET3_RXM_ALL_MULTI;
1717 }
1718 }
1719
1720
1721 if (!(new_mode & VMXNET3_RXM_MCAST)) {
1722 rxConf->mfTableLen = 0;
1723 rxConf->mfTablePA = 0;
1724 }
1725
1726 if (new_mode != rxConf->rxMode) {
115924b6 1727 rxConf->rxMode = cpu_to_le32(new_mode);
d1a890fa
SB		 1728 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1729 VMXNET3_CMD_UPDATE_RX_MODE);
1730 }
1731
1732 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1733 VMXNET3_CMD_UPDATE_MAC_FILTERS);
1734
1735 kfree(new_table);
1736}
1737
1738
1739/*
1740 * Set up driver_shared based on settings in adapter.
1741 */
1742
1743static void
1744vmxnet3_setup_driver_shared(struct vmxnet3_adapter *adapter)
1745{
1746 struct Vmxnet3_DriverShared *shared = adapter->shared;
1747 struct Vmxnet3_DSDevRead *devRead = &shared->devRead;
1748 struct Vmxnet3_TxQueueConf *tqc;
1749 struct Vmxnet3_RxQueueConf *rqc;
1750 int i;
1751
1752 memset(shared, 0, sizeof(*shared));
1753
1754 /* driver settings */
115924b6
SB		 1755 shared->magic = cpu_to_le32(VMXNET3_REV1_MAGIC);
1756 devRead->misc.driverInfo.version = cpu_to_le32(
1757 VMXNET3_DRIVER_VERSION_NUM);
d1a890fa
SB		 1758 devRead->misc.driverInfo.gos.gosBits = (sizeof(void *) == 4 ?
1759 VMXNET3_GOS_BITS_32 : VMXNET3_GOS_BITS_64);
1760 devRead->misc.driverInfo.gos.gosType = VMXNET3_GOS_TYPE_LINUX;
115924b6
SB		 1761 *((u32 *)&devRead->misc.driverInfo.gos) = cpu_to_le32(
1762 *((u32 *)&devRead->misc.driverInfo.gos));
1763 devRead->misc.driverInfo.vmxnet3RevSpt = cpu_to_le32(1);
1764 devRead->misc.driverInfo.uptVerSpt = cpu_to_le32(1);
d1a890fa 1765
115924b6
SB		 1766 devRead->misc.ddPA = cpu_to_le64(virt_to_phys(adapter));
1767 devRead->misc.ddLen = cpu_to_le32(sizeof(struct vmxnet3_adapter));
d1a890fa
SB		 1768
1769 /* set up feature flags */
1770 if (adapter->rxcsum)
115924b6 1771 set_flag_le64(&devRead->misc.uptFeatures, UPT1_F_RXCSUM);
d1a890fa
SB		 1772
1773 if (adapter->lro) {
115924b6
SB		 1774 set_flag_le64(&devRead->misc.uptFeatures, UPT1_F_LRO);
1775 devRead->misc.maxNumRxSG = cpu_to_le16(1 + MAX_SKB_FRAGS);
d1a890fa 1776 }
8e95a202
JP		 1777 if ((adapter->netdev->features & NETIF_F_HW_VLAN_RX) &&
1778 adapter->vlan_grp) {
115924b6 1779 set_flag_le64(&devRead->misc.uptFeatures, UPT1_F_RXVLAN);
d1a890fa
SB		 1780 }
1781
115924b6
SB		 1782 devRead->misc.mtu = cpu_to_le32(adapter->netdev->mtu);
1783 devRead->misc.queueDescPA = cpu_to_le64(adapter->queue_desc_pa);
1784 devRead->misc.queueDescLen = cpu_to_le32(
1785 sizeof(struct Vmxnet3_TxQueueDesc) +
1786 sizeof(struct Vmxnet3_RxQueueDesc));
d1a890fa
SB		 1787
1788 /* tx queue settings */
1789 BUG_ON(adapter->tx_queue.tx_ring.base == NULL);
1790
1791 devRead->misc.numTxQueues = 1;
1792 tqc = &adapter->tqd_start->conf;
115924b6
SB		 1793 tqc->txRingBasePA = cpu_to_le64(adapter->tx_queue.tx_ring.basePA);
1794 tqc->dataRingBasePA = cpu_to_le64(adapter->tx_queue.data_ring.basePA);
1795 tqc->compRingBasePA = cpu_to_le64(adapter->tx_queue.comp_ring.basePA);
1796 tqc->ddPA = cpu_to_le64(virt_to_phys(
1797 adapter->tx_queue.buf_info));
1798 tqc->txRingSize = cpu_to_le32(adapter->tx_queue.tx_ring.size);
1799 tqc->dataRingSize = cpu_to_le32(adapter->tx_queue.data_ring.size);
1800 tqc->compRingSize = cpu_to_le32(adapter->tx_queue.comp_ring.size);
1801 tqc->ddLen = cpu_to_le32(sizeof(struct vmxnet3_tx_buf_info) *
1802 tqc->txRingSize);
d1a890fa
SB		 1803 tqc->intrIdx = adapter->tx_queue.comp_ring.intr_idx;
1804
1805 /* rx queue settings */
1806 devRead->misc.numRxQueues = 1;
1807 rqc = &adapter->rqd_start->conf;
115924b6
SB		 1808 rqc->rxRingBasePA[0] = cpu_to_le64(adapter->rx_queue.rx_ring[0].basePA);
1809 rqc->rxRingBasePA[1] = cpu_to_le64(adapter->rx_queue.rx_ring[1].basePA);
1810 rqc->compRingBasePA = cpu_to_le64(adapter->rx_queue.comp_ring.basePA);
1811 rqc->ddPA = cpu_to_le64(virt_to_phys(
1812 adapter->rx_queue.buf_info));
1813 rqc->rxRingSize[0] = cpu_to_le32(adapter->rx_queue.rx_ring[0].size);
1814 rqc->rxRingSize[1] = cpu_to_le32(adapter->rx_queue.rx_ring[1].size);
1815 rqc->compRingSize = cpu_to_le32(adapter->rx_queue.comp_ring.size);
1816 rqc->ddLen = cpu_to_le32(sizeof(struct vmxnet3_rx_buf_info) *
1817 (rqc->rxRingSize[0] + rqc->rxRingSize[1]));
d1a890fa
SB		 1818 rqc->intrIdx = adapter->rx_queue.comp_ring.intr_idx;
1819
1820 /* intr settings */
1821 devRead->intrConf.autoMask = adapter->intr.mask_mode ==
1822 VMXNET3_IMM_AUTO;
1823 devRead->intrConf.numIntrs = adapter->intr.num_intrs;
1824 for (i = 0; i < adapter->intr.num_intrs; i++)
1825 devRead->intrConf.modLevels[i] = adapter->intr.mod_levels[i];
1826
1827 devRead->intrConf.eventIntrIdx = adapter->intr.event_intr_idx;
1828
1829 /* rx filter settings */
1830 devRead->rxFilterConf.rxMode = 0;
1831 vmxnet3_restore_vlan(adapter);
1832 /* the rest are already zeroed */
1833}
1834
1835
1836int
1837vmxnet3_activate_dev(struct vmxnet3_adapter *adapter)
1838{
1839 int err;
1840 u32 ret;
1841
f6965582
RD		 1842 dev_dbg(&adapter->netdev->dev,
1843 "%s: skb_buf_size %d, rx_buf_per_pkt %d, ring sizes"
d1a890fa
SB		 1844 " %u %u %u\n", adapter->netdev->name, adapter->skb_buf_size,
1845 adapter->rx_buf_per_pkt, adapter->tx_queue.tx_ring.size,
1846 adapter->rx_queue.rx_ring[0].size,
1847 adapter->rx_queue.rx_ring[1].size);
1848
1849 vmxnet3_tq_init(&adapter->tx_queue, adapter);
1850 err = vmxnet3_rq_init(&adapter->rx_queue, adapter);
1851 if (err) {
1852 printk(KERN_ERR "Failed to init rx queue for %s: error %d\n",
1853 adapter->netdev->name, err);
1854 goto rq_err;
1855 }
1856
1857 err = vmxnet3_request_irqs(adapter);
1858 if (err) {
1859 printk(KERN_ERR "Failed to setup irq for %s: error %d\n",
1860 adapter->netdev->name, err);
1861 goto irq_err;
1862 }
1863
1864 vmxnet3_setup_driver_shared(adapter);
1865
115924b6
SB		 1866 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAL, VMXNET3_GET_ADDR_LO(
1867 adapter->shared_pa));
1868 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAH, VMXNET3_GET_ADDR_HI(
1869 adapter->shared_pa));
d1a890fa
SB		 1870 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1871 VMXNET3_CMD_ACTIVATE_DEV);
1872 ret = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD);
1873
1874 if (ret != 0) {
1875 printk(KERN_ERR "Failed to activate dev %s: error %u\n",
1876 adapter->netdev->name, ret);
1877 err = -EINVAL;
1878 goto activate_err;
1879 }
1880 VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_RXPROD,
1881 adapter->rx_queue.rx_ring[0].next2fill);
1882 VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_RXPROD2,
1883 adapter->rx_queue.rx_ring[1].next2fill);
1884
1885 /* Apply the rx filter settins last. */
1886 vmxnet3_set_mc(adapter->netdev);
1887
1888 /*
1889 * Check link state when first activating device. It will start the
1890 * tx queue if the link is up.
1891 */
1892 vmxnet3_check_link(adapter);
1893
1894 napi_enable(&adapter->napi);
1895 vmxnet3_enable_all_intrs(adapter);
1896 clear_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state);
1897 return 0;
1898
1899activate_err:
1900 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAL, 0);
1901 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAH, 0);
1902 vmxnet3_free_irqs(adapter);
1903irq_err:
1904rq_err:
1905 /* free up buffers we allocated */
1906 vmxnet3_rq_cleanup(&adapter->rx_queue, adapter);
1907 return err;
1908}
1909
1910
1911void
1912vmxnet3_reset_dev(struct vmxnet3_adapter *adapter)
1913{
1914 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, VMXNET3_CMD_RESET_DEV);
1915}
1916
1917
1918int
1919vmxnet3_quiesce_dev(struct vmxnet3_adapter *adapter)
1920{
1921 if (test_and_set_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state))
1922 return 0;
1923
1924
1925 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
1926 VMXNET3_CMD_QUIESCE_DEV);
1927 vmxnet3_disable_all_intrs(adapter);
1928
1929 napi_disable(&adapter->napi);
1930 netif_tx_disable(adapter->netdev);
1931 adapter->link_speed = 0;
1932 netif_carrier_off(adapter->netdev);
1933
1934 vmxnet3_tq_cleanup(&adapter->tx_queue, adapter);
1935 vmxnet3_rq_cleanup(&adapter->rx_queue, adapter);
1936 vmxnet3_free_irqs(adapter);
1937 return 0;
1938}
1939
1940
1941static void
1942vmxnet3_write_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac)
1943{
1944 u32 tmp;
1945
1946 tmp = *(u32 *)mac;
1947 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_MACL, tmp);
1948
1949 tmp = (mac[5] << 8) | mac[4];
1950 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_MACH, tmp);
1951}
1952
1953
1954static int
1955vmxnet3_set_mac_addr(struct net_device *netdev, void *p)
1956{
1957 struct sockaddr *addr = p;
1958 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
1959
1960 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
1961 vmxnet3_write_mac_addr(adapter, addr->sa_data);
1962
1963 return 0;
1964}
1965
1966
1967/* ==================== initialization and cleanup routines ============ */
1968
1969static int
1970vmxnet3_alloc_pci_resources(struct vmxnet3_adapter *adapter, bool *dma64)
1971{
1972 int err;
1973 unsigned long mmio_start, mmio_len;
1974 struct pci_dev *pdev = adapter->pdev;
1975
1976 err = pci_enable_device(pdev);
1977 if (err) {
1978 printk(KERN_ERR "Failed to enable adapter %s: error %d\n",
1979 pci_name(pdev), err);
1980 return err;
1981 }
1982
1983 if (pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) == 0) {
1984 if (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)) != 0) {
1985 printk(KERN_ERR "pci_set_consistent_dma_mask failed "
1986 "for adapter %s\n", pci_name(pdev));
1987 err = -EIO;
1988 goto err_set_mask;
1989 }
1990 *dma64 = true;
1991 } else {
1992 if (pci_set_dma_mask(pdev, DMA_BIT_MASK(32)) != 0) {
1993 printk(KERN_ERR "pci_set_dma_mask failed for adapter "
1994 "%s\n", pci_name(pdev));
1995 err = -EIO;
1996 goto err_set_mask;
1997 }
1998 *dma64 = false;
1999 }
2000
2001 err = pci_request_selected_regions(pdev, (1 << 2) - 1,
2002 vmxnet3_driver_name);
2003 if (err) {
2004 printk(KERN_ERR "Failed to request region for adapter %s: "
2005 "error %d\n", pci_name(pdev), err);
2006 goto err_set_mask;
2007 }
2008
2009 pci_set_master(pdev);
2010
2011 mmio_start = pci_resource_start(pdev, 0);
2012 mmio_len = pci_resource_len(pdev, 0);
2013 adapter->hw_addr0 = ioremap(mmio_start, mmio_len);
2014 if (!adapter->hw_addr0) {
2015 printk(KERN_ERR "Failed to map bar0 for adapter %s\n",
2016 pci_name(pdev));
2017 err = -EIO;
2018 goto err_ioremap;
2019 }
2020
2021 mmio_start = pci_resource_start(pdev, 1);
2022 mmio_len = pci_resource_len(pdev, 1);
2023 adapter->hw_addr1 = ioremap(mmio_start, mmio_len);
2024 if (!adapter->hw_addr1) {
2025 printk(KERN_ERR "Failed to map bar1 for adapter %s\n",
2026 pci_name(pdev));
2027 err = -EIO;
2028 goto err_bar1;
2029 }
2030 return 0;
2031
2032err_bar1:
2033 iounmap(adapter->hw_addr0);
2034err_ioremap:
2035 pci_release_selected_regions(pdev, (1 << 2) - 1);
2036err_set_mask:
2037 pci_disable_device(pdev);
2038 return err;
2039}
2040
2041
2042static void
2043vmxnet3_free_pci_resources(struct vmxnet3_adapter *adapter)
2044{
2045 BUG_ON(!adapter->pdev);
2046
2047 iounmap(adapter->hw_addr0);
2048 iounmap(adapter->hw_addr1);
2049 pci_release_selected_regions(adapter->pdev, (1 << 2) - 1);
2050 pci_disable_device(adapter->pdev);
2051}
2052
2053
2054static void
2055vmxnet3_adjust_rx_ring_size(struct vmxnet3_adapter *adapter)
2056{
2057 size_t sz;
2058
2059 if (adapter->netdev->mtu <= VMXNET3_MAX_SKB_BUF_SIZE -
2060 VMXNET3_MAX_ETH_HDR_SIZE) {
2061 adapter->skb_buf_size = adapter->netdev->mtu +
2062 VMXNET3_MAX_ETH_HDR_SIZE;
2063 if (adapter->skb_buf_size < VMXNET3_MIN_T0_BUF_SIZE)
2064 adapter->skb_buf_size = VMXNET3_MIN_T0_BUF_SIZE;
2065
2066 adapter->rx_buf_per_pkt = 1;
2067 } else {
2068 adapter->skb_buf_size = VMXNET3_MAX_SKB_BUF_SIZE;
2069 sz = adapter->netdev->mtu - VMXNET3_MAX_SKB_BUF_SIZE +
2070 VMXNET3_MAX_ETH_HDR_SIZE;
2071 adapter->rx_buf_per_pkt = 1 + (sz + PAGE_SIZE - 1) / PAGE_SIZE;
2072 }
2073
2074 /*
2075 * for simplicity, force the ring0 size to be a multiple of
2076 * rx_buf_per_pkt * VMXNET3_RING_SIZE_ALIGN
2077 */
2078 sz = adapter->rx_buf_per_pkt * VMXNET3_RING_SIZE_ALIGN;
2079 adapter->rx_queue.rx_ring[0].size = (adapter->rx_queue.rx_ring[0].size +
2080 sz - 1) / sz * sz;
2081 adapter->rx_queue.rx_ring[0].size = min_t(u32,
2082 adapter->rx_queue.rx_ring[0].size,
2083 VMXNET3_RX_RING_MAX_SIZE / sz * sz);
2084}
2085
2086
2087int
2088vmxnet3_create_queues(struct vmxnet3_adapter *adapter, u32 tx_ring_size,
2089 u32 rx_ring_size, u32 rx_ring2_size)
2090{
2091 int err;
2092
2093 adapter->tx_queue.tx_ring.size = tx_ring_size;
2094 adapter->tx_queue.data_ring.size = tx_ring_size;
2095 adapter->tx_queue.comp_ring.size = tx_ring_size;
2096 adapter->tx_queue.shared = &adapter->tqd_start->ctrl;
2097 adapter->tx_queue.stopped = true;
2098 err = vmxnet3_tq_create(&adapter->tx_queue, adapter);
2099 if (err)
2100 return err;
2101
2102 adapter->rx_queue.rx_ring[0].size = rx_ring_size;
2103 adapter->rx_queue.rx_ring[1].size = rx_ring2_size;
2104 vmxnet3_adjust_rx_ring_size(adapter);
2105 adapter->rx_queue.comp_ring.size = adapter->rx_queue.rx_ring[0].size +
2106 adapter->rx_queue.rx_ring[1].size;
2107 adapter->rx_queue.qid = 0;
2108 adapter->rx_queue.qid2 = 1;
2109 adapter->rx_queue.shared = &adapter->rqd_start->ctrl;
2110 err = vmxnet3_rq_create(&adapter->rx_queue, adapter);
2111 if (err)
2112 vmxnet3_tq_destroy(&adapter->tx_queue, adapter);
2113
2114 return err;
2115}
2116
2117static int
2118vmxnet3_open(struct net_device *netdev)
2119{
2120 struct vmxnet3_adapter *adapter;
2121 int err;
2122
2123 adapter = netdev_priv(netdev);
2124
2125 spin_lock_init(&adapter->tx_queue.tx_lock);
2126
2127 err = vmxnet3_create_queues(adapter, VMXNET3_DEF_TX_RING_SIZE,
2128 VMXNET3_DEF_RX_RING_SIZE,
2129 VMXNET3_DEF_RX_RING_SIZE);
2130 if (err)
2131 goto queue_err;
2132
2133 err = vmxnet3_activate_dev(adapter);
2134 if (err)
2135 goto activate_err;
2136
2137 return 0;
2138
2139activate_err:
2140 vmxnet3_rq_destroy(&adapter->rx_queue, adapter);
2141 vmxnet3_tq_destroy(&adapter->tx_queue, adapter);
2142queue_err:
2143 return err;
2144}
2145
2146
2147static int
2148vmxnet3_close(struct net_device *netdev)
2149{
2150 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2151
2152 /*
2153 * Reset_work may be in the middle of resetting the device, wait for its
2154 * completion.
2155 */
2156 while (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state))
2157 msleep(1);
2158
2159 vmxnet3_quiesce_dev(adapter);
2160
2161 vmxnet3_rq_destroy(&adapter->rx_queue, adapter);
2162 vmxnet3_tq_destroy(&adapter->tx_queue, adapter);
2163
2164 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
2165
2166
2167 return 0;
2168}
2169
2170
2171void
2172vmxnet3_force_close(struct vmxnet3_adapter *adapter)
2173{
2174 /*
2175 * we must clear VMXNET3_STATE_BIT_RESETTING, otherwise
2176 * vmxnet3_close() will deadlock.
2177 */
2178 BUG_ON(test_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state));
2179
2180 /* we need to enable NAPI, otherwise dev_close will deadlock */
2181 napi_enable(&adapter->napi);
2182 dev_close(adapter->netdev);
2183}
2184
2185
2186static int
2187vmxnet3_change_mtu(struct net_device *netdev, int new_mtu)
2188{
2189 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2190 int err = 0;
2191
2192 if (new_mtu < VMXNET3_MIN_MTU || new_mtu > VMXNET3_MAX_MTU)
2193 return -EINVAL;
2194
2195 if (new_mtu > 1500 && !adapter->jumbo_frame)
2196 return -EINVAL;
2197
2198 netdev->mtu = new_mtu;
2199
2200 /*
2201 * Reset_work may be in the middle of resetting the device, wait for its
2202 * completion.
2203 */
2204 while (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state))
2205 msleep(1);
2206
2207 if (netif_running(netdev)) {
2208 vmxnet3_quiesce_dev(adapter);
2209 vmxnet3_reset_dev(adapter);
2210
2211 /* we need to re-create the rx queue based on the new mtu */
2212 vmxnet3_rq_destroy(&adapter->rx_queue, adapter);
2213 vmxnet3_adjust_rx_ring_size(adapter);
2214 adapter->rx_queue.comp_ring.size =
2215 adapter->rx_queue.rx_ring[0].size +
2216 adapter->rx_queue.rx_ring[1].size;
2217 err = vmxnet3_rq_create(&adapter->rx_queue, adapter);
2218 if (err) {
2219 printk(KERN_ERR "%s: failed to re-create rx queue,"
2220 " error %d. Closing it.\n", netdev->name, err);
2221 goto out;
2222 }
2223
2224 err = vmxnet3_activate_dev(adapter);
2225 if (err) {
2226 printk(KERN_ERR "%s: failed to re-activate, error %d. "
2227 "Closing it\n", netdev->name, err);
2228 goto out;
2229 }
2230 }
2231
2232out:
2233 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
2234 if (err)
2235 vmxnet3_force_close(adapter);
2236
2237 return err;
2238}
2239
2240
2241static void
2242vmxnet3_declare_features(struct vmxnet3_adapter *adapter, bool dma64)
2243{
2244 struct net_device *netdev = adapter->netdev;
2245
2246 netdev->features = NETIF_F_SG |
2247 NETIF_F_HW_CSUM |
2248 NETIF_F_HW_VLAN_TX |
2249 NETIF_F_HW_VLAN_RX |
2250 NETIF_F_HW_VLAN_FILTER |
2251 NETIF_F_TSO |
2252 NETIF_F_TSO6 |
2253 NETIF_F_LRO;
2254
2255 printk(KERN_INFO "features: sg csum vlan jf tso tsoIPv6 lro");
2256
2257 adapter->rxcsum = true;
2258 adapter->jumbo_frame = true;
2259 adapter->lro = true;
2260
2261 if (dma64) {
2262 netdev->features |= NETIF_F_HIGHDMA;
2263 printk(" highDMA");
2264 }
2265
2266 netdev->vlan_features = netdev->features;
2267 printk("\n");
2268}
2269
2270
2271static void
2272vmxnet3_read_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac)
2273{
2274 u32 tmp;
2275
2276 tmp = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_MACL);
2277 *(u32 *)mac = tmp;
2278
2279 tmp = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_MACH);
2280 mac[4] = tmp & 0xff;
2281 mac[5] = (tmp >> 8) & 0xff;
2282}
2283
2284
2285static void
2286vmxnet3_alloc_intr_resources(struct vmxnet3_adapter *adapter)
2287{
2288 u32 cfg;
2289
2290 /* intr settings */
2291 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2292 VMXNET3_CMD_GET_CONF_INTR);
2293 cfg = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD);
2294 adapter->intr.type = cfg & 0x3;
2295 adapter->intr.mask_mode = (cfg >> 2) & 0x3;
2296
2297 if (adapter->intr.type == VMXNET3_IT_AUTO) {
2298 int err;
2299
8f7e524c 2300#ifdef CONFIG_PCI_MSI
d1a890fa
SB		 2301 adapter->intr.msix_entries[0].entry = 0;
2302 err = pci_enable_msix(adapter->pdev, adapter->intr.msix_entries,
2303 VMXNET3_LINUX_MAX_MSIX_VECT);
2304 if (!err) {
2305 adapter->intr.num_intrs = 1;
2306 adapter->intr.type = VMXNET3_IT_MSIX;
2307 return;
2308 }
8f7e524c 2309#endif
d1a890fa
SB		 2310
2311 err = pci_enable_msi(adapter->pdev);
2312 if (!err) {
2313 adapter->intr.num_intrs = 1;
2314 adapter->intr.type = VMXNET3_IT_MSI;
2315 return;
2316 }
2317 }
2318
2319 adapter->intr.type = VMXNET3_IT_INTX;
2320
2321 /* INT-X related setting */
2322 adapter->intr.num_intrs = 1;
2323}
2324
2325
2326static void
2327vmxnet3_free_intr_resources(struct vmxnet3_adapter *adapter)
2328{
2329 if (adapter->intr.type == VMXNET3_IT_MSIX)
2330 pci_disable_msix(adapter->pdev);
2331 else if (adapter->intr.type == VMXNET3_IT_MSI)
2332 pci_disable_msi(adapter->pdev);
2333 else
2334 BUG_ON(adapter->intr.type != VMXNET3_IT_INTX);
2335}
2336
2337
2338static void
2339vmxnet3_tx_timeout(struct net_device *netdev)
2340{
2341 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2342 adapter->tx_timeout_count++;
2343
2344 printk(KERN_ERR "%s: tx hang\n", adapter->netdev->name);
2345 schedule_work(&adapter->work);
2346}
2347
2348
2349static void
2350vmxnet3_reset_work(struct work_struct *data)
2351{
2352 struct vmxnet3_adapter *adapter;
2353
2354 adapter = container_of(data, struct vmxnet3_adapter, work);
2355
2356 /* if another thread is resetting the device, no need to proceed */
2357 if (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state))
2358 return;
2359
2360 /* if the device is closed, we must leave it alone */
2361 if (netif_running(adapter->netdev)) {
2362 printk(KERN_INFO "%s: resetting\n", adapter->netdev->name);
2363 vmxnet3_quiesce_dev(adapter);
2364 vmxnet3_reset_dev(adapter);
2365 vmxnet3_activate_dev(adapter);
2366 } else {
2367 printk(KERN_INFO "%s: already closed\n", adapter->netdev->name);
2368 }
2369
2370 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
2371}
2372
2373
2374static int __devinit
2375vmxnet3_probe_device(struct pci_dev *pdev,
2376 const struct pci_device_id *id)
2377{
2378 static const struct net_device_ops vmxnet3_netdev_ops = {
2379 .ndo_open = vmxnet3_open,
2380 .ndo_stop = vmxnet3_close,
2381 .ndo_start_xmit = vmxnet3_xmit_frame,
2382 .ndo_set_mac_address = vmxnet3_set_mac_addr,
2383 .ndo_change_mtu = vmxnet3_change_mtu,
2384 .ndo_get_stats = vmxnet3_get_stats,
2385 .ndo_tx_timeout = vmxnet3_tx_timeout,
2386 .ndo_set_multicast_list = vmxnet3_set_mc,
2387 .ndo_vlan_rx_register = vmxnet3_vlan_rx_register,
2388 .ndo_vlan_rx_add_vid = vmxnet3_vlan_rx_add_vid,
2389 .ndo_vlan_rx_kill_vid = vmxnet3_vlan_rx_kill_vid,
2390#ifdef CONFIG_NET_POLL_CONTROLLER
2391 .ndo_poll_controller = vmxnet3_netpoll,
2392#endif
2393 };
2394 int err;
2395 bool dma64 = false; /* stupid gcc */
2396 u32 ver;
2397 struct net_device *netdev;
2398 struct vmxnet3_adapter *adapter;
2399 u8 mac[ETH_ALEN];
2400
2401 netdev = alloc_etherdev(sizeof(struct vmxnet3_adapter));
2402 if (!netdev) {
2403 printk(KERN_ERR "Failed to alloc ethernet device for adapter "
2404 "%s\n", pci_name(pdev));
2405 return -ENOMEM;
2406 }
2407
2408 pci_set_drvdata(pdev, netdev);
2409 adapter = netdev_priv(netdev);
2410 adapter->netdev = netdev;
2411 adapter->pdev = pdev;
2412
2413 adapter->shared = pci_alloc_consistent(adapter->pdev,
2414 sizeof(struct Vmxnet3_DriverShared),
2415 &adapter->shared_pa);
2416 if (!adapter->shared) {
2417 printk(KERN_ERR "Failed to allocate memory for %s\n",
2418 pci_name(pdev));
2419 err = -ENOMEM;
2420 goto err_alloc_shared;
2421 }
2422
2423 adapter->tqd_start = pci_alloc_consistent(adapter->pdev,
2424 sizeof(struct Vmxnet3_TxQueueDesc) +
2425 sizeof(struct Vmxnet3_RxQueueDesc),
2426 &adapter->queue_desc_pa);
2427
2428 if (!adapter->tqd_start) {
2429 printk(KERN_ERR "Failed to allocate memory for %s\n",
2430 pci_name(pdev));
2431 err = -ENOMEM;
2432 goto err_alloc_queue_desc;
2433 }
2434 adapter->rqd_start = (struct Vmxnet3_RxQueueDesc *)(adapter->tqd_start
2435 + 1);
2436
2437 adapter->pm_conf = kmalloc(sizeof(struct Vmxnet3_PMConf), GFP_KERNEL);
2438 if (adapter->pm_conf == NULL) {
2439 printk(KERN_ERR "Failed to allocate memory for %s\n",
2440 pci_name(pdev));
2441 err = -ENOMEM;
2442 goto err_alloc_pm;
2443 }
2444
2445 err = vmxnet3_alloc_pci_resources(adapter, &dma64);
2446 if (err < 0)
2447 goto err_alloc_pci;
2448
2449 ver = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_VRRS);
2450 if (ver & 1) {
2451 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_VRRS, 1);
2452 } else {
2453 printk(KERN_ERR "Incompatible h/w version (0x%x) for adapter"
2454 " %s\n", ver, pci_name(pdev));
2455 err = -EBUSY;
2456 goto err_ver;
2457 }
2458
2459 ver = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_UVRS);
2460 if (ver & 1) {
2461 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_UVRS, 1);
2462 } else {
2463 printk(KERN_ERR "Incompatible upt version (0x%x) for "
2464 "adapter %s\n", ver, pci_name(pdev));
2465 err = -EBUSY;
2466 goto err_ver;
2467 }
2468
2469 vmxnet3_declare_features(adapter, dma64);
2470
2471 adapter->dev_number = atomic_read(&devices_found);
2472 vmxnet3_alloc_intr_resources(adapter);
2473
2474 vmxnet3_read_mac_addr(adapter, mac);
2475 memcpy(netdev->dev_addr, mac, netdev->addr_len);
2476
2477 netdev->netdev_ops = &vmxnet3_netdev_ops;
2478 netdev->watchdog_timeo = 5 * HZ;
2479 vmxnet3_set_ethtool_ops(netdev);
2480
2481 INIT_WORK(&adapter->work, vmxnet3_reset_work);
2482
2483 netif_napi_add(netdev, &adapter->napi, vmxnet3_poll, 64);
2484 SET_NETDEV_DEV(netdev, &pdev->dev);
2485 err = register_netdev(netdev);
2486
2487 if (err) {
2488 printk(KERN_ERR "Failed to register adapter %s\n",
2489 pci_name(pdev));
2490 goto err_register;
2491 }
2492
2493 set_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state);
2494 atomic_inc(&devices_found);
2495 return 0;
2496
2497err_register:
2498 vmxnet3_free_intr_resources(adapter);
2499err_ver:
2500 vmxnet3_free_pci_resources(adapter);
2501err_alloc_pci:
2502 kfree(adapter->pm_conf);
2503err_alloc_pm:
2504 pci_free_consistent(adapter->pdev, sizeof(struct Vmxnet3_TxQueueDesc) +
2505 sizeof(struct Vmxnet3_RxQueueDesc),
2506 adapter->tqd_start, adapter->queue_desc_pa);
2507err_alloc_queue_desc:
2508 pci_free_consistent(adapter->pdev, sizeof(struct Vmxnet3_DriverShared),
2509 adapter->shared, adapter->shared_pa);
2510err_alloc_shared:
2511 pci_set_drvdata(pdev, NULL);
2512 free_netdev(netdev);
2513 return err;
2514}
2515
2516
2517static void __devexit
2518vmxnet3_remove_device(struct pci_dev *pdev)
2519{
2520 struct net_device *netdev = pci_get_drvdata(pdev);
2521 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2522
2523 flush_scheduled_work();
2524
2525 unregister_netdev(netdev);
2526
2527 vmxnet3_free_intr_resources(adapter);
2528 vmxnet3_free_pci_resources(adapter);
2529 kfree(adapter->pm_conf);
2530 pci_free_consistent(adapter->pdev, sizeof(struct Vmxnet3_TxQueueDesc) +
2531 sizeof(struct Vmxnet3_RxQueueDesc),
2532 adapter->tqd_start, adapter->queue_desc_pa);
2533 pci_free_consistent(adapter->pdev, sizeof(struct Vmxnet3_DriverShared),
2534 adapter->shared, adapter->shared_pa);
2535 free_netdev(netdev);
2536}
2537
2538
2539#ifdef CONFIG_PM
2540
2541static int
2542vmxnet3_suspend(struct device *device)
2543{
2544 struct pci_dev *pdev = to_pci_dev(device);
2545 struct net_device *netdev = pci_get_drvdata(pdev);
2546 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2547 struct Vmxnet3_PMConf *pmConf;
2548 struct ethhdr *ehdr;
2549 struct arphdr *ahdr;
2550 u8 *arpreq;
2551 struct in_device *in_dev;
2552 struct in_ifaddr *ifa;
2553 int i = 0;
2554
2555 if (!netif_running(netdev))
2556 return 0;
2557
2558 vmxnet3_disable_all_intrs(adapter);
2559 vmxnet3_free_irqs(adapter);
2560 vmxnet3_free_intr_resources(adapter);
2561
2562 netif_device_detach(netdev);
2563 netif_stop_queue(netdev);
2564
2565 /* Create wake-up filters. */
2566 pmConf = adapter->pm_conf;
2567 memset(pmConf, 0, sizeof(*pmConf));
2568
2569 if (adapter->wol & WAKE_UCAST) {
2570 pmConf->filters[i].patternSize = ETH_ALEN;
2571 pmConf->filters[i].maskSize = 1;
2572 memcpy(pmConf->filters[i].pattern, netdev->dev_addr, ETH_ALEN);
2573 pmConf->filters[i].mask[0] = 0x3F; /* LSB ETH_ALEN bits */
2574
115924b6 2575 set_flag_le16(&pmConf->wakeUpEvents, VMXNET3_PM_WAKEUP_FILTER);
d1a890fa
SB		 2576 i++;
2577 }
2578
2579 if (adapter->wol & WAKE_ARP) {
2580 in_dev = in_dev_get(netdev);
2581 if (!in_dev)
2582 goto skip_arp;
2583
2584 ifa = (struct in_ifaddr *)in_dev->ifa_list;
2585 if (!ifa)
2586 goto skip_arp;
2587
2588 pmConf->filters[i].patternSize = ETH_HLEN + /* Ethernet header*/
2589 sizeof(struct arphdr) + /* ARP header */
2590 2 * ETH_ALEN + /* 2 Ethernet addresses*/
2591 2 * sizeof(u32); /*2 IPv4 addresses */
2592 pmConf->filters[i].maskSize =
2593 (pmConf->filters[i].patternSize - 1) / 8 + 1;
2594
2595 /* ETH_P_ARP in Ethernet header. */
2596 ehdr = (struct ethhdr *)pmConf->filters[i].pattern;
2597 ehdr->h_proto = htons(ETH_P_ARP);
2598
2599 /* ARPOP_REQUEST in ARP header. */
2600 ahdr = (struct arphdr *)&pmConf->filters[i].pattern[ETH_HLEN];
2601 ahdr->ar_op = htons(ARPOP_REQUEST);
2602 arpreq = (u8 *)(ahdr + 1);
2603
2604 /* The Unicast IPv4 address in 'tip' field. */
2605 arpreq += 2 * ETH_ALEN + sizeof(u32);
2606 *(u32 *)arpreq = ifa->ifa_address;
2607
2608 /* The mask for the relevant bits. */
2609 pmConf->filters[i].mask[0] = 0x00;
2610 pmConf->filters[i].mask[1] = 0x30; /* ETH_P_ARP */
2611 pmConf->filters[i].mask[2] = 0x30; /* ARPOP_REQUEST */
2612 pmConf->filters[i].mask[3] = 0x00;
2613 pmConf->filters[i].mask[4] = 0xC0; /* IPv4 TIP */
2614 pmConf->filters[i].mask[5] = 0x03; /* IPv4 TIP */
2615 in_dev_put(in_dev);
2616
115924b6 2617 set_flag_le16(&pmConf->wakeUpEvents, VMXNET3_PM_WAKEUP_FILTER);
d1a890fa
SB		 2618 i++;
2619 }
2620
2621skip_arp:
2622 if (adapter->wol & WAKE_MAGIC)
115924b6 2623 set_flag_le16(&pmConf->wakeUpEvents, VMXNET3_PM_WAKEUP_MAGIC);
d1a890fa
SB		 2624
2625 pmConf->numFilters = i;
2626
115924b6
SB		 2627 adapter->shared->devRead.pmConfDesc.confVer = cpu_to_le32(1);
2628 adapter->shared->devRead.pmConfDesc.confLen = cpu_to_le32(sizeof(
2629 *pmConf));
2630 adapter->shared->devRead.pmConfDesc.confPA = cpu_to_le64(virt_to_phys(
2631 pmConf));
d1a890fa
SB		 2632
2633 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2634 VMXNET3_CMD_UPDATE_PMCFG);
2635
2636 pci_save_state(pdev);
2637 pci_enable_wake(pdev, pci_choose_state(pdev, PMSG_SUSPEND),
2638 adapter->wol);
2639 pci_disable_device(pdev);
2640 pci_set_power_state(pdev, pci_choose_state(pdev, PMSG_SUSPEND));
2641
2642 return 0;
2643}
2644
2645
2646static int
2647vmxnet3_resume(struct device *device)
2648{
2649 int err;
2650 struct pci_dev *pdev = to_pci_dev(device);
2651 struct net_device *netdev = pci_get_drvdata(pdev);
2652 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2653 struct Vmxnet3_PMConf *pmConf;
2654
2655 if (!netif_running(netdev))
2656 return 0;
2657
2658 /* Destroy wake-up filters. */
2659 pmConf = adapter->pm_conf;
2660 memset(pmConf, 0, sizeof(*pmConf));
2661
115924b6
SB		 2662 adapter->shared->devRead.pmConfDesc.confVer = cpu_to_le32(1);
2663 adapter->shared->devRead.pmConfDesc.confLen = cpu_to_le32(sizeof(
2664 *pmConf));
2665 adapter->shared->devRead.pmConfDesc.confPA = cpu_to_le32(virt_to_phys(
2666 pmConf));
d1a890fa
SB		 2667
2668 netif_device_attach(netdev);
2669 pci_set_power_state(pdev, PCI_D0);
2670 pci_restore_state(pdev);
2671 err = pci_enable_device_mem(pdev);
2672 if (err != 0)
2673 return err;
2674
2675 pci_enable_wake(pdev, PCI_D0, 0);
2676
2677 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2678 VMXNET3_CMD_UPDATE_PMCFG);
2679 vmxnet3_alloc_intr_resources(adapter);
2680 vmxnet3_request_irqs(adapter);
2681 vmxnet3_enable_all_intrs(adapter);
2682
2683 return 0;
2684}
2685
47145210 2686static const struct dev_pm_ops vmxnet3_pm_ops = {
d1a890fa
SB		 2687 .suspend = vmxnet3_suspend,
2688 .resume = vmxnet3_resume,
2689};
2690#endif
2691
2692static struct pci_driver vmxnet3_driver = {
2693 .name = vmxnet3_driver_name,
2694 .id_table = vmxnet3_pciid_table,
2695 .probe = vmxnet3_probe_device,
2696 .remove = __devexit_p(vmxnet3_remove_device),
2697#ifdef CONFIG_PM
2698 .driver.pm = &vmxnet3_pm_ops,
2699#endif
2700};
2701
2702
2703static int __init
2704vmxnet3_init_module(void)
2705{
2706 printk(KERN_INFO "%s - version %s\n", VMXNET3_DRIVER_DESC,
2707 VMXNET3_DRIVER_VERSION_REPORT);
2708 return pci_register_driver(&vmxnet3_driver);
2709}
2710
2711module_init(vmxnet3_init_module);
2712
2713
2714static void
2715vmxnet3_exit_module(void)
2716{
2717 pci_unregister_driver(&vmxnet3_driver);
2718}
2719
2720module_exit(vmxnet3_exit_module);
2721
2722MODULE_AUTHOR("VMware, Inc.");
2723MODULE_DESCRIPTION(VMXNET3_DRIVER_DESC);
2724MODULE_LICENSE("GPL v2");
2725MODULE_VERSION(VMXNET3_DRIVER_VERSION_STRING);
Linux kernel - Deliverables
This page took 0.242075 seconds and 5 git commands to generate.