ath10k: add wmi support for pdev_set_quiet_mode
[deliverable/linux.git] / drivers / net / wireless / ath / ath10k / core.c
CommitLineData
5e3dd157
KV
1/*
2 * Copyright (c) 2005-2011 Atheros Communications Inc.
3 * Copyright (c) 2011-2013 Qualcomm Atheros, Inc.
4 *
5 * Permission to use, copy, modify, and/or distribute this software for any
6 * purpose with or without fee is hereby granted, provided that the above
7 * copyright notice and this permission notice appear in all copies.
8 *
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
16 */
17
18#include <linux/module.h>
19#include <linux/firmware.h>
5aabff05 20#include <linux/of.h>
5e3dd157
KV
21
22#include "core.h"
23#include "mac.h"
24#include "htc.h"
25#include "hif.h"
26#include "wmi.h"
27#include "bmi.h"
28#include "debug.h"
29#include "htt.h"
43d2a30f 30#include "testmode.h"
d7579d12 31#include "wmi-ops.h"
5e3dd157
KV
32
33unsigned int ath10k_debug_mask;
34static bool uart_print;
8868b12c
RM
35static bool skip_otp;
36
5e3dd157
KV
37module_param_named(debug_mask, ath10k_debug_mask, uint, 0644);
38module_param(uart_print, bool, 0644);
8868b12c
RM
39module_param(skip_otp, bool, 0644);
40
5e3dd157
KV
41MODULE_PARM_DESC(debug_mask, "Debugging mask");
42MODULE_PARM_DESC(uart_print, "Uart target debugging");
8868b12c 43MODULE_PARM_DESC(skip_otp, "Skip otp failure for calibration in testmode");
5e3dd157
KV
44
45static const struct ath10k_hw_params ath10k_hw_params_list[] = {
5e3dd157
KV
46 {
47 .id = QCA988X_HW_2_0_VERSION,
48 .name = "qca988x hw2.0",
49 .patch_load_addr = QCA988X_HW_2_0_PATCH_LOAD_ADDR,
3a8200b2 50 .uart_pin = 7,
5e3dd157
KV
51 .fw = {
52 .dir = QCA988X_HW_2_0_FW_DIR,
53 .fw = QCA988X_HW_2_0_FW_FILE,
54 .otp = QCA988X_HW_2_0_OTP_FILE,
55 .board = QCA988X_HW_2_0_BOARD_DATA_FILE,
9764a2af
MK
56 .board_size = QCA988X_BOARD_DATA_SZ,
57 .board_ext_size = QCA988X_BOARD_EXT_DATA_SZ,
5e3dd157
KV
58 },
59 },
60};
61
62static void ath10k_send_suspend_complete(struct ath10k *ar)
63{
7aa7a72a 64 ath10k_dbg(ar, ATH10K_DBG_BOOT, "boot suspend complete\n");
5e3dd157 65
9042e17d 66 complete(&ar->target_suspend);
5e3dd157
KV
67}
68
5e3dd157
KV
69static int ath10k_init_configure_target(struct ath10k *ar)
70{
71 u32 param_host;
72 int ret;
73
74 /* tell target which HTC version it is used*/
75 ret = ath10k_bmi_write32(ar, hi_app_host_interest,
76 HTC_PROTOCOL_VERSION);
77 if (ret) {
7aa7a72a 78 ath10k_err(ar, "settings HTC version failed\n");
5e3dd157
KV
79 return ret;
80 }
81
82 /* set the firmware mode to STA/IBSS/AP */
83 ret = ath10k_bmi_read32(ar, hi_option_flag, &param_host);
84 if (ret) {
7aa7a72a 85 ath10k_err(ar, "setting firmware mode (1/2) failed\n");
5e3dd157
KV
86 return ret;
87 }
88
89 /* TODO following parameters need to be re-visited. */
90 /* num_device */
91 param_host |= (1 << HI_OPTION_NUM_DEV_SHIFT);
92 /* Firmware mode */
93 /* FIXME: Why FW_MODE_AP ??.*/
94 param_host |= (HI_OPTION_FW_MODE_AP << HI_OPTION_FW_MODE_SHIFT);
95 /* mac_addr_method */
96 param_host |= (1 << HI_OPTION_MAC_ADDR_METHOD_SHIFT);
97 /* firmware_bridge */
98 param_host |= (0 << HI_OPTION_FW_BRIDGE_SHIFT);
99 /* fwsubmode */
100 param_host |= (0 << HI_OPTION_FW_SUBMODE_SHIFT);
101
102 ret = ath10k_bmi_write32(ar, hi_option_flag, param_host);
103 if (ret) {
7aa7a72a 104 ath10k_err(ar, "setting firmware mode (2/2) failed\n");
5e3dd157
KV
105 return ret;
106 }
107
108 /* We do all byte-swapping on the host */
109 ret = ath10k_bmi_write32(ar, hi_be, 0);
110 if (ret) {
7aa7a72a 111 ath10k_err(ar, "setting host CPU BE mode failed\n");
5e3dd157
KV
112 return ret;
113 }
114
115 /* FW descriptor/Data swap flags */
116 ret = ath10k_bmi_write32(ar, hi_fw_swap, 0);
117
118 if (ret) {
7aa7a72a 119 ath10k_err(ar, "setting FW data/desc swap flags failed\n");
5e3dd157
KV
120 return ret;
121 }
122
123 return 0;
124}
125
126static const struct firmware *ath10k_fetch_fw_file(struct ath10k *ar,
127 const char *dir,
128 const char *file)
129{
130 char filename[100];
131 const struct firmware *fw;
132 int ret;
133
134 if (file == NULL)
135 return ERR_PTR(-ENOENT);
136
137 if (dir == NULL)
138 dir = ".";
139
140 snprintf(filename, sizeof(filename), "%s/%s", dir, file);
141 ret = request_firmware(&fw, filename, ar->dev);
142 if (ret)
143 return ERR_PTR(ret);
144
145 return fw;
146}
147
a58227ef
KV
148static int ath10k_push_board_ext_data(struct ath10k *ar, const void *data,
149 size_t data_len)
5e3dd157 150{
9764a2af
MK
151 u32 board_data_size = ar->hw_params.fw.board_size;
152 u32 board_ext_data_size = ar->hw_params.fw.board_ext_size;
5e3dd157
KV
153 u32 board_ext_data_addr;
154 int ret;
155
156 ret = ath10k_bmi_read32(ar, hi_board_ext_data, &board_ext_data_addr);
157 if (ret) {
7aa7a72a
MK
158 ath10k_err(ar, "could not read board ext data addr (%d)\n",
159 ret);
5e3dd157
KV
160 return ret;
161 }
162
7aa7a72a 163 ath10k_dbg(ar, ATH10K_DBG_BOOT,
effea968 164 "boot push board extended data addr 0x%x\n",
5e3dd157
KV
165 board_ext_data_addr);
166
167 if (board_ext_data_addr == 0)
168 return 0;
169
a58227ef 170 if (data_len != (board_data_size + board_ext_data_size)) {
7aa7a72a 171 ath10k_err(ar, "invalid board (ext) data sizes %zu != %d+%d\n",
a58227ef 172 data_len, board_data_size, board_ext_data_size);
5e3dd157
KV
173 return -EINVAL;
174 }
175
176 ret = ath10k_bmi_write_memory(ar, board_ext_data_addr,
a58227ef 177 data + board_data_size,
5e3dd157
KV
178 board_ext_data_size);
179 if (ret) {
7aa7a72a 180 ath10k_err(ar, "could not write board ext data (%d)\n", ret);
5e3dd157
KV
181 return ret;
182 }
183
184 ret = ath10k_bmi_write32(ar, hi_board_ext_data_config,
185 (board_ext_data_size << 16) | 1);
186 if (ret) {
7aa7a72a
MK
187 ath10k_err(ar, "could not write board ext data bit (%d)\n",
188 ret);
5e3dd157
KV
189 return ret;
190 }
191
192 return 0;
193}
194
a58227ef
KV
195static int ath10k_download_board_data(struct ath10k *ar, const void *data,
196 size_t data_len)
5e3dd157 197{
9764a2af 198 u32 board_data_size = ar->hw_params.fw.board_size;
5e3dd157 199 u32 address;
5e3dd157
KV
200 int ret;
201
a58227ef 202 ret = ath10k_push_board_ext_data(ar, data, data_len);
5e3dd157 203 if (ret) {
7aa7a72a 204 ath10k_err(ar, "could not push board ext data (%d)\n", ret);
5e3dd157
KV
205 goto exit;
206 }
207
208 ret = ath10k_bmi_read32(ar, hi_board_data, &address);
209 if (ret) {
7aa7a72a 210 ath10k_err(ar, "could not read board data addr (%d)\n", ret);
5e3dd157
KV
211 goto exit;
212 }
213
a58227ef 214 ret = ath10k_bmi_write_memory(ar, address, data,
958df3a0 215 min_t(u32, board_data_size,
a58227ef 216 data_len));
5e3dd157 217 if (ret) {
7aa7a72a 218 ath10k_err(ar, "could not write board data (%d)\n", ret);
5e3dd157
KV
219 goto exit;
220 }
221
222 ret = ath10k_bmi_write32(ar, hi_board_data_initialized, 1);
223 if (ret) {
7aa7a72a 224 ath10k_err(ar, "could not write board data bit (%d)\n", ret);
5e3dd157
KV
225 goto exit;
226 }
227
228exit:
5e3dd157
KV
229 return ret;
230}
231
a58227ef
KV
232static int ath10k_download_cal_file(struct ath10k *ar)
233{
234 int ret;
235
236 if (!ar->cal_file)
237 return -ENOENT;
238
239 if (IS_ERR(ar->cal_file))
240 return PTR_ERR(ar->cal_file);
241
242 ret = ath10k_download_board_data(ar, ar->cal_file->data,
243 ar->cal_file->size);
244 if (ret) {
245 ath10k_err(ar, "failed to download cal_file data: %d\n", ret);
246 return ret;
247 }
248
249 ath10k_dbg(ar, ATH10K_DBG_BOOT, "boot cal file downloaded\n");
250
251 return 0;
252}
253
5aabff05
TK
254static int ath10k_download_cal_dt(struct ath10k *ar)
255{
256 struct device_node *node;
257 int data_len;
258 void *data;
259 int ret;
260
261 node = ar->dev->of_node;
262 if (!node)
263 /* Device Tree is optional, don't print any warnings if
264 * there's no node for ath10k.
265 */
266 return -ENOENT;
267
268 if (!of_get_property(node, "qcom,ath10k-calibration-data",
269 &data_len)) {
270 /* The calibration data node is optional */
271 return -ENOENT;
272 }
273
274 if (data_len != QCA988X_CAL_DATA_LEN) {
275 ath10k_warn(ar, "invalid calibration data length in DT: %d\n",
276 data_len);
277 ret = -EMSGSIZE;
278 goto out;
279 }
280
281 data = kmalloc(data_len, GFP_KERNEL);
282 if (!data) {
283 ret = -ENOMEM;
284 goto out;
285 }
286
287 ret = of_property_read_u8_array(node, "qcom,ath10k-calibration-data",
288 data, data_len);
289 if (ret) {
290 ath10k_warn(ar, "failed to read calibration data from DT: %d\n",
291 ret);
292 goto out_free;
293 }
294
295 ret = ath10k_download_board_data(ar, data, data_len);
296 if (ret) {
297 ath10k_warn(ar, "failed to download calibration data from Device Tree: %d\n",
298 ret);
299 goto out_free;
300 }
301
302 ret = 0;
303
304out_free:
305 kfree(data);
306
307out:
308 return ret;
309}
310
5e3dd157
KV
311static int ath10k_download_and_run_otp(struct ath10k *ar)
312{
d6d4a58d 313 u32 result, address = ar->hw_params.patch_load_addr;
5e3dd157
KV
314 int ret;
315
a58227ef 316 ret = ath10k_download_board_data(ar, ar->board_data, ar->board_len);
83091559
KV
317 if (ret) {
318 ath10k_err(ar, "failed to download board data: %d\n", ret);
319 return ret;
320 }
321
5e3dd157
KV
322 /* OTP is optional */
323
7f06ea1e 324 if (!ar->otp_data || !ar->otp_len) {
7aa7a72a 325 ath10k_warn(ar, "Not running otp, calibration will be incorrect (otp-data %p otp_len %zd)!\n",
36a8f413 326 ar->otp_data, ar->otp_len);
5e3dd157 327 return 0;
7f06ea1e
KV
328 }
329
7aa7a72a 330 ath10k_dbg(ar, ATH10K_DBG_BOOT, "boot upload otp to 0x%x len %zd\n",
7f06ea1e 331 address, ar->otp_len);
5e3dd157 332
958df3a0 333 ret = ath10k_bmi_fast_download(ar, address, ar->otp_data, ar->otp_len);
5e3dd157 334 if (ret) {
7aa7a72a 335 ath10k_err(ar, "could not write otp (%d)\n", ret);
7f06ea1e 336 return ret;
5e3dd157
KV
337 }
338
d6d4a58d 339 ret = ath10k_bmi_execute(ar, address, 0, &result);
5e3dd157 340 if (ret) {
7aa7a72a 341 ath10k_err(ar, "could not execute otp (%d)\n", ret);
7f06ea1e 342 return ret;
5e3dd157
KV
343 }
344
7aa7a72a 345 ath10k_dbg(ar, ATH10K_DBG_BOOT, "boot otp execute result %d\n", result);
7f06ea1e 346
8868b12c 347 if (!skip_otp && result != 0) {
7aa7a72a 348 ath10k_err(ar, "otp calibration failed: %d", result);
7f06ea1e
KV
349 return -EINVAL;
350 }
351
352 return 0;
5e3dd157
KV
353}
354
43d2a30f 355static int ath10k_download_fw(struct ath10k *ar, enum ath10k_firmware_mode mode)
5e3dd157 356{
43d2a30f
KV
357 u32 address, data_len;
358 const char *mode_name;
359 const void *data;
5e3dd157
KV
360 int ret;
361
5e3dd157
KV
362 address = ar->hw_params.patch_load_addr;
363
43d2a30f
KV
364 switch (mode) {
365 case ATH10K_FIRMWARE_MODE_NORMAL:
366 data = ar->firmware_data;
367 data_len = ar->firmware_len;
368 mode_name = "normal";
369 break;
370 case ATH10K_FIRMWARE_MODE_UTF:
371 data = ar->testmode.utf->data;
372 data_len = ar->testmode.utf->size;
373 mode_name = "utf";
374 break;
375 default:
376 ath10k_err(ar, "unknown firmware mode: %d\n", mode);
377 return -EINVAL;
378 }
379
380 ath10k_dbg(ar, ATH10K_DBG_BOOT,
381 "boot uploading firmware image %p len %d mode %s\n",
382 data, data_len, mode_name);
383
384 ret = ath10k_bmi_fast_download(ar, address, data, data_len);
5e3dd157 385 if (ret) {
43d2a30f
KV
386 ath10k_err(ar, "failed to download %s firmware: %d\n",
387 mode_name, ret);
388 return ret;
5e3dd157
KV
389 }
390
29385057
MK
391 return ret;
392}
393
394static void ath10k_core_free_firmware_files(struct ath10k *ar)
395{
36527916
KV
396 if (ar->board && !IS_ERR(ar->board))
397 release_firmware(ar->board);
29385057
MK
398
399 if (ar->otp && !IS_ERR(ar->otp))
400 release_firmware(ar->otp);
401
402 if (ar->firmware && !IS_ERR(ar->firmware))
403 release_firmware(ar->firmware);
404
a58227ef
KV
405 if (ar->cal_file && !IS_ERR(ar->cal_file))
406 release_firmware(ar->cal_file);
407
36527916 408 ar->board = NULL;
958df3a0
KV
409 ar->board_data = NULL;
410 ar->board_len = 0;
411
29385057 412 ar->otp = NULL;
958df3a0
KV
413 ar->otp_data = NULL;
414 ar->otp_len = 0;
415
29385057 416 ar->firmware = NULL;
958df3a0
KV
417 ar->firmware_data = NULL;
418 ar->firmware_len = 0;
a58227ef
KV
419
420 ar->cal_file = NULL;
421}
422
423static int ath10k_fetch_cal_file(struct ath10k *ar)
424{
425 char filename[100];
426
427 /* cal-<bus>-<id>.bin */
428 scnprintf(filename, sizeof(filename), "cal-%s-%s.bin",
429 ath10k_bus_str(ar->hif.bus), dev_name(ar->dev));
430
431 ar->cal_file = ath10k_fetch_fw_file(ar, ATH10K_FW_DIR, filename);
432 if (IS_ERR(ar->cal_file))
433 /* calibration file is optional, don't print any warnings */
434 return PTR_ERR(ar->cal_file);
435
436 ath10k_dbg(ar, ATH10K_DBG_BOOT, "found calibration file %s/%s\n",
437 ATH10K_FW_DIR, filename);
438
439 return 0;
29385057
MK
440}
441
1a222435 442static int ath10k_core_fetch_firmware_api_1(struct ath10k *ar)
29385057
MK
443{
444 int ret = 0;
445
446 if (ar->hw_params.fw.fw == NULL) {
7aa7a72a 447 ath10k_err(ar, "firmware file not defined\n");
29385057
MK
448 return -EINVAL;
449 }
450
451 if (ar->hw_params.fw.board == NULL) {
7aa7a72a 452 ath10k_err(ar, "board data file not defined");
29385057
MK
453 return -EINVAL;
454 }
455
36527916
KV
456 ar->board = ath10k_fetch_fw_file(ar,
457 ar->hw_params.fw.dir,
458 ar->hw_params.fw.board);
459 if (IS_ERR(ar->board)) {
460 ret = PTR_ERR(ar->board);
7aa7a72a 461 ath10k_err(ar, "could not fetch board data (%d)\n", ret);
29385057
MK
462 goto err;
463 }
464
958df3a0
KV
465 ar->board_data = ar->board->data;
466 ar->board_len = ar->board->size;
467
29385057
MK
468 ar->firmware = ath10k_fetch_fw_file(ar,
469 ar->hw_params.fw.dir,
470 ar->hw_params.fw.fw);
471 if (IS_ERR(ar->firmware)) {
472 ret = PTR_ERR(ar->firmware);
7aa7a72a 473 ath10k_err(ar, "could not fetch firmware (%d)\n", ret);
29385057
MK
474 goto err;
475 }
476
958df3a0
KV
477 ar->firmware_data = ar->firmware->data;
478 ar->firmware_len = ar->firmware->size;
479
29385057
MK
480 /* OTP may be undefined. If so, don't fetch it at all */
481 if (ar->hw_params.fw.otp == NULL)
482 return 0;
483
484 ar->otp = ath10k_fetch_fw_file(ar,
485 ar->hw_params.fw.dir,
486 ar->hw_params.fw.otp);
487 if (IS_ERR(ar->otp)) {
488 ret = PTR_ERR(ar->otp);
7aa7a72a 489 ath10k_err(ar, "could not fetch otp (%d)\n", ret);
29385057
MK
490 goto err;
491 }
492
958df3a0
KV
493 ar->otp_data = ar->otp->data;
494 ar->otp_len = ar->otp->size;
495
29385057
MK
496 return 0;
497
498err:
499 ath10k_core_free_firmware_files(ar);
5e3dd157
KV
500 return ret;
501}
502
1a222435
KV
503static int ath10k_core_fetch_firmware_api_n(struct ath10k *ar, const char *name)
504{
505 size_t magic_len, len, ie_len;
506 int ie_id, i, index, bit, ret;
507 struct ath10k_fw_ie *hdr;
508 const u8 *data;
202e86e6 509 __le32 *timestamp, *version;
1a222435
KV
510
511 /* first fetch the firmware file (firmware-*.bin) */
512 ar->firmware = ath10k_fetch_fw_file(ar, ar->hw_params.fw.dir, name);
513 if (IS_ERR(ar->firmware)) {
7aa7a72a 514 ath10k_err(ar, "could not fetch firmware file '%s/%s': %ld\n",
53c02284 515 ar->hw_params.fw.dir, name, PTR_ERR(ar->firmware));
1a222435
KV
516 return PTR_ERR(ar->firmware);
517 }
518
519 data = ar->firmware->data;
520 len = ar->firmware->size;
521
522 /* magic also includes the null byte, check that as well */
523 magic_len = strlen(ATH10K_FIRMWARE_MAGIC) + 1;
524
525 if (len < magic_len) {
7aa7a72a 526 ath10k_err(ar, "firmware file '%s/%s' too small to contain magic: %zu\n",
53c02284 527 ar->hw_params.fw.dir, name, len);
9bab1cc0
MK
528 ret = -EINVAL;
529 goto err;
1a222435
KV
530 }
531
532 if (memcmp(data, ATH10K_FIRMWARE_MAGIC, magic_len) != 0) {
7aa7a72a 533 ath10k_err(ar, "invalid firmware magic\n");
9bab1cc0
MK
534 ret = -EINVAL;
535 goto err;
1a222435
KV
536 }
537
538 /* jump over the padding */
539 magic_len = ALIGN(magic_len, 4);
540
541 len -= magic_len;
542 data += magic_len;
543
544 /* loop elements */
545 while (len > sizeof(struct ath10k_fw_ie)) {
546 hdr = (struct ath10k_fw_ie *)data;
547
548 ie_id = le32_to_cpu(hdr->id);
549 ie_len = le32_to_cpu(hdr->len);
550
551 len -= sizeof(*hdr);
552 data += sizeof(*hdr);
553
554 if (len < ie_len) {
7aa7a72a 555 ath10k_err(ar, "invalid length for FW IE %d (%zu < %zu)\n",
1a222435 556 ie_id, len, ie_len);
9bab1cc0
MK
557 ret = -EINVAL;
558 goto err;
1a222435
KV
559 }
560
561 switch (ie_id) {
562 case ATH10K_FW_IE_FW_VERSION:
563 if (ie_len > sizeof(ar->hw->wiphy->fw_version) - 1)
564 break;
565
566 memcpy(ar->hw->wiphy->fw_version, data, ie_len);
567 ar->hw->wiphy->fw_version[ie_len] = '\0';
568
7aa7a72a 569 ath10k_dbg(ar, ATH10K_DBG_BOOT,
1a222435
KV
570 "found fw version %s\n",
571 ar->hw->wiphy->fw_version);
572 break;
573 case ATH10K_FW_IE_TIMESTAMP:
574 if (ie_len != sizeof(u32))
575 break;
576
577 timestamp = (__le32 *)data;
578
7aa7a72a 579 ath10k_dbg(ar, ATH10K_DBG_BOOT, "found fw timestamp %d\n",
1a222435
KV
580 le32_to_cpup(timestamp));
581 break;
582 case ATH10K_FW_IE_FEATURES:
7aa7a72a 583 ath10k_dbg(ar, ATH10K_DBG_BOOT,
1a222435
KV
584 "found firmware features ie (%zd B)\n",
585 ie_len);
586
587 for (i = 0; i < ATH10K_FW_FEATURE_COUNT; i++) {
588 index = i / 8;
589 bit = i % 8;
590
591 if (index == ie_len)
592 break;
593
f591a1a5 594 if (data[index] & (1 << bit)) {
7aa7a72a 595 ath10k_dbg(ar, ATH10K_DBG_BOOT,
f591a1a5
BG
596 "Enabling feature bit: %i\n",
597 i);
1a222435 598 __set_bit(i, ar->fw_features);
f591a1a5 599 }
1a222435
KV
600 }
601
7aa7a72a 602 ath10k_dbg_dump(ar, ATH10K_DBG_BOOT, "features", "",
1a222435
KV
603 ar->fw_features,
604 sizeof(ar->fw_features));
605 break;
606 case ATH10K_FW_IE_FW_IMAGE:
7aa7a72a 607 ath10k_dbg(ar, ATH10K_DBG_BOOT,
1a222435
KV
608 "found fw image ie (%zd B)\n",
609 ie_len);
610
611 ar->firmware_data = data;
612 ar->firmware_len = ie_len;
613
614 break;
615 case ATH10K_FW_IE_OTP_IMAGE:
7aa7a72a 616 ath10k_dbg(ar, ATH10K_DBG_BOOT,
1a222435
KV
617 "found otp image ie (%zd B)\n",
618 ie_len);
619
620 ar->otp_data = data;
621 ar->otp_len = ie_len;
622
623 break;
202e86e6
KV
624 case ATH10K_FW_IE_WMI_OP_VERSION:
625 if (ie_len != sizeof(u32))
626 break;
627
628 version = (__le32 *)data;
629
630 ar->wmi.op_version = le32_to_cpup(version);
631
632 ath10k_dbg(ar, ATH10K_DBG_BOOT, "found fw ie wmi op version %d\n",
633 ar->wmi.op_version);
634 break;
1a222435 635 default:
7aa7a72a 636 ath10k_warn(ar, "Unknown FW IE: %u\n",
1a222435
KV
637 le32_to_cpu(hdr->id));
638 break;
639 }
640
641 /* jump over the padding */
642 ie_len = ALIGN(ie_len, 4);
643
644 len -= ie_len;
645 data += ie_len;
e05634ee 646 }
1a222435
KV
647
648 if (!ar->firmware_data || !ar->firmware_len) {
7aa7a72a 649 ath10k_warn(ar, "No ATH10K_FW_IE_FW_IMAGE found from '%s/%s', skipping\n",
53c02284 650 ar->hw_params.fw.dir, name);
1a222435
KV
651 ret = -ENOMEDIUM;
652 goto err;
653 }
654
655 /* now fetch the board file */
656 if (ar->hw_params.fw.board == NULL) {
7aa7a72a 657 ath10k_err(ar, "board data file not defined");
1a222435
KV
658 ret = -EINVAL;
659 goto err;
660 }
661
662 ar->board = ath10k_fetch_fw_file(ar,
663 ar->hw_params.fw.dir,
664 ar->hw_params.fw.board);
665 if (IS_ERR(ar->board)) {
666 ret = PTR_ERR(ar->board);
7aa7a72a 667 ath10k_err(ar, "could not fetch board data '%s/%s' (%d)\n",
53c02284
BG
668 ar->hw_params.fw.dir, ar->hw_params.fw.board,
669 ret);
1a222435
KV
670 goto err;
671 }
672
673 ar->board_data = ar->board->data;
674 ar->board_len = ar->board->size;
675
676 return 0;
677
678err:
679 ath10k_core_free_firmware_files(ar);
680 return ret;
681}
682
683static int ath10k_core_fetch_firmware_files(struct ath10k *ar)
684{
685 int ret;
686
a58227ef
KV
687 /* calibration file is optional, don't check for any errors */
688 ath10k_fetch_cal_file(ar);
689
4a16fbec
RM
690 ar->fw_api = 4;
691 ath10k_dbg(ar, ATH10K_DBG_BOOT, "trying fw api %d\n", ar->fw_api);
692
693 ret = ath10k_core_fetch_firmware_api_n(ar, ATH10K_FW_API4_FILE);
694 if (ret == 0)
695 goto success;
696
24c88f78 697 ar->fw_api = 3;
7aa7a72a 698 ath10k_dbg(ar, ATH10K_DBG_BOOT, "trying fw api %d\n", ar->fw_api);
24c88f78
MK
699
700 ret = ath10k_core_fetch_firmware_api_n(ar, ATH10K_FW_API3_FILE);
701 if (ret == 0)
702 goto success;
703
53c02284 704 ar->fw_api = 2;
7aa7a72a 705 ath10k_dbg(ar, ATH10K_DBG_BOOT, "trying fw api %d\n", ar->fw_api);
53c02284 706
1a222435 707 ret = ath10k_core_fetch_firmware_api_n(ar, ATH10K_FW_API2_FILE);
53c02284
BG
708 if (ret == 0)
709 goto success;
710
711 ar->fw_api = 1;
7aa7a72a 712 ath10k_dbg(ar, ATH10K_DBG_BOOT, "trying fw api %d\n", ar->fw_api);
1a222435
KV
713
714 ret = ath10k_core_fetch_firmware_api_1(ar);
715 if (ret)
716 return ret;
717
53c02284 718success:
7aa7a72a 719 ath10k_dbg(ar, ATH10K_DBG_BOOT, "using fw api %d\n", ar->fw_api);
1a222435
KV
720
721 return 0;
722}
723
83091559 724static int ath10k_download_cal_data(struct ath10k *ar)
5e3dd157
KV
725{
726 int ret;
727
a58227ef
KV
728 ret = ath10k_download_cal_file(ar);
729 if (ret == 0) {
730 ar->cal_mode = ATH10K_CAL_MODE_FILE;
731 goto done;
732 }
733
734 ath10k_dbg(ar, ATH10K_DBG_BOOT,
5aabff05
TK
735 "boot did not find a calibration file, try DT next: %d\n",
736 ret);
737
738 ret = ath10k_download_cal_dt(ar);
739 if (ret == 0) {
740 ar->cal_mode = ATH10K_CAL_MODE_DT;
741 goto done;
742 }
743
744 ath10k_dbg(ar, ATH10K_DBG_BOOT,
745 "boot did not find DT entry, try OTP next: %d\n",
a58227ef
KV
746 ret);
747
5e3dd157 748 ret = ath10k_download_and_run_otp(ar);
36a8f413 749 if (ret) {
7aa7a72a 750 ath10k_err(ar, "failed to run otp: %d\n", ret);
5e3dd157 751 return ret;
36a8f413 752 }
5e3dd157 753
a58227ef
KV
754 ar->cal_mode = ATH10K_CAL_MODE_OTP;
755
756done:
757 ath10k_dbg(ar, ATH10K_DBG_BOOT, "boot using calibration mode %s\n",
758 ath10k_cal_mode_str(ar->cal_mode));
759 return 0;
5e3dd157
KV
760}
761
762static int ath10k_init_uart(struct ath10k *ar)
763{
764 int ret;
765
766 /*
767 * Explicitly setting UART prints to zero as target turns it on
768 * based on scratch registers.
769 */
770 ret = ath10k_bmi_write32(ar, hi_serial_enable, 0);
771 if (ret) {
7aa7a72a 772 ath10k_warn(ar, "could not disable UART prints (%d)\n", ret);
5e3dd157
KV
773 return ret;
774 }
775
c8c39afe 776 if (!uart_print)
5e3dd157 777 return 0;
5e3dd157 778
3a8200b2 779 ret = ath10k_bmi_write32(ar, hi_dbg_uart_txpin, ar->hw_params.uart_pin);
5e3dd157 780 if (ret) {
7aa7a72a 781 ath10k_warn(ar, "could not enable UART prints (%d)\n", ret);
5e3dd157
KV
782 return ret;
783 }
784
785 ret = ath10k_bmi_write32(ar, hi_serial_enable, 1);
786 if (ret) {
7aa7a72a 787 ath10k_warn(ar, "could not enable UART prints (%d)\n", ret);
5e3dd157
KV
788 return ret;
789 }
790
03fc137b
BM
791 /* Set the UART baud rate to 19200. */
792 ret = ath10k_bmi_write32(ar, hi_desired_baud_rate, 19200);
793 if (ret) {
7aa7a72a 794 ath10k_warn(ar, "could not set the baud rate (%d)\n", ret);
03fc137b
BM
795 return ret;
796 }
797
7aa7a72a 798 ath10k_info(ar, "UART prints enabled\n");
5e3dd157
KV
799 return 0;
800}
801
802static int ath10k_init_hw_params(struct ath10k *ar)
803{
804 const struct ath10k_hw_params *uninitialized_var(hw_params);
805 int i;
806
807 for (i = 0; i < ARRAY_SIZE(ath10k_hw_params_list); i++) {
808 hw_params = &ath10k_hw_params_list[i];
809
810 if (hw_params->id == ar->target_version)
811 break;
812 }
813
814 if (i == ARRAY_SIZE(ath10k_hw_params_list)) {
7aa7a72a 815 ath10k_err(ar, "Unsupported hardware version: 0x%x\n",
5e3dd157
KV
816 ar->target_version);
817 return -EINVAL;
818 }
819
820 ar->hw_params = *hw_params;
821
7aa7a72a 822 ath10k_dbg(ar, ATH10K_DBG_BOOT, "Hardware name %s version 0x%x\n",
c8c39afe 823 ar->hw_params.name, ar->target_version);
5e3dd157
KV
824
825 return 0;
826}
827
affd3217
MK
828static void ath10k_core_restart(struct work_struct *work)
829{
830 struct ath10k *ar = container_of(work, struct ath10k, restart_work);
831
7962b0d8
MK
832 set_bit(ATH10K_FLAG_CRASH_FLUSH, &ar->dev_flags);
833
834 /* Place a barrier to make sure the compiler doesn't reorder
835 * CRASH_FLUSH and calling other functions.
836 */
837 barrier();
838
839 ieee80211_stop_queues(ar->hw);
840 ath10k_drain_tx(ar);
841 complete_all(&ar->scan.started);
842 complete_all(&ar->scan.completed);
843 complete_all(&ar->scan.on_channel);
844 complete_all(&ar->offchan_tx_completed);
845 complete_all(&ar->install_key_done);
846 complete_all(&ar->vdev_setup_done);
847 wake_up(&ar->htt.empty_tx_wq);
848 wake_up(&ar->wmi.tx_credits_wq);
849 wake_up(&ar->peer_mapping_wq);
850
affd3217
MK
851 mutex_lock(&ar->conf_mutex);
852
853 switch (ar->state) {
854 case ATH10K_STATE_ON:
affd3217 855 ar->state = ATH10K_STATE_RESTARTING;
61e9aab7 856 ath10k_hif_stop(ar);
5c81c7fd 857 ath10k_scan_finish(ar);
affd3217
MK
858 ieee80211_restart_hw(ar->hw);
859 break;
860 case ATH10K_STATE_OFF:
5e90de86
MK
861 /* this can happen if driver is being unloaded
862 * or if the crash happens during FW probing */
7aa7a72a 863 ath10k_warn(ar, "cannot restart a device that hasn't been started\n");
affd3217
MK
864 break;
865 case ATH10K_STATE_RESTARTING:
c5058f5b
MK
866 /* hw restart might be requested from multiple places */
867 break;
affd3217
MK
868 case ATH10K_STATE_RESTARTED:
869 ar->state = ATH10K_STATE_WEDGED;
870 /* fall through */
871 case ATH10K_STATE_WEDGED:
7aa7a72a 872 ath10k_warn(ar, "device is wedged, will not restart\n");
affd3217 873 break;
43d2a30f
KV
874 case ATH10K_STATE_UTF:
875 ath10k_warn(ar, "firmware restart in UTF mode not supported\n");
876 break;
affd3217
MK
877 }
878
879 mutex_unlock(&ar->conf_mutex);
880}
881
5f2144d9 882static int ath10k_core_init_firmware_features(struct ath10k *ar)
cfd1061e 883{
5f2144d9
KV
884 if (test_bit(ATH10K_FW_FEATURE_WMI_10_2, ar->fw_features) &&
885 !test_bit(ATH10K_FW_FEATURE_WMI_10X, ar->fw_features)) {
886 ath10k_err(ar, "feature bits corrupted: 10.2 feature requires 10.x feature to be set as well");
887 return -EINVAL;
888 }
889
202e86e6
KV
890 if (ar->wmi.op_version >= ATH10K_FW_WMI_OP_VERSION_MAX) {
891 ath10k_err(ar, "unsupported WMI OP version (max %d): %d\n",
892 ATH10K_FW_WMI_OP_VERSION_MAX, ar->wmi.op_version);
893 return -EINVAL;
894 }
895
896 /* Backwards compatibility for firmwares without
897 * ATH10K_FW_IE_WMI_OP_VERSION.
898 */
899 if (ar->wmi.op_version == ATH10K_FW_WMI_OP_VERSION_UNSET) {
900 if (test_bit(ATH10K_FW_FEATURE_WMI_10X, ar->fw_features)) {
4a16fbec
RM
901 if (test_bit(ATH10K_FW_FEATURE_WMI_10_2,
902 ar->fw_features))
202e86e6
KV
903 ar->wmi.op_version = ATH10K_FW_WMI_OP_VERSION_10_2;
904 else
905 ar->wmi.op_version = ATH10K_FW_WMI_OP_VERSION_10_1;
906 } else {
907 ar->wmi.op_version = ATH10K_FW_WMI_OP_VERSION_MAIN;
908 }
909 }
910
911 switch (ar->wmi.op_version) {
912 case ATH10K_FW_WMI_OP_VERSION_MAIN:
cfd1061e
MK
913 ar->max_num_peers = TARGET_NUM_PEERS;
914 ar->max_num_stations = TARGET_NUM_STATIONS;
30c78167 915 ar->max_num_vdevs = TARGET_NUM_VDEVS;
91ad5f56 916 ar->htt.max_num_pending_tx = TARGET_NUM_MSDU_DESC;
202e86e6
KV
917 break;
918 case ATH10K_FW_WMI_OP_VERSION_10_1:
919 case ATH10K_FW_WMI_OP_VERSION_10_2:
4a16fbec 920 case ATH10K_FW_WMI_OP_VERSION_10_2_4:
202e86e6
KV
921 ar->max_num_peers = TARGET_10X_NUM_PEERS;
922 ar->max_num_stations = TARGET_10X_NUM_STATIONS;
30c78167 923 ar->max_num_vdevs = TARGET_10X_NUM_VDEVS;
91ad5f56 924 ar->htt.max_num_pending_tx = TARGET_10X_NUM_MSDU_DESC;
202e86e6 925 break;
ca996ec5
MK
926 case ATH10K_FW_WMI_OP_VERSION_TLV:
927 ar->max_num_peers = TARGET_TLV_NUM_PEERS;
928 ar->max_num_stations = TARGET_TLV_NUM_STATIONS;
929 ar->htt.max_num_pending_tx = TARGET_TLV_NUM_MSDU_DESC;
930 break;
202e86e6
KV
931 case ATH10K_FW_WMI_OP_VERSION_UNSET:
932 case ATH10K_FW_WMI_OP_VERSION_MAX:
933 WARN_ON(1);
934 return -EINVAL;
cfd1061e 935 }
5f2144d9
KV
936
937 return 0;
cfd1061e
MK
938}
939
43d2a30f 940int ath10k_core_start(struct ath10k *ar, enum ath10k_firmware_mode mode)
5e3dd157 941{
5e3dd157
KV
942 int status;
943
60631c5c
KV
944 lockdep_assert_held(&ar->conf_mutex);
945
7962b0d8
MK
946 clear_bit(ATH10K_FLAG_CRASH_FLUSH, &ar->dev_flags);
947
64d151d4
MK
948 ath10k_bmi_start(ar);
949
5e3dd157
KV
950 if (ath10k_init_configure_target(ar)) {
951 status = -EINVAL;
952 goto err;
953 }
954
83091559
KV
955 status = ath10k_download_cal_data(ar);
956 if (status)
957 goto err;
958
959 status = ath10k_download_fw(ar, mode);
5e3dd157
KV
960 if (status)
961 goto err;
962
963 status = ath10k_init_uart(ar);
964 if (status)
965 goto err;
966
cd003fad
MK
967 ar->htc.htc_ops.target_send_suspend_complete =
968 ath10k_send_suspend_complete;
5e3dd157 969
cd003fad
MK
970 status = ath10k_htc_init(ar);
971 if (status) {
7aa7a72a 972 ath10k_err(ar, "could not init HTC (%d)\n", status);
5e3dd157
KV
973 goto err;
974 }
975
976 status = ath10k_bmi_done(ar);
977 if (status)
cd003fad 978 goto err;
5e3dd157
KV
979
980 status = ath10k_wmi_attach(ar);
981 if (status) {
7aa7a72a 982 ath10k_err(ar, "WMI attach failed: %d\n", status);
cd003fad 983 goto err;
5e3dd157
KV
984 }
985
95bf21f9
MK
986 status = ath10k_htt_init(ar);
987 if (status) {
7aa7a72a 988 ath10k_err(ar, "failed to init htt: %d\n", status);
95bf21f9
MK
989 goto err_wmi_detach;
990 }
991
992 status = ath10k_htt_tx_alloc(&ar->htt);
993 if (status) {
7aa7a72a 994 ath10k_err(ar, "failed to alloc htt tx: %d\n", status);
95bf21f9
MK
995 goto err_wmi_detach;
996 }
997
998 status = ath10k_htt_rx_alloc(&ar->htt);
999 if (status) {
7aa7a72a 1000 ath10k_err(ar, "failed to alloc htt rx: %d\n", status);
95bf21f9
MK
1001 goto err_htt_tx_detach;
1002 }
1003
67e3c63f
MK
1004 status = ath10k_hif_start(ar);
1005 if (status) {
7aa7a72a 1006 ath10k_err(ar, "could not start HIF: %d\n", status);
95bf21f9 1007 goto err_htt_rx_detach;
67e3c63f
MK
1008 }
1009
1010 status = ath10k_htc_wait_target(&ar->htc);
1011 if (status) {
7aa7a72a 1012 ath10k_err(ar, "failed to connect to HTC: %d\n", status);
67e3c63f
MK
1013 goto err_hif_stop;
1014 }
5e3dd157 1015
43d2a30f
KV
1016 if (mode == ATH10K_FIRMWARE_MODE_NORMAL) {
1017 status = ath10k_htt_connect(&ar->htt);
1018 if (status) {
1019 ath10k_err(ar, "failed to connect htt (%d)\n", status);
1020 goto err_hif_stop;
1021 }
5e3dd157
KV
1022 }
1023
95bf21f9
MK
1024 status = ath10k_wmi_connect(ar);
1025 if (status) {
7aa7a72a 1026 ath10k_err(ar, "could not connect wmi: %d\n", status);
95bf21f9
MK
1027 goto err_hif_stop;
1028 }
1029
1030 status = ath10k_htc_start(&ar->htc);
1031 if (status) {
7aa7a72a 1032 ath10k_err(ar, "failed to start htc: %d\n", status);
95bf21f9
MK
1033 goto err_hif_stop;
1034 }
1035
43d2a30f
KV
1036 if (mode == ATH10K_FIRMWARE_MODE_NORMAL) {
1037 status = ath10k_wmi_wait_for_service_ready(ar);
1038 if (status <= 0) {
1039 ath10k_warn(ar, "wmi service ready event not received");
1040 status = -ETIMEDOUT;
1041 goto err_hif_stop;
1042 }
95bf21f9 1043 }
5e3dd157 1044
7aa7a72a 1045 ath10k_dbg(ar, ATH10K_DBG_BOOT, "firmware %s booted\n",
c8c39afe 1046 ar->hw->wiphy->fw_version);
5e3dd157 1047
5e3dd157
KV
1048 status = ath10k_wmi_cmd_init(ar);
1049 if (status) {
7aa7a72a
MK
1050 ath10k_err(ar, "could not send WMI init command (%d)\n",
1051 status);
b7967dc7 1052 goto err_hif_stop;
5e3dd157
KV
1053 }
1054
1055 status = ath10k_wmi_wait_for_unified_ready(ar);
1056 if (status <= 0) {
7aa7a72a 1057 ath10k_err(ar, "wmi unified ready event not received\n");
5e3dd157 1058 status = -ETIMEDOUT;
b7967dc7 1059 goto err_hif_stop;
5e3dd157
KV
1060 }
1061
43d2a30f
KV
1062 /* we don't care about HTT in UTF mode */
1063 if (mode == ATH10K_FIRMWARE_MODE_NORMAL) {
1064 status = ath10k_htt_setup(&ar->htt);
1065 if (status) {
1066 ath10k_err(ar, "failed to setup htt: %d\n", status);
1067 goto err_hif_stop;
1068 }
95bf21f9 1069 }
5e3dd157 1070
db66ea04
KV
1071 status = ath10k_debug_start(ar);
1072 if (status)
b7967dc7 1073 goto err_hif_stop;
db66ea04 1074
30c78167 1075 ar->free_vdev_map = (1LL << ar->max_num_vdevs) - 1;
dfa413de 1076
0579119f 1077 INIT_LIST_HEAD(&ar->arvifs);
1a1b8a88 1078
dd30a36e
MK
1079 return 0;
1080
67e3c63f
MK
1081err_hif_stop:
1082 ath10k_hif_stop(ar);
95bf21f9
MK
1083err_htt_rx_detach:
1084 ath10k_htt_rx_free(&ar->htt);
1085err_htt_tx_detach:
1086 ath10k_htt_tx_free(&ar->htt);
dd30a36e
MK
1087err_wmi_detach:
1088 ath10k_wmi_detach(ar);
1089err:
1090 return status;
1091}
818bdd16 1092EXPORT_SYMBOL(ath10k_core_start);
dd30a36e 1093
00f5482b
MP
1094int ath10k_wait_for_suspend(struct ath10k *ar, u32 suspend_opt)
1095{
1096 int ret;
1097
1098 reinit_completion(&ar->target_suspend);
1099
1100 ret = ath10k_wmi_pdev_suspend_target(ar, suspend_opt);
1101 if (ret) {
7aa7a72a 1102 ath10k_warn(ar, "could not suspend target (%d)\n", ret);
00f5482b
MP
1103 return ret;
1104 }
1105
1106 ret = wait_for_completion_timeout(&ar->target_suspend, 1 * HZ);
1107
1108 if (ret == 0) {
7aa7a72a 1109 ath10k_warn(ar, "suspend timed out - target pause event never came\n");
00f5482b
MP
1110 return -ETIMEDOUT;
1111 }
1112
1113 return 0;
1114}
1115
dd30a36e
MK
1116void ath10k_core_stop(struct ath10k *ar)
1117{
60631c5c
KV
1118 lockdep_assert_held(&ar->conf_mutex);
1119
00f5482b 1120 /* try to suspend target */
43d2a30f
KV
1121 if (ar->state != ATH10K_STATE_RESTARTING &&
1122 ar->state != ATH10K_STATE_UTF)
216a1836
MK
1123 ath10k_wait_for_suspend(ar, WMI_PDEV_SUSPEND_AND_DISABLE_INTR);
1124
db66ea04 1125 ath10k_debug_stop(ar);
95bf21f9
MK
1126 ath10k_hif_stop(ar);
1127 ath10k_htt_tx_free(&ar->htt);
1128 ath10k_htt_rx_free(&ar->htt);
dd30a36e
MK
1129 ath10k_wmi_detach(ar);
1130}
818bdd16
MK
1131EXPORT_SYMBOL(ath10k_core_stop);
1132
1133/* mac80211 manages fw/hw initialization through start/stop hooks. However in
1134 * order to know what hw capabilities should be advertised to mac80211 it is
1135 * necessary to load the firmware (and tear it down immediately since start
1136 * hook will try to init it again) before registering */
1137static int ath10k_core_probe_fw(struct ath10k *ar)
1138{
29385057
MK
1139 struct bmi_target_info target_info;
1140 int ret = 0;
818bdd16
MK
1141
1142 ret = ath10k_hif_power_up(ar);
1143 if (ret) {
7aa7a72a 1144 ath10k_err(ar, "could not start pci hif (%d)\n", ret);
818bdd16
MK
1145 return ret;
1146 }
1147
29385057
MK
1148 memset(&target_info, 0, sizeof(target_info));
1149 ret = ath10k_bmi_get_target_info(ar, &target_info);
1150 if (ret) {
7aa7a72a 1151 ath10k_err(ar, "could not get target info (%d)\n", ret);
c6ce492d 1152 goto err_power_down;
29385057
MK
1153 }
1154
1155 ar->target_version = target_info.version;
1156 ar->hw->wiphy->hw_version = target_info.version;
1157
1158 ret = ath10k_init_hw_params(ar);
1159 if (ret) {
7aa7a72a 1160 ath10k_err(ar, "could not get hw params (%d)\n", ret);
c6ce492d 1161 goto err_power_down;
29385057
MK
1162 }
1163
1164 ret = ath10k_core_fetch_firmware_files(ar);
1165 if (ret) {
7aa7a72a 1166 ath10k_err(ar, "could not fetch firmware files (%d)\n", ret);
c6ce492d 1167 goto err_power_down;
29385057
MK
1168 }
1169
5f2144d9
KV
1170 ret = ath10k_core_init_firmware_features(ar);
1171 if (ret) {
1172 ath10k_err(ar, "fatal problem with firmware features: %d\n",
1173 ret);
1174 goto err_free_firmware_files;
1175 }
cfd1061e 1176
60631c5c
KV
1177 mutex_lock(&ar->conf_mutex);
1178
43d2a30f 1179 ret = ath10k_core_start(ar, ATH10K_FIRMWARE_MODE_NORMAL);
818bdd16 1180 if (ret) {
7aa7a72a 1181 ath10k_err(ar, "could not init core (%d)\n", ret);
c6ce492d 1182 goto err_unlock;
818bdd16
MK
1183 }
1184
8079de0d 1185 ath10k_print_driver_info(ar);
818bdd16 1186 ath10k_core_stop(ar);
60631c5c
KV
1187
1188 mutex_unlock(&ar->conf_mutex);
1189
818bdd16
MK
1190 ath10k_hif_power_down(ar);
1191 return 0;
c6ce492d
KV
1192
1193err_unlock:
1194 mutex_unlock(&ar->conf_mutex);
1195
5f2144d9 1196err_free_firmware_files:
c6ce492d
KV
1197 ath10k_core_free_firmware_files(ar);
1198
1199err_power_down:
1200 ath10k_hif_power_down(ar);
1201
1202 return ret;
818bdd16 1203}
dd30a36e 1204
6782cb69 1205static void ath10k_core_register_work(struct work_struct *work)
dd30a36e 1206{
6782cb69 1207 struct ath10k *ar = container_of(work, struct ath10k, register_work);
dd30a36e
MK
1208 int status;
1209
818bdd16
MK
1210 status = ath10k_core_probe_fw(ar);
1211 if (status) {
7aa7a72a 1212 ath10k_err(ar, "could not probe fw (%d)\n", status);
6782cb69 1213 goto err;
818bdd16 1214 }
dd30a36e 1215
5e3dd157 1216 status = ath10k_mac_register(ar);
818bdd16 1217 if (status) {
7aa7a72a 1218 ath10k_err(ar, "could not register to mac80211 (%d)\n", status);
29385057 1219 goto err_release_fw;
818bdd16 1220 }
5e3dd157 1221
e13cf7a3 1222 status = ath10k_debug_register(ar);
5e3dd157 1223 if (status) {
7aa7a72a 1224 ath10k_err(ar, "unable to initialize debugfs\n");
5e3dd157
KV
1225 goto err_unregister_mac;
1226 }
1227
855aed12
SW
1228 status = ath10k_spectral_create(ar);
1229 if (status) {
7aa7a72a 1230 ath10k_err(ar, "failed to initialize spectral\n");
855aed12
SW
1231 goto err_debug_destroy;
1232 }
1233
6782cb69
MK
1234 set_bit(ATH10K_FLAG_CORE_REGISTERED, &ar->dev_flags);
1235 return;
5e3dd157 1236
855aed12
SW
1237err_debug_destroy:
1238 ath10k_debug_destroy(ar);
5e3dd157
KV
1239err_unregister_mac:
1240 ath10k_mac_unregister(ar);
29385057
MK
1241err_release_fw:
1242 ath10k_core_free_firmware_files(ar);
6782cb69 1243err:
a491a920
MK
1244 /* TODO: It's probably a good idea to release device from the driver
1245 * but calling device_release_driver() here will cause a deadlock.
1246 */
6782cb69
MK
1247 return;
1248}
1249
1250int ath10k_core_register(struct ath10k *ar, u32 chip_id)
1251{
6782cb69 1252 ar->chip_id = chip_id;
6782cb69
MK
1253 queue_work(ar->workqueue, &ar->register_work);
1254
1255 return 0;
5e3dd157
KV
1256}
1257EXPORT_SYMBOL(ath10k_core_register);
1258
1259void ath10k_core_unregister(struct ath10k *ar)
1260{
6782cb69
MK
1261 cancel_work_sync(&ar->register_work);
1262
1263 if (!test_bit(ATH10K_FLAG_CORE_REGISTERED, &ar->dev_flags))
1264 return;
1265
804eef14
SW
1266 /* Stop spectral before unregistering from mac80211 to remove the
1267 * relayfs debugfs file cleanly. Otherwise the parent debugfs tree
1268 * would be already be free'd recursively, leading to a double free.
1269 */
1270 ath10k_spectral_destroy(ar);
1271
5e3dd157
KV
1272 /* We must unregister from mac80211 before we stop HTC and HIF.
1273 * Otherwise we will fail to submit commands to FW and mac80211 will be
1274 * unhappy about callback failures. */
1275 ath10k_mac_unregister(ar);
db66ea04 1276
43d2a30f
KV
1277 ath10k_testmode_destroy(ar);
1278
29385057 1279 ath10k_core_free_firmware_files(ar);
6f1f56ea 1280
e13cf7a3 1281 ath10k_debug_unregister(ar);
5e3dd157
KV
1282}
1283EXPORT_SYMBOL(ath10k_core_unregister);
1284
e7b54194 1285struct ath10k *ath10k_core_create(size_t priv_size, struct device *dev,
e07db352 1286 enum ath10k_bus bus,
0d0a6939
MK
1287 const struct ath10k_hif_ops *hif_ops)
1288{
1289 struct ath10k *ar;
e13cf7a3 1290 int ret;
0d0a6939 1291
e7b54194 1292 ar = ath10k_mac_create(priv_size);
0d0a6939
MK
1293 if (!ar)
1294 return NULL;
1295
1296 ar->ath_common.priv = ar;
1297 ar->ath_common.hw = ar->hw;
0d0a6939 1298 ar->dev = dev;
0d0a6939 1299 ar->hif.ops = hif_ops;
e07db352 1300 ar->hif.bus = bus;
0d0a6939
MK
1301
1302 init_completion(&ar->scan.started);
1303 init_completion(&ar->scan.completed);
1304 init_completion(&ar->scan.on_channel);
1305 init_completion(&ar->target_suspend);
1306
1307 init_completion(&ar->install_key_done);
1308 init_completion(&ar->vdev_setup_done);
1309
5c81c7fd 1310 INIT_DELAYED_WORK(&ar->scan.timeout, ath10k_scan_timeout_work);
0d0a6939
MK
1311
1312 ar->workqueue = create_singlethread_workqueue("ath10k_wq");
1313 if (!ar->workqueue)
e13cf7a3 1314 goto err_free_mac;
0d0a6939
MK
1315
1316 mutex_init(&ar->conf_mutex);
1317 spin_lock_init(&ar->data_lock);
1318
1319 INIT_LIST_HEAD(&ar->peers);
1320 init_waitqueue_head(&ar->peer_mapping_wq);
7962b0d8
MK
1321 init_waitqueue_head(&ar->htt.empty_tx_wq);
1322 init_waitqueue_head(&ar->wmi.tx_credits_wq);
0d0a6939
MK
1323
1324 init_completion(&ar->offchan_tx_completed);
1325 INIT_WORK(&ar->offchan_tx_work, ath10k_offchan_tx_work);
1326 skb_queue_head_init(&ar->offchan_tx_queue);
1327
1328 INIT_WORK(&ar->wmi_mgmt_tx_work, ath10k_mgmt_over_wmi_tx_work);
1329 skb_queue_head_init(&ar->wmi_mgmt_tx_queue);
1330
6782cb69 1331 INIT_WORK(&ar->register_work, ath10k_core_register_work);
0d0a6939
MK
1332 INIT_WORK(&ar->restart_work, ath10k_core_restart);
1333
e13cf7a3
MK
1334 ret = ath10k_debug_create(ar);
1335 if (ret)
1336 goto err_free_wq;
1337
0d0a6939
MK
1338 return ar;
1339
e13cf7a3
MK
1340err_free_wq:
1341 destroy_workqueue(ar->workqueue);
1342
1343err_free_mac:
0d0a6939 1344 ath10k_mac_destroy(ar);
e13cf7a3 1345
0d0a6939
MK
1346 return NULL;
1347}
1348EXPORT_SYMBOL(ath10k_core_create);
1349
1350void ath10k_core_destroy(struct ath10k *ar)
1351{
1352 flush_workqueue(ar->workqueue);
1353 destroy_workqueue(ar->workqueue);
1354
e13cf7a3 1355 ath10k_debug_destroy(ar);
0d0a6939
MK
1356 ath10k_mac_destroy(ar);
1357}
1358EXPORT_SYMBOL(ath10k_core_destroy);
1359
5e3dd157
KV
1360MODULE_AUTHOR("Qualcomm Atheros");
1361MODULE_DESCRIPTION("Core module for QCA988X PCIe devices.");
1362MODULE_LICENSE("Dual BSD/GPL");
This page took 0.147416 seconds and 5 git commands to generate.