projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ath9k: fix channel frequency calculation for AR9340
[deliverable/linux.git] / drivers / net / wireless / ath / ath9k / ar9003_phy.c
CommitLineData
8525f280 1/*
5b68138e 2 * Copyright (c) 2010-2011 Atheros Communications Inc.
8525f280
LR		 3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16
17#include "hw.h"
da6f1d7f 18#include "ar9003_phy.h"
8525f280 19
e36b27af
LR		 20static const int firstep_table[] =
21/* level: 0 1 2 3 4 5 6 7 8 */
22 { -4, -2, 0, 2, 4, 6, 8, 10, 12 }; /* lvl 0-8, default 2 */
23
24static const int cycpwrThr1_table[] =
25/* level: 0 1 2 3 4 5 6 7 8 */
26 { -6, -4, -2, 0, 2, 4, 6, 8 }; /* lvl 0-7, default 3 */
27
28/*
29 * register values to turn OFDM weak signal detection OFF
30 */
31static const int m1ThreshLow_off = 127;
32static const int m2ThreshLow_off = 127;
33static const int m1Thresh_off = 127;
34static const int m2Thresh_off = 127;
35static const int m2CountThr_off = 31;
36static const int m2CountThrLow_off = 63;
37static const int m1ThreshLowExt_off = 127;
38static const int m2ThreshLowExt_off = 127;
39static const int m1ThreshExt_off = 127;
40static const int m2ThreshExt_off = 127;
41
8525f280
LR		 42/**
43 * ar9003_hw_set_channel - set channel on single-chip device
44 * @ah: atheros hardware structure
45 * @chan:
46 *
47 * This is the function to change channel on single-chip devices, that is
48 * all devices after ar9280.
49 *
50 * This function takes the channel value in MHz and sets
51 * hardware channel value. Assumes writes have been enabled to analog bus.
52 *
53 * Actual Expression,
54 *
55 * For 2GHz channel,
56 * Channel Frequency = (3/4) * freq_ref * (chansel[8:0] + chanfrac[16:0]/2^17)
57 * (freq_ref = 40MHz)
58 *
59 * For 5GHz channel,
60 * Channel Frequency = (3/2) * freq_ref * (chansel[8:0] + chanfrac[16:0]/2^10)
61 * (freq_ref = 40MHz/(24>>amodeRefSel))
62 *
63 * For 5GHz channels which are 5MHz spaced,
64 * Channel Frequency = (3/2) * freq_ref * (chansel[8:0] + chanfrac[16:0]/2^17)
65 * (freq_ref = 40MHz)
66 */
67static int ar9003_hw_set_channel(struct ath_hw *ah, struct ath9k_channel *chan)
68{
f7abf0c1
FF		 69 u16 bMode, fracMode = 0, aModeRefSel = 0;
70 u32 freq, channelSel = 0, reg32 = 0;
71 struct chan_centers centers;
72 int loadSynthChannel;
73
74 ath9k_hw_get_channel_centers(ah, chan, &centers);
75 freq = centers.synth_center;
76
77 if (freq < 4800) { /* 2 GHz, fractional mode */
3dfd7f60
VT		 78 if (AR_SREV_9485(ah)) {
79 u32 chan_frac;
80
81 /*
82 * freq_ref = 40 / (refdiva >> amoderefsel); where refdiva=1 and amoderefsel=0
83 * ndiv = ((chan_mhz * 4) / 3) / freq_ref;
84 * chansel = int(ndiv), chanfrac = (ndiv - chansel) * 0x20000
85 */
86 channelSel = (freq * 4) / 120;
87 chan_frac = (((freq * 4) % 120) * 0x20000) / 120;
88 channelSel = (channelSel << 17) | chan_frac;
17869f4f
VT		 89 } else if (AR_SREV_9340(ah)) {
90 if (ah->is_clk_25mhz) {
91 u32 chan_frac;
92
93 channelSel = (freq * 2) / 75;
94 chan_frac = (((freq * 2) % 75) * 0x20000) / 75;
95 channelSel = (channelSel << 17) | chan_frac;
96 } else
97 channelSel = CHANSEL_2G(freq) >> 1;
3dfd7f60 98 } else
85dd0921 99 channelSel = CHANSEL_2G(freq);
f7abf0c1
FF		 100 /* Set to 2G mode */
101 bMode = 1;
102 } else {
17869f4f
VT		 103 if (AR_SREV_9340(ah) && ah->is_clk_25mhz) {
104 u32 chan_frac;
105
106 channelSel = (freq * 2) / 75;
dbb204e3 107 chan_frac = (((freq * 2) % 75) * 0x20000) / 75;
17869f4f
VT		 108 channelSel = (channelSel << 17) | chan_frac;
109 } else {
110 channelSel = CHANSEL_5G(freq);
111 /* Doubler is ON, so, divide channelSel by 2. */
112 channelSel >>= 1;
113 }
f7abf0c1
FF		 114 /* Set to 5G mode */
115 bMode = 0;
116 }
117
118 /* Enable fractional mode for all channels */
119 fracMode = 1;
120 aModeRefSel = 0;
121 loadSynthChannel = 0;
122
123 reg32 = (bMode << 29);
124 REG_WRITE(ah, AR_PHY_SYNTH_CONTROL, reg32);
125
126 /* Enable Long shift Select for Synthesizer */
127 REG_RMW_FIELD(ah, AR_PHY_65NM_CH0_SYNTH4,
128 AR_PHY_SYNTH4_LONG_SHIFT_SELECT, 1);
129
130 /* Program Synth. setting */
131 reg32 = (channelSel << 2) | (fracMode << 30) |
132 (aModeRefSel << 28) | (loadSynthChannel << 31);
133 REG_WRITE(ah, AR_PHY_65NM_CH0_SYNTH7, reg32);
134
135 /* Toggle Load Synth channel bit */
136 loadSynthChannel = 1;
137 reg32 = (channelSel << 2) | (fracMode << 30) |
138 (aModeRefSel << 28) | (loadSynthChannel << 31);
139 REG_WRITE(ah, AR_PHY_65NM_CH0_SYNTH7, reg32);
140
141 ah->curchan = chan;
142 ah->curchan_rad_index = -1;
143
8525f280
LR		 144 return 0;
145}
146
147/**
e36b27af 148 * ar9003_hw_spur_mitigate_mrc_cck - convert baseband spur frequency
8525f280
LR		 149 * @ah: atheros hardware structure
150 * @chan:
151 *
152 * For single-chip solutions. Converts to baseband spur frequency given the
153 * input channel frequency and compute register settings below.
154 *
155 * Spur mitigation for MRC CCK
156 */
1547da37
LR		 157static void ar9003_hw_spur_mitigate_mrc_cck(struct ath_hw *ah,
158 struct ath9k_channel *chan)
8525f280 159{
07b2fa5a 160 static const u32 spur_freq[4] = { 2420, 2440, 2464, 2480 };
ca375554
FF		 161 int cur_bb_spur, negative = 0, cck_spur_freq;
162 int i;
d9a2545a
VT		 163 int range, max_spur_cnts, synth_freq;
164 u8 *spur_fbin_ptr = NULL;
ca375554
FF		 165
166 /*
167 * Need to verify range +/- 10 MHz in control channel, otherwise spur
168 * is out-of-band and can be ignored.
169 */
170
c1acfbe8 171 if (AR_SREV_9485(ah) || AR_SREV_9340(ah) || AR_SREV_9330(ah)) {
d9a2545a
VT		 172 spur_fbin_ptr = ar9003_get_spur_chan_ptr(ah,
173 IS_CHAN_2GHZ(chan));
174 if (spur_fbin_ptr[0] == 0) /* No spur */
175 return;
176 max_spur_cnts = 5;
177 if (IS_CHAN_HT40(chan)) {
178 range = 19;
179 if (REG_READ_FIELD(ah, AR_PHY_GEN_CTRL,
180 AR_PHY_GC_DYN2040_PRI_CH) == 0)
181 synth_freq = chan->channel + 10;
182 else
183 synth_freq = chan->channel - 10;
184 } else {
185 range = 10;
186 synth_freq = chan->channel;
187 }
188 } else {
189 range = 10;
190 max_spur_cnts = 4;
191 synth_freq = chan->channel;
192 }
193
194 for (i = 0; i < max_spur_cnts; i++) {
ca375554 195 negative = 0;
c1acfbe8 196 if (AR_SREV_9485(ah) || AR_SREV_9340(ah) || AR_SREV_9330(ah))
d9a2545a
VT		 197 cur_bb_spur = FBIN2FREQ(spur_fbin_ptr[i],
198 IS_CHAN_2GHZ(chan)) - synth_freq;
199 else
200 cur_bb_spur = spur_freq[i] - synth_freq;
ca375554
FF		 201
202 if (cur_bb_spur < 0) {
203 negative = 1;
204 cur_bb_spur = -cur_bb_spur;
205 }
d9a2545a 206 if (cur_bb_spur < range) {
ca375554
FF		 207 cck_spur_freq = (int)((cur_bb_spur << 19) / 11);
208
209 if (negative == 1)
210 cck_spur_freq = -cck_spur_freq;
211
212 cck_spur_freq = cck_spur_freq & 0xfffff;
213
214 REG_RMW_FIELD(ah, AR_PHY_AGC_CONTROL,
215 AR_PHY_AGC_CONTROL_YCOK_MAX, 0x7);
216 REG_RMW_FIELD(ah, AR_PHY_CCK_SPUR_MIT,
217 AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR, 0x7f);
218 REG_RMW_FIELD(ah, AR_PHY_CCK_SPUR_MIT,
219 AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE,
220 0x2);
221 REG_RMW_FIELD(ah, AR_PHY_CCK_SPUR_MIT,
222 AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT,
223 0x1);
224 REG_RMW_FIELD(ah, AR_PHY_CCK_SPUR_MIT,
225 AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ,
226 cck_spur_freq);
227
228 return;
229 }
230 }
231
232 REG_RMW_FIELD(ah, AR_PHY_AGC_CONTROL,
233 AR_PHY_AGC_CONTROL_YCOK_MAX, 0x5);
234 REG_RMW_FIELD(ah, AR_PHY_CCK_SPUR_MIT,
235 AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT, 0x0);
236 REG_RMW_FIELD(ah, AR_PHY_CCK_SPUR_MIT,
237 AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ, 0x0);
8525f280
LR		 238}
239
1547da37
LR		 240/* Clean all spur register fields */
241static void ar9003_hw_spur_ofdm_clear(struct ath_hw *ah)
242{
243 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
244 AR_PHY_TIMING4_ENABLE_SPUR_FILTER, 0);
245 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
246 AR_PHY_TIMING11_SPUR_FREQ_SD, 0);
247 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
248 AR_PHY_TIMING11_SPUR_DELTA_PHASE, 0);
249 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
250 AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD, 0);
251 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
252 AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC, 0);
253 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
254 AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR, 0);
255 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
256 AR_PHY_TIMING4_ENABLE_SPUR_RSSI, 0);
257 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
258 AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI, 0);
259 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
260 AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT, 0);
261
262 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
263 AR_PHY_SPUR_REG_ENABLE_MASK_PPM, 0);
264 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
265 AR_PHY_TIMING4_ENABLE_PILOT_MASK, 0);
266 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
267 AR_PHY_TIMING4_ENABLE_CHAN_MASK, 0);
268 REG_RMW_FIELD(ah, AR_PHY_PILOT_SPUR_MASK,
269 AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A, 0);
270 REG_RMW_FIELD(ah, AR_PHY_SPUR_MASK_A,
271 AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A, 0);
272 REG_RMW_FIELD(ah, AR_PHY_CHAN_SPUR_MASK,
273 AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A, 0);
274 REG_RMW_FIELD(ah, AR_PHY_PILOT_SPUR_MASK,
275 AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A, 0);
276 REG_RMW_FIELD(ah, AR_PHY_CHAN_SPUR_MASK,
277 AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A, 0);
278 REG_RMW_FIELD(ah, AR_PHY_SPUR_MASK_A,
279 AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A, 0);
280 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
281 AR_PHY_SPUR_REG_MASK_RATE_CNTL, 0);
282}
283
284static void ar9003_hw_spur_ofdm(struct ath_hw *ah,
285 int freq_offset,
286 int spur_freq_sd,
287 int spur_delta_phase,
288 int spur_subchannel_sd)
289{
290 int mask_index = 0;
291
292 /* OFDM Spur mitigation */
293 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
294 AR_PHY_TIMING4_ENABLE_SPUR_FILTER, 0x1);
295 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
296 AR_PHY_TIMING11_SPUR_FREQ_SD, spur_freq_sd);
297 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
298 AR_PHY_TIMING11_SPUR_DELTA_PHASE, spur_delta_phase);
299 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
300 AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD, spur_subchannel_sd);
301 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
302 AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC, 0x1);
303 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
304 AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR, 0x1);
305 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
306 AR_PHY_TIMING4_ENABLE_SPUR_RSSI, 0x1);
307 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
308 AR_PHY_SPUR_REG_SPUR_RSSI_THRESH, 34);
309 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
310 AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI, 1);
311
312 if (REG_READ_FIELD(ah, AR_PHY_MODE,
313 AR_PHY_MODE_DYNAMIC) == 0x1)
314 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
315 AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT, 1);
316
317 mask_index = (freq_offset << 4) / 5;
318 if (mask_index < 0)
319 mask_index = mask_index - 1;
320
321 mask_index = mask_index & 0x7f;
322
323 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
324 AR_PHY_SPUR_REG_ENABLE_MASK_PPM, 0x1);
325 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
326 AR_PHY_TIMING4_ENABLE_PILOT_MASK, 0x1);
327 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
328 AR_PHY_TIMING4_ENABLE_CHAN_MASK, 0x1);
329 REG_RMW_FIELD(ah, AR_PHY_PILOT_SPUR_MASK,
330 AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A, mask_index);
331 REG_RMW_FIELD(ah, AR_PHY_SPUR_MASK_A,
332 AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A, mask_index);
333 REG_RMW_FIELD(ah, AR_PHY_CHAN_SPUR_MASK,
334 AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A, mask_index);
335 REG_RMW_FIELD(ah, AR_PHY_PILOT_SPUR_MASK,
336 AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A, 0xc);
337 REG_RMW_FIELD(ah, AR_PHY_CHAN_SPUR_MASK,
338 AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A, 0xc);
339 REG_RMW_FIELD(ah, AR_PHY_SPUR_MASK_A,
340 AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A, 0xa0);
341 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
342 AR_PHY_SPUR_REG_MASK_RATE_CNTL, 0xff);
343}
344
345static void ar9003_hw_spur_ofdm_work(struct ath_hw *ah,
346 struct ath9k_channel *chan,
347 int freq_offset)
348{
349 int spur_freq_sd = 0;
350 int spur_subchannel_sd = 0;
351 int spur_delta_phase = 0;
352
353 if (IS_CHAN_HT40(chan)) {
354 if (freq_offset < 0) {
355 if (REG_READ_FIELD(ah, AR_PHY_GEN_CTRL,
356 AR_PHY_GC_DYN2040_PRI_CH) == 0x0)
357 spur_subchannel_sd = 1;
358 else
359 spur_subchannel_sd = 0;
360
361 spur_freq_sd = ((freq_offset + 10) << 9) / 11;
362
363 } else {
364 if (REG_READ_FIELD(ah, AR_PHY_GEN_CTRL,
365 AR_PHY_GC_DYN2040_PRI_CH) == 0x0)
366 spur_subchannel_sd = 0;
367 else
368 spur_subchannel_sd = 1;
369
370 spur_freq_sd = ((freq_offset - 10) << 9) / 11;
371
372 }
373
374 spur_delta_phase = (freq_offset << 17) / 5;
375
376 } else {
377 spur_subchannel_sd = 0;
378 spur_freq_sd = (freq_offset << 9) /11;
379 spur_delta_phase = (freq_offset << 18) / 5;
380 }
381
382 spur_freq_sd = spur_freq_sd & 0x3ff;
383 spur_delta_phase = spur_delta_phase & 0xfffff;
384
385 ar9003_hw_spur_ofdm(ah,
386 freq_offset,
387 spur_freq_sd,
388 spur_delta_phase,
389 spur_subchannel_sd);
390}
391
392/* Spur mitigation for OFDM */
393static void ar9003_hw_spur_mitigate_ofdm(struct ath_hw *ah,
394 struct ath9k_channel *chan)
395{
396 int synth_freq;
397 int range = 10;
398 int freq_offset = 0;
399 int mode;
400 u8* spurChansPtr;
401 unsigned int i;
402 struct ar9300_eeprom *eep = &ah->eeprom.ar9300_eep;
403
404 if (IS_CHAN_5GHZ(chan)) {
405 spurChansPtr = &(eep->modalHeader5G.spurChans[0]);
406 mode = 0;
407 }
408 else {
409 spurChansPtr = &(eep->modalHeader2G.spurChans[0]);
410 mode = 1;
411 }
412
413 if (spurChansPtr[0] == 0)
414 return; /* No spur in the mode */
415
416 if (IS_CHAN_HT40(chan)) {
417 range = 19;
418 if (REG_READ_FIELD(ah, AR_PHY_GEN_CTRL,
419 AR_PHY_GC_DYN2040_PRI_CH) == 0x0)
420 synth_freq = chan->channel - 10;
421 else
422 synth_freq = chan->channel + 10;
423 } else {
424 range = 10;
425 synth_freq = chan->channel;
426 }
427
428 ar9003_hw_spur_ofdm_clear(ah);
429
0f8e94d2 430 for (i = 0; i < AR_EEPROM_MODAL_SPURS && spurChansPtr[i]; i++) {
1547da37
LR		 431 freq_offset = FBIN2FREQ(spurChansPtr[i], mode) - synth_freq;
432 if (abs(freq_offset) < range) {
433 ar9003_hw_spur_ofdm_work(ah, chan, freq_offset);
434 break;
435 }
436 }
437}
438
439static void ar9003_hw_spur_mitigate(struct ath_hw *ah,
440 struct ath9k_channel *chan)
441{
442 ar9003_hw_spur_mitigate_mrc_cck(ah, chan);
443 ar9003_hw_spur_mitigate_ofdm(ah, chan);
444}
445
8525f280
LR		 446static u32 ar9003_hw_compute_pll_control(struct ath_hw *ah,
447 struct ath9k_channel *chan)
448{
317d3328
FF		 449 u32 pll;
450
451 pll = SM(0x5, AR_RTC_9300_PLL_REFDIV);
452
453 if (chan && IS_CHAN_HALF_RATE(chan))
454 pll |= SM(0x1, AR_RTC_9300_PLL_CLKSEL);
455 else if (chan && IS_CHAN_QUARTER_RATE(chan))
456 pll |= SM(0x2, AR_RTC_9300_PLL_CLKSEL);
457
14bc1104 458 pll |= SM(0x2c, AR_RTC_9300_PLL_DIV);
317d3328
FF		 459
460 return pll;
8525f280
LR		 461}
462
463static void ar9003_hw_set_channel_regs(struct ath_hw *ah,
464 struct ath9k_channel *chan)
465{
cffb5e49
LR		 466 u32 phymode;
467 u32 enableDacFifo = 0;
468
469 enableDacFifo =
470 (REG_READ(ah, AR_PHY_GEN_CTRL) & AR_PHY_GC_ENABLE_DAC_FIFO);
471
472 /* Enable 11n HT, 20 MHz */
473 phymode = AR_PHY_GC_HT_EN | AR_PHY_GC_SINGLE_HT_LTF1 | AR_PHY_GC_WALSH |
474 AR_PHY_GC_SHORT_GI_40 | enableDacFifo;
475
476 /* Configure baseband for dynamic 20/40 operation */
477 if (IS_CHAN_HT40(chan)) {
478 phymode |= AR_PHY_GC_DYN2040_EN;
479 /* Configure control (primary) channel at +-10MHz */
480 if ((chan->chanmode == CHANNEL_A_HT40PLUS) ||
481 (chan->chanmode == CHANNEL_G_HT40PLUS))
482 phymode |= AR_PHY_GC_DYN2040_PRI_CH;
483
484 }
485
486 /* make sure we preserve INI settings */
487 phymode |= REG_READ(ah, AR_PHY_GEN_CTRL);
488 /* turn off Green Field detection for STA for now */
489 phymode &= ~AR_PHY_GC_GF_DETECT_EN;
490
491 REG_WRITE(ah, AR_PHY_GEN_CTRL, phymode);
492
493 /* Configure MAC for 20/40 operation */
494 ath9k_hw_set11nmac2040(ah);
495
496 /* global transmit timeout (25 TUs default)*/
497 REG_WRITE(ah, AR_GTXTO, 25 << AR_GTXTO_TIMEOUT_LIMIT_S);
498 /* carrier sense timeout */
499 REG_WRITE(ah, AR_CST, 0xF << AR_CST_TIMEOUT_LIMIT_S);
8525f280
LR		 500}
501
502static void ar9003_hw_init_bb(struct ath_hw *ah,
503 struct ath9k_channel *chan)
504{
af914a9f
LR		 505 u32 synthDelay;
506
507 /*
508 * Wait for the frequency synth to settle (synth goes on
509 * via AR_PHY_ACTIVE_EN). Read the phy active delay register.
510 * Value is in 100ns increments.
511 */
512 synthDelay = REG_READ(ah, AR_PHY_RX_DELAY) & AR_PHY_RX_DELAY_DELAY;
513 if (IS_CHAN_B(chan))
514 synthDelay = (4 * synthDelay) / 22;
515 else
516 synthDelay /= 10;
517
518 /* Activate the PHY (includes baseband activate + synthesizer on) */
519 REG_WRITE(ah, AR_PHY_ACTIVE, AR_PHY_ACTIVE_EN);
520
521 /*
522 * There is an issue if the AP starts the calibration before
523 * the base band timeout completes. This could result in the
524 * rx_clear false triggering. As a workaround we add delay an
525 * extra BASE_ACTIVATE_DELAY usecs to ensure this condition
526 * does not happen.
527 */
528 udelay(synthDelay + BASE_ACTIVATE_DELAY);
8525f280
LR		 529}
530
cffb5e49
LR		 531void ar9003_hw_set_chain_masks(struct ath_hw *ah, u8 rx, u8 tx)
532{
533 switch (rx) {
534 case 0x5:
535 REG_SET_BIT(ah, AR_PHY_ANALOG_SWAP,
536 AR_PHY_SWAP_ALT_CHAIN);
537 case 0x3:
538 case 0x1:
539 case 0x2:
540 case 0x7:
541 REG_WRITE(ah, AR_PHY_RX_CHAINMASK, rx);
542 REG_WRITE(ah, AR_PHY_CAL_CHAINMASK, rx);
543 break;
544 default:
545 break;
546 }
547
ea066d5a
MSS		 548 if ((ah->caps.hw_caps & ATH9K_HW_CAP_APM) && (tx == 0x7))
549 REG_WRITE(ah, AR_SELFGEN_MASK, 0x3);
550 else
551 REG_WRITE(ah, AR_SELFGEN_MASK, tx);
552
cffb5e49
LR		 553 if (tx == 0x5) {
554 REG_SET_BIT(ah, AR_PHY_ANALOG_SWAP,
555 AR_PHY_SWAP_ALT_CHAIN);
556 }
557}
558
559/*
560 * Override INI values with chip specific configuration.
561 */
562static void ar9003_hw_override_ini(struct ath_hw *ah)
563{
564 u32 val;
565
566 /*
567 * Set the RX_ABORT and RX_DIS and clear it only after
568 * RXE is set for MAC. This prevents frames with
569 * corrupted descriptor status.
570 */
571 REG_SET_BIT(ah, AR_DIAG_SW, (AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT));
572
573 /*
574 * For AR9280 and above, there is a new feature that allows
575 * Multicast search based on both MAC Address and Key ID. By default,
576 * this feature is enabled. But since the driver is not using this
577 * feature, we switch it off; otherwise multicast search based on
578 * MAC addr only will fail.
579 */
580 val = REG_READ(ah, AR_PCU_MISC_MODE2) & (~AR_ADHOC_MCAST_KEYID_ENABLE);
581 REG_WRITE(ah, AR_PCU_MISC_MODE2,
582 val | AR_AGG_WEP_ENABLE_FIX | AR_AGG_WEP_ENABLE);
583}
584
585static void ar9003_hw_prog_ini(struct ath_hw *ah,
586 struct ar5416IniArray *iniArr,
587 int column)
588{
589 unsigned int i, regWrites = 0;
590
591 /* New INI format: Array may be undefined (pre, core, post arrays) */
592 if (!iniArr->ia_array)
593 return;
594
595 /*
596 * New INI format: Pre, core, and post arrays for a given subsystem
597 * may be modal (> 2 columns) or non-modal (2 columns). Determine if
598 * the array is non-modal and force the column to 1.
599 */
600 if (column >= iniArr->ia_columns)
601 column = 1;
602
603 for (i = 0; i < iniArr->ia_rows; i++) {
604 u32 reg = INI_RA(iniArr, i, 0);
605 u32 val = INI_RA(iniArr, i, column);
606
7e68b746 607 REG_WRITE(ah, reg, val);
b2ccc507 608
cffb5e49
LR		 609 DO_DELAY(regWrites);
610 }
611}
612
8525f280
LR		 613static int ar9003_hw_process_ini(struct ath_hw *ah,
614 struct ath9k_channel *chan)
615{
cffb5e49
LR		 616 struct ath_regulatory *regulatory = ath9k_hw_regulatory(ah);
617 unsigned int regWrites = 0, i;
618 struct ieee80211_channel *channel = chan->chan;
0ff2b5c0 619 u32 modesIndex;
cffb5e49
LR		 620
621 switch (chan->chanmode) {
622 case CHANNEL_A:
623 case CHANNEL_A_HT20:
624 modesIndex = 1;
cffb5e49
LR		 625 break;
626 case CHANNEL_A_HT40PLUS:
627 case CHANNEL_A_HT40MINUS:
628 modesIndex = 2;
cffb5e49
LR		 629 break;
630 case CHANNEL_G:
631 case CHANNEL_G_HT20:
632 case CHANNEL_B:
633 modesIndex = 4;
cffb5e49
LR		 634 break;
635 case CHANNEL_G_HT40PLUS:
636 case CHANNEL_G_HT40MINUS:
637 modesIndex = 3;
cffb5e49
LR		 638 break;
639
640 default:
641 return -EINVAL;
642 }
643
644 for (i = 0; i < ATH_INI_NUM_SPLIT; i++) {
645 ar9003_hw_prog_ini(ah, &ah->iniSOC[i], modesIndex);
646 ar9003_hw_prog_ini(ah, &ah->iniMac[i], modesIndex);
647 ar9003_hw_prog_ini(ah, &ah->iniBB[i], modesIndex);
648 ar9003_hw_prog_ini(ah, &ah->iniRadio[i], modesIndex);
649 }
650
651 REG_WRITE_ARRAY(&ah->iniModesRxGain, 1, regWrites);
652 REG_WRITE_ARRAY(&ah->iniModesTxGain, modesIndex, regWrites);
653
654 /*
655 * For 5GHz channels requiring Fast Clock, apply
656 * different modal values.
657 */
6b42e8d0 658 if (IS_CHAN_A_FAST_CLOCK(ah, chan))
cffb5e49
LR		 659 REG_WRITE_ARRAY(&ah->iniModesAdditional,
660 modesIndex, regWrites);
661
172805ad
GJ		 662 if (AR_SREV_9300(ah))
663 REG_WRITE_ARRAY(&ah->iniModesAdditional, 1, regWrites);
664
d89baac8
VT		 665 if (AR_SREV_9340(ah) && !ah->is_clk_25mhz)
666 REG_WRITE_ARRAY(&ah->iniModesAdditional_40M, 1, regWrites);
667
cffb5e49
LR		 668 ar9003_hw_override_ini(ah);
669 ar9003_hw_set_channel_regs(ah, chan);
670 ar9003_hw_set_chain_masks(ah, ah->rxchainmask, ah->txchainmask);
671
672 /* Set TX power */
673 ah->eep_ops->set_txpower(ah, chan,
674 ath9k_regd_get_ctl(regulatory, chan),
675 channel->max_antenna_gain * 2,
676 channel->max_power * 2,
677 min((u32) MAX_RATE_POWER,
de40f316 678 (u32) regulatory->power_limit), false);
cffb5e49
LR		 679
680 return 0;
8525f280
LR		 681}
682
683static void ar9003_hw_set_rfmode(struct ath_hw *ah,
684 struct ath9k_channel *chan)
685{
af914a9f
LR		 686 u32 rfMode = 0;
687
688 if (chan == NULL)
689 return;
690
691 rfMode |= (IS_CHAN_B(chan) || IS_CHAN_G(chan))
692 ? AR_PHY_MODE_DYNAMIC : AR_PHY_MODE_OFDM;
693
6b42e8d0 694 if (IS_CHAN_A_FAST_CLOCK(ah, chan))
af914a9f
LR		 695 rfMode |= (AR_PHY_MODE_DYNAMIC | AR_PHY_MODE_DYN_CCK_DISABLE);
696
697 REG_WRITE(ah, AR_PHY_MODE, rfMode);
8525f280
LR		 698}
699
700static void ar9003_hw_mark_phy_inactive(struct ath_hw *ah)
701{
af914a9f 702 REG_WRITE(ah, AR_PHY_ACTIVE, AR_PHY_ACTIVE_DIS);
8525f280
LR		 703}
704
705static void ar9003_hw_set_delta_slope(struct ath_hw *ah,
706 struct ath9k_channel *chan)
707{
af914a9f
LR		 708 u32 coef_scaled, ds_coef_exp, ds_coef_man;
709 u32 clockMhzScaled = 0x64000000;
710 struct chan_centers centers;
711
712 /*
713 * half and quarter rate can divide the scaled clock by 2 or 4
714 * scale for selected channel bandwidth
715 */
716 if (IS_CHAN_HALF_RATE(chan))
717 clockMhzScaled = clockMhzScaled >> 1;
718 else if (IS_CHAN_QUARTER_RATE(chan))
719 clockMhzScaled = clockMhzScaled >> 2;
720
721 /*
722 * ALGO -> coef = 1e8/fcarrier*fclock/40;
723 * scaled coef to provide precision for this floating calculation
724 */
725 ath9k_hw_get_channel_centers(ah, chan, &centers);
726 coef_scaled = clockMhzScaled / centers.synth_center;
727
728 ath9k_hw_get_delta_slope_vals(ah, coef_scaled, &ds_coef_man,
729 &ds_coef_exp);
730
731 REG_RMW_FIELD(ah, AR_PHY_TIMING3,
732 AR_PHY_TIMING3_DSC_MAN, ds_coef_man);
733 REG_RMW_FIELD(ah, AR_PHY_TIMING3,
734 AR_PHY_TIMING3_DSC_EXP, ds_coef_exp);
735
736 /*
737 * For Short GI,
738 * scaled coeff is 9/10 that of normal coeff
739 */
740 coef_scaled = (9 * coef_scaled) / 10;
741
742 ath9k_hw_get_delta_slope_vals(ah, coef_scaled, &ds_coef_man,
743 &ds_coef_exp);
744
745 /* for short gi */
746 REG_RMW_FIELD(ah, AR_PHY_SGI_DELTA,
747 AR_PHY_SGI_DSC_MAN, ds_coef_man);
748 REG_RMW_FIELD(ah, AR_PHY_SGI_DELTA,
749 AR_PHY_SGI_DSC_EXP, ds_coef_exp);
8525f280
LR		 750}
751
752static bool ar9003_hw_rfbus_req(struct ath_hw *ah)
753{
af914a9f
LR		 754 REG_WRITE(ah, AR_PHY_RFBUS_REQ, AR_PHY_RFBUS_REQ_EN);
755 return ath9k_hw_wait(ah, AR_PHY_RFBUS_GRANT, AR_PHY_RFBUS_GRANT_EN,
756 AR_PHY_RFBUS_GRANT_EN, AH_WAIT_TIMEOUT);
8525f280
LR		 757}
758
af914a9f
LR		 759/*
760 * Wait for the frequency synth to settle (synth goes on via PHY_ACTIVE_EN).
761 * Read the phy active delay register. Value is in 100ns increments.
762 */
8525f280
LR		 763static void ar9003_hw_rfbus_done(struct ath_hw *ah)
764{
af914a9f
LR		 765 u32 synthDelay = REG_READ(ah, AR_PHY_RX_DELAY) & AR_PHY_RX_DELAY_DELAY;
766 if (IS_CHAN_B(ah->curchan))
767 synthDelay = (4 * synthDelay) / 22;
768 else
769 synthDelay /= 10;
770
771 udelay(synthDelay + BASE_ACTIVATE_DELAY);
772
773 REG_WRITE(ah, AR_PHY_RFBUS_REQ, 0);
8525f280
LR		 774}
775
8525f280
LR		 776static void ar9003_hw_set_diversity(struct ath_hw *ah, bool value)
777{
af914a9f
LR		 778 u32 v = REG_READ(ah, AR_PHY_CCK_DETECT);
779 if (value)
780 v |= AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV;
781 else
782 v &= ~AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV;
783 REG_WRITE(ah, AR_PHY_CCK_DETECT, v);
8525f280
LR		 784}
785
c16fcb49
FF		 786static bool ar9003_hw_ani_control(struct ath_hw *ah,
787 enum ath9k_ani_cmd cmd, int param)
788{
af914a9f 789 struct ath_common *common = ath9k_hw_common(ah);
e36b27af 790 struct ath9k_channel *chan = ah->curchan;
093115b7 791 struct ar5416AniState *aniState = &chan->ani;
e36b27af 792 s32 value, value2;
af914a9f
LR		 793
794 switch (cmd & ah->ani_function) {
af914a9f 795 case ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION:{
e36b27af
LR		 796 /*
797 * on == 1 means ofdm weak signal detection is ON
798 * on == 1 is the default, for less noise immunity
799 *
800 * on == 0 means ofdm weak signal detection is OFF
801 * on == 0 means more noise imm
802 */
af914a9f 803 u32 on = param ? 1 : 0;
e36b27af
LR		 804 /*
805 * make register setting for default
806 * (weak sig detect ON) come from INI file
807 */
808 int m1ThreshLow = on ?
809 aniState->iniDef.m1ThreshLow : m1ThreshLow_off;
810 int m2ThreshLow = on ?
811 aniState->iniDef.m2ThreshLow : m2ThreshLow_off;
812 int m1Thresh = on ?
813 aniState->iniDef.m1Thresh : m1Thresh_off;
814 int m2Thresh = on ?
815 aniState->iniDef.m2Thresh : m2Thresh_off;
816 int m2CountThr = on ?
817 aniState->iniDef.m2CountThr : m2CountThr_off;
818 int m2CountThrLow = on ?
819 aniState->iniDef.m2CountThrLow : m2CountThrLow_off;
820 int m1ThreshLowExt = on ?
821 aniState->iniDef.m1ThreshLowExt : m1ThreshLowExt_off;
822 int m2ThreshLowExt = on ?
823 aniState->iniDef.m2ThreshLowExt : m2ThreshLowExt_off;
824 int m1ThreshExt = on ?
825 aniState->iniDef.m1ThreshExt : m1ThreshExt_off;
826 int m2ThreshExt = on ?
827 aniState->iniDef.m2ThreshExt : m2ThreshExt_off;
af914a9f
LR		 828
829 REG_RMW_FIELD(ah, AR_PHY_SFCORR_LOW,
830 AR_PHY_SFCORR_LOW_M1_THRESH_LOW,
e36b27af 831 m1ThreshLow);
af914a9f
LR		 832 REG_RMW_FIELD(ah, AR_PHY_SFCORR_LOW,
833 AR_PHY_SFCORR_LOW_M2_THRESH_LOW,
e36b27af 834 m2ThreshLow);
af914a9f 835 REG_RMW_FIELD(ah, AR_PHY_SFCORR,
e36b27af 836 AR_PHY_SFCORR_M1_THRESH, m1Thresh);
af914a9f 837 REG_RMW_FIELD(ah, AR_PHY_SFCORR,
e36b27af 838 AR_PHY_SFCORR_M2_THRESH, m2Thresh);
af914a9f 839 REG_RMW_FIELD(ah, AR_PHY_SFCORR,
e36b27af 840 AR_PHY_SFCORR_M2COUNT_THR, m2CountThr);
af914a9f
LR		 841 REG_RMW_FIELD(ah, AR_PHY_SFCORR_LOW,
842 AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW,
e36b27af 843 m2CountThrLow);
af914a9f
LR		 844
845 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
e36b27af 846 AR_PHY_SFCORR_EXT_M1_THRESH_LOW, m1ThreshLowExt);
af914a9f 847 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
e36b27af 848 AR_PHY_SFCORR_EXT_M2_THRESH_LOW, m2ThreshLowExt);
af914a9f 849 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
e36b27af 850 AR_PHY_SFCORR_EXT_M1_THRESH, m1ThreshExt);
af914a9f 851 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
e36b27af 852 AR_PHY_SFCORR_EXT_M2_THRESH, m2ThreshExt);
af914a9f
LR		 853
854 if (on)
855 REG_SET_BIT(ah, AR_PHY_SFCORR_LOW,
856 AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW);
857 else
858 REG_CLR_BIT(ah, AR_PHY_SFCORR_LOW,
859 AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW);
860
861 if (!on != aniState->ofdmWeakSigDetectOff) {
226afe68
JP		 862 ath_dbg(common, ATH_DBG_ANI,
863 "** ch %d: ofdm weak signal: %s=>%s\n",
864 chan->channel,
865 !aniState->ofdmWeakSigDetectOff ?
866 "on" : "off",
867 on ? "on" : "off");
af914a9f
LR		 868 if (on)
869 ah->stats.ast_ani_ofdmon++;
870 else
871 ah->stats.ast_ani_ofdmoff++;
872 aniState->ofdmWeakSigDetectOff = !on;
873 }
874 break;
875 }
af914a9f 876 case ATH9K_ANI_FIRSTEP_LEVEL:{
af914a9f
LR		 877 u32 level = param;
878
e36b27af 879 if (level >= ARRAY_SIZE(firstep_table)) {
226afe68
JP		 880 ath_dbg(common, ATH_DBG_ANI,
881 "ATH9K_ANI_FIRSTEP_LEVEL: level out of range (%u > %zu)\n",
882 level, ARRAY_SIZE(firstep_table));
af914a9f
LR		 883 return false;
884 }
e36b27af
LR		 885
886 /*
887 * make register setting relative to default
888 * from INI file & cap value
889 */
890 value = firstep_table[level] -
891 firstep_table[ATH9K_ANI_FIRSTEP_LVL_NEW] +
892 aniState->iniDef.firstep;
893 if (value < ATH9K_SIG_FIRSTEP_SETTING_MIN)
894 value = ATH9K_SIG_FIRSTEP_SETTING_MIN;
895 if (value > ATH9K_SIG_FIRSTEP_SETTING_MAX)
896 value = ATH9K_SIG_FIRSTEP_SETTING_MAX;
af914a9f
LR		 897 REG_RMW_FIELD(ah, AR_PHY_FIND_SIG,
898 AR_PHY_FIND_SIG_FIRSTEP,
e36b27af
LR		 899 value);
900 /*
901 * we need to set first step low register too
902 * make register setting relative to default
903 * from INI file & cap value
904 */
905 value2 = firstep_table[level] -
906 firstep_table[ATH9K_ANI_FIRSTEP_LVL_NEW] +
907 aniState->iniDef.firstepLow;
908 if (value2 < ATH9K_SIG_FIRSTEP_SETTING_MIN)
909 value2 = ATH9K_SIG_FIRSTEP_SETTING_MIN;
910 if (value2 > ATH9K_SIG_FIRSTEP_SETTING_MAX)
911 value2 = ATH9K_SIG_FIRSTEP_SETTING_MAX;
912
913 REG_RMW_FIELD(ah, AR_PHY_FIND_SIG_LOW,
914 AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW, value2);
915
916 if (level != aniState->firstepLevel) {
226afe68
JP		 917 ath_dbg(common, ATH_DBG_ANI,
918 "** ch %d: level %d=>%d[def:%d] firstep[level]=%d ini=%d\n",
919 chan->channel,
920 aniState->firstepLevel,
921 level,
922 ATH9K_ANI_FIRSTEP_LVL_NEW,
923 value,
924 aniState->iniDef.firstep);
925 ath_dbg(common, ATH_DBG_ANI,
926 "** ch %d: level %d=>%d[def:%d] firstep_low[level]=%d ini=%d\n",
927 chan->channel,
928 aniState->firstepLevel,
929 level,
930 ATH9K_ANI_FIRSTEP_LVL_NEW,
931 value2,
932 aniState->iniDef.firstepLow);
e36b27af
LR		 933 if (level > aniState->firstepLevel)
934 ah->stats.ast_ani_stepup++;
935 else if (level < aniState->firstepLevel)
936 ah->stats.ast_ani_stepdown++;
937 aniState->firstepLevel = level;
938 }
af914a9f
LR		 939 break;
940 }
941 case ATH9K_ANI_SPUR_IMMUNITY_LEVEL:{
af914a9f
LR		 942 u32 level = param;
943
e36b27af 944 if (level >= ARRAY_SIZE(cycpwrThr1_table)) {
226afe68
JP		 945 ath_dbg(common, ATH_DBG_ANI,
946 "ATH9K_ANI_SPUR_IMMUNITY_LEVEL: level out of range (%u > %zu)\n",
947 level, ARRAY_SIZE(cycpwrThr1_table));
af914a9f
LR		 948 return false;
949 }
e36b27af
LR		 950 /*
951 * make register setting relative to default
952 * from INI file & cap value
953 */
954 value = cycpwrThr1_table[level] -
955 cycpwrThr1_table[ATH9K_ANI_SPUR_IMMUNE_LVL_NEW] +
956 aniState->iniDef.cycpwrThr1;
957 if (value < ATH9K_SIG_SPUR_IMM_SETTING_MIN)
958 value = ATH9K_SIG_SPUR_IMM_SETTING_MIN;
959 if (value > ATH9K_SIG_SPUR_IMM_SETTING_MAX)
960 value = ATH9K_SIG_SPUR_IMM_SETTING_MAX;
af914a9f
LR		 961 REG_RMW_FIELD(ah, AR_PHY_TIMING5,
962 AR_PHY_TIMING5_CYCPWR_THR1,
e36b27af
LR		 963 value);
964
965 /*
966 * set AR_PHY_EXT_CCA for extension channel
967 * make register setting relative to default
968 * from INI file & cap value
969 */
970 value2 = cycpwrThr1_table[level] -
971 cycpwrThr1_table[ATH9K_ANI_SPUR_IMMUNE_LVL_NEW] +
972 aniState->iniDef.cycpwrThr1Ext;
973 if (value2 < ATH9K_SIG_SPUR_IMM_SETTING_MIN)
974 value2 = ATH9K_SIG_SPUR_IMM_SETTING_MIN;
975 if (value2 > ATH9K_SIG_SPUR_IMM_SETTING_MAX)
976 value2 = ATH9K_SIG_SPUR_IMM_SETTING_MAX;
977 REG_RMW_FIELD(ah, AR_PHY_EXT_CCA,
978 AR_PHY_EXT_CYCPWR_THR1, value2);
979
980 if (level != aniState->spurImmunityLevel) {
226afe68
JP		 981 ath_dbg(common, ATH_DBG_ANI,
982 "** ch %d: level %d=>%d[def:%d] cycpwrThr1[level]=%d ini=%d\n",
983 chan->channel,
984 aniState->spurImmunityLevel,
985 level,
986 ATH9K_ANI_SPUR_IMMUNE_LVL_NEW,
987 value,
988 aniState->iniDef.cycpwrThr1);
989 ath_dbg(common, ATH_DBG_ANI,
990 "** ch %d: level %d=>%d[def:%d] cycpwrThr1Ext[level]=%d ini=%d\n",
991 chan->channel,
992 aniState->spurImmunityLevel,
993 level,
994 ATH9K_ANI_SPUR_IMMUNE_LVL_NEW,
995 value2,
996 aniState->iniDef.cycpwrThr1Ext);
e36b27af
LR		 997 if (level > aniState->spurImmunityLevel)
998 ah->stats.ast_ani_spurup++;
999 else if (level < aniState->spurImmunityLevel)
1000 ah->stats.ast_ani_spurdown++;
1001 aniState->spurImmunityLevel = level;
1002 }
af914a9f
LR		 1003 break;
1004 }
e36b27af
LR		 1005 case ATH9K_ANI_MRC_CCK:{
1006 /*
1007 * is_on == 1 means MRC CCK ON (default, less noise imm)
1008 * is_on == 0 means MRC CCK is OFF (more noise imm)
1009 */
1010 bool is_on = param ? 1 : 0;
1011 REG_RMW_FIELD(ah, AR_PHY_MRC_CCK_CTRL,
1012 AR_PHY_MRC_CCK_ENABLE, is_on);
1013 REG_RMW_FIELD(ah, AR_PHY_MRC_CCK_CTRL,
1014 AR_PHY_MRC_CCK_MUX_REG, is_on);
1015 if (!is_on != aniState->mrcCCKOff) {
226afe68
JP		 1016 ath_dbg(common, ATH_DBG_ANI,
1017 "** ch %d: MRC CCK: %s=>%s\n",
1018 chan->channel,
1019 !aniState->mrcCCKOff ? "on" : "off",
1020 is_on ? "on" : "off");
e36b27af
LR		 1021 if (is_on)
1022 ah->stats.ast_ani_ccklow++;
1023 else
1024 ah->stats.ast_ani_cckhigh++;
1025 aniState->mrcCCKOff = !is_on;
1026 }
1027 break;
1028 }
af914a9f
LR		 1029 case ATH9K_ANI_PRESENT:
1030 break;
1031 default:
226afe68 1032 ath_dbg(common, ATH_DBG_ANI, "invalid cmd %u\n", cmd);
af914a9f
LR		 1033 return false;
1034 }
1035
226afe68
JP		 1036 ath_dbg(common, ATH_DBG_ANI,
1037 "ANI parameters: SI=%d, ofdmWS=%s FS=%d MRCcck=%s listenTime=%d ofdmErrs=%d cckErrs=%d\n",
1038 aniState->spurImmunityLevel,
1039 !aniState->ofdmWeakSigDetectOff ? "on" : "off",
1040 aniState->firstepLevel,
1041 !aniState->mrcCCKOff ? "on" : "off",
1042 aniState->listenTime,
1043 aniState->ofdmPhyErrCount,
1044 aniState->cckPhyErrCount);
af914a9f 1045 return true;
c16fcb49
FF		 1046}
1047
641d9921
FF		 1048static void ar9003_hw_do_getnf(struct ath_hw *ah,
1049 int16_t nfarray[NUM_NF_READINGS])
1050{
b06af7a5
VT		 1051#define AR_PHY_CH_MINCCA_PWR 0x1FF00000
1052#define AR_PHY_CH_MINCCA_PWR_S 20
1053#define AR_PHY_CH_EXT_MINCCA_PWR 0x01FF0000
1054#define AR_PHY_CH_EXT_MINCCA_PWR_S 16
641d9921 1055
b06af7a5
VT		 1056 int16_t nf;
1057 int i;
866b7780 1058
b06af7a5
VT		 1059 for (i = 0; i < AR9300_MAX_CHAINS; i++) {
1060 if (ah->rxchainmask & BIT(i)) {
1061 nf = MS(REG_READ(ah, ah->nf_regs[i]),
1062 AR_PHY_CH_MINCCA_PWR);
1063 nfarray[i] = sign_extend32(nf, 8);
641d9921 1064
b06af7a5
VT		 1065 if (IS_CHAN_HT40(ah->curchan)) {
1066 u8 ext_idx = AR9300_MAX_CHAINS + i;
641d9921 1067
b06af7a5
VT		 1068 nf = MS(REG_READ(ah, ah->nf_regs[ext_idx]),
1069 AR_PHY_CH_EXT_MINCCA_PWR);
1070 nfarray[ext_idx] = sign_extend32(nf, 8);
1071 }
1072 }
1073 }
641d9921
FF		 1074}
1075
f2552e28 1076static void ar9003_hw_set_nf_limits(struct ath_hw *ah)
641d9921 1077{
f2552e28
FF		 1078 ah->nf_2g.max = AR_PHY_CCA_MAX_GOOD_VAL_9300_2GHZ;
1079 ah->nf_2g.min = AR_PHY_CCA_MIN_GOOD_VAL_9300_2GHZ;
1080 ah->nf_2g.nominal = AR_PHY_CCA_NOM_VAL_9300_2GHZ;
1081 ah->nf_5g.max = AR_PHY_CCA_MAX_GOOD_VAL_9300_5GHZ;
1082 ah->nf_5g.min = AR_PHY_CCA_MIN_GOOD_VAL_9300_5GHZ;
1083 ah->nf_5g.nominal = AR_PHY_CCA_NOM_VAL_9300_5GHZ;
641d9921
FF		 1084}
1085
e36b27af
LR		 1086/*
1087 * Initialize the ANI register values with default (ini) values.
1088 * This routine is called during a (full) hardware reset after
1089 * all the registers are initialised from the INI.
1090 */
1091static void ar9003_hw_ani_cache_ini_regs(struct ath_hw *ah)
1092{
1093 struct ar5416AniState *aniState;
1094 struct ath_common *common = ath9k_hw_common(ah);
1095 struct ath9k_channel *chan = ah->curchan;
1096 struct ath9k_ani_default *iniDef;
e36b27af
LR		 1097 u32 val;
1098
093115b7 1099 aniState = &ah->curchan->ani;
e36b27af
LR		 1100 iniDef = &aniState->iniDef;
1101
226afe68
JP		 1102 ath_dbg(common, ATH_DBG_ANI,
1103 "ver %d.%d opmode %u chan %d Mhz/0x%x\n",
1104 ah->hw_version.macVersion,
1105 ah->hw_version.macRev,
1106 ah->opmode,
1107 chan->channel,
1108 chan->channelFlags);
e36b27af
LR		 1109
1110 val = REG_READ(ah, AR_PHY_SFCORR);
1111 iniDef->m1Thresh = MS(val, AR_PHY_SFCORR_M1_THRESH);
1112 iniDef->m2Thresh = MS(val, AR_PHY_SFCORR_M2_THRESH);
1113 iniDef->m2CountThr = MS(val, AR_PHY_SFCORR_M2COUNT_THR);
1114
1115 val = REG_READ(ah, AR_PHY_SFCORR_LOW);
1116 iniDef->m1ThreshLow = MS(val, AR_PHY_SFCORR_LOW_M1_THRESH_LOW);
1117 iniDef->m2ThreshLow = MS(val, AR_PHY_SFCORR_LOW_M2_THRESH_LOW);
1118 iniDef->m2CountThrLow = MS(val, AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW);
1119
1120 val = REG_READ(ah, AR_PHY_SFCORR_EXT);
1121 iniDef->m1ThreshExt = MS(val, AR_PHY_SFCORR_EXT_M1_THRESH);
1122 iniDef->m2ThreshExt = MS(val, AR_PHY_SFCORR_EXT_M2_THRESH);
1123 iniDef->m1ThreshLowExt = MS(val, AR_PHY_SFCORR_EXT_M1_THRESH_LOW);
1124 iniDef->m2ThreshLowExt = MS(val, AR_PHY_SFCORR_EXT_M2_THRESH_LOW);
1125 iniDef->firstep = REG_READ_FIELD(ah,
1126 AR_PHY_FIND_SIG,
1127 AR_PHY_FIND_SIG_FIRSTEP);
1128 iniDef->firstepLow = REG_READ_FIELD(ah,
1129 AR_PHY_FIND_SIG_LOW,
1130 AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW);
1131 iniDef->cycpwrThr1 = REG_READ_FIELD(ah,
1132 AR_PHY_TIMING5,
1133 AR_PHY_TIMING5_CYCPWR_THR1);
1134 iniDef->cycpwrThr1Ext = REG_READ_FIELD(ah,
1135 AR_PHY_EXT_CCA,
1136 AR_PHY_EXT_CYCPWR_THR1);
1137
1138 /* these levels just got reset to defaults by the INI */
1139 aniState->spurImmunityLevel = ATH9K_ANI_SPUR_IMMUNE_LVL_NEW;
1140 aniState->firstepLevel = ATH9K_ANI_FIRSTEP_LVL_NEW;
1141 aniState->ofdmWeakSigDetectOff = !ATH9K_ANI_USE_OFDM_WEAK_SIG;
1142 aniState->mrcCCKOff = !ATH9K_ANI_ENABLE_MRC_CCK;
e36b27af
LR		 1143}
1144
4e8c14e9
FF		 1145static void ar9003_hw_set_radar_params(struct ath_hw *ah,
1146 struct ath_hw_radar_conf *conf)
1147{
1148 u32 radar_0 = 0, radar_1 = 0;
1149
1150 if (!conf) {
1151 REG_CLR_BIT(ah, AR_PHY_RADAR_0, AR_PHY_RADAR_0_ENA);
1152 return;
1153 }
1154
1155 radar_0 |= AR_PHY_RADAR_0_ENA | AR_PHY_RADAR_0_FFT_ENA;
1156 radar_0 |= SM(conf->fir_power, AR_PHY_RADAR_0_FIRPWR);
1157 radar_0 |= SM(conf->radar_rssi, AR_PHY_RADAR_0_RRSSI);
1158 radar_0 |= SM(conf->pulse_height, AR_PHY_RADAR_0_HEIGHT);
1159 radar_0 |= SM(conf->pulse_rssi, AR_PHY_RADAR_0_PRSSI);
1160 radar_0 |= SM(conf->pulse_inband, AR_PHY_RADAR_0_INBAND);
1161
1162 radar_1 |= AR_PHY_RADAR_1_MAX_RRSSI;
1163 radar_1 |= AR_PHY_RADAR_1_BLOCK_CHECK;
1164 radar_1 |= SM(conf->pulse_maxlen, AR_PHY_RADAR_1_MAXLEN);
1165 radar_1 |= SM(conf->pulse_inband_step, AR_PHY_RADAR_1_RELSTEP_THRESH);
1166 radar_1 |= SM(conf->radar_inband, AR_PHY_RADAR_1_RELPWR_THRESH);
1167
1168 REG_WRITE(ah, AR_PHY_RADAR_0, radar_0);
1169 REG_WRITE(ah, AR_PHY_RADAR_1, radar_1);
1170 if (conf->ext_channel)
1171 REG_SET_BIT(ah, AR_PHY_RADAR_EXT, AR_PHY_RADAR_EXT_ENA);
1172 else
1173 REG_CLR_BIT(ah, AR_PHY_RADAR_EXT, AR_PHY_RADAR_EXT_ENA);
1174}
1175
c5d0855a
FF		 1176static void ar9003_hw_set_radar_conf(struct ath_hw *ah)
1177{
1178 struct ath_hw_radar_conf *conf = &ah->radar_conf;
1179
1180 conf->fir_power = -28;
1181 conf->radar_rssi = 0;
1182 conf->pulse_height = 10;
1183 conf->pulse_rssi = 24;
1184 conf->pulse_inband = 8;
1185 conf->pulse_maxlen = 255;
1186 conf->pulse_inband_step = 12;
1187 conf->radar_inband = 8;
1188}
1189
6bcbc062
MSS		 1190static void ar9003_hw_antdiv_comb_conf_get(struct ath_hw *ah,
1191 struct ath_hw_antcomb_conf *antconf)
1192{
1193 u32 regval;
1194
1195 regval = REG_READ(ah, AR_PHY_MC_GAIN_CTRL);
1196 antconf->main_lna_conf = (regval & AR_PHY_9485_ANT_DIV_MAIN_LNACONF) >>
1197 AR_PHY_9485_ANT_DIV_MAIN_LNACONF_S;
1198 antconf->alt_lna_conf = (regval & AR_PHY_9485_ANT_DIV_ALT_LNACONF) >>
1199 AR_PHY_9485_ANT_DIV_ALT_LNACONF_S;
1200 antconf->fast_div_bias = (regval & AR_PHY_9485_ANT_FAST_DIV_BIAS) >>
1201 AR_PHY_9485_ANT_FAST_DIV_BIAS_S;
8afbcc8b
MSS		 1202 antconf->lna1_lna2_delta = -9;
1203 antconf->div_group = 2;
6bcbc062
MSS		 1204}
1205
1206static void ar9003_hw_antdiv_comb_conf_set(struct ath_hw *ah,
1207 struct ath_hw_antcomb_conf *antconf)
1208{
1209 u32 regval;
1210
1211 regval = REG_READ(ah, AR_PHY_MC_GAIN_CTRL);
1212 regval &= ~(AR_PHY_9485_ANT_DIV_MAIN_LNACONF |
1213 AR_PHY_9485_ANT_DIV_ALT_LNACONF |
1214 AR_PHY_9485_ANT_FAST_DIV_BIAS |
1215 AR_PHY_9485_ANT_DIV_MAIN_GAINTB |
1216 AR_PHY_9485_ANT_DIV_ALT_GAINTB);
1217 regval |= ((antconf->main_lna_conf <<
1218 AR_PHY_9485_ANT_DIV_MAIN_LNACONF_S)
1219 & AR_PHY_9485_ANT_DIV_MAIN_LNACONF);
1220 regval |= ((antconf->alt_lna_conf << AR_PHY_9485_ANT_DIV_ALT_LNACONF_S)
1221 & AR_PHY_9485_ANT_DIV_ALT_LNACONF);
1222 regval |= ((antconf->fast_div_bias << AR_PHY_9485_ANT_FAST_DIV_BIAS_S)
1223 & AR_PHY_9485_ANT_FAST_DIV_BIAS);
1224 regval |= ((antconf->main_gaintb << AR_PHY_9485_ANT_DIV_MAIN_GAINTB_S)
1225 & AR_PHY_9485_ANT_DIV_MAIN_GAINTB);
1226 regval |= ((antconf->alt_gaintb << AR_PHY_9485_ANT_DIV_ALT_GAINTB_S)
1227 & AR_PHY_9485_ANT_DIV_ALT_GAINTB);
1228
1229 REG_WRITE(ah, AR_PHY_MC_GAIN_CTRL, regval);
1230}
1231
8525f280
LR		 1232void ar9003_hw_attach_phy_ops(struct ath_hw *ah)
1233{
1234 struct ath_hw_private_ops *priv_ops = ath9k_hw_private_ops(ah);
6bcbc062 1235 struct ath_hw_ops *ops = ath9k_hw_ops(ah);
07b2fa5a 1236 static const u32 ar9300_cca_regs[6] = {
bbacee13
FF		 1237 AR_PHY_CCA_0,
1238 AR_PHY_CCA_1,
1239 AR_PHY_CCA_2,
1240 AR_PHY_EXT_CCA,
1241 AR_PHY_EXT_CCA_1,
1242 AR_PHY_EXT_CCA_2,
1243 };
8525f280
LR		 1244
1245 priv_ops->rf_set_freq = ar9003_hw_set_channel;
1246 priv_ops->spur_mitigate_freq = ar9003_hw_spur_mitigate;
1247 priv_ops->compute_pll_control = ar9003_hw_compute_pll_control;
1248 priv_ops->set_channel_regs = ar9003_hw_set_channel_regs;
1249 priv_ops->init_bb = ar9003_hw_init_bb;
1250 priv_ops->process_ini = ar9003_hw_process_ini;
1251 priv_ops->set_rfmode = ar9003_hw_set_rfmode;
1252 priv_ops->mark_phy_inactive = ar9003_hw_mark_phy_inactive;
1253 priv_ops->set_delta_slope = ar9003_hw_set_delta_slope;
1254 priv_ops->rfbus_req = ar9003_hw_rfbus_req;
1255 priv_ops->rfbus_done = ar9003_hw_rfbus_done;
8525f280 1256 priv_ops->set_diversity = ar9003_hw_set_diversity;
c16fcb49 1257 priv_ops->ani_control = ar9003_hw_ani_control;
641d9921 1258 priv_ops->do_getnf = ar9003_hw_do_getnf;
e36b27af 1259 priv_ops->ani_cache_ini_regs = ar9003_hw_ani_cache_ini_regs;
4e8c14e9 1260 priv_ops->set_radar_params = ar9003_hw_set_radar_params;
f2552e28 1261
6bcbc062
MSS		 1262 ops->antdiv_comb_conf_get = ar9003_hw_antdiv_comb_conf_get;
1263 ops->antdiv_comb_conf_set = ar9003_hw_antdiv_comb_conf_set;
1264
f2552e28 1265 ar9003_hw_set_nf_limits(ah);
c5d0855a 1266 ar9003_hw_set_radar_conf(ah);
bbacee13 1267 memcpy(ah->nf_regs, ar9300_cca_regs, sizeof(ah->nf_regs));
8525f280 1268}
aea702b7
LR		 1269
1270void ar9003_hw_bb_watchdog_config(struct ath_hw *ah)
1271{
1272 struct ath_common *common = ath9k_hw_common(ah);
1273 u32 idle_tmo_ms = ah->bb_watchdog_timeout_ms;
1274 u32 val, idle_count;
1275
1276 if (!idle_tmo_ms) {
1277 /* disable IRQ, disable chip-reset for BB panic */
1278 REG_WRITE(ah, AR_PHY_WATCHDOG_CTL_2,
1279 REG_READ(ah, AR_PHY_WATCHDOG_CTL_2) &
1280 ~(AR_PHY_WATCHDOG_RST_ENABLE |
1281 AR_PHY_WATCHDOG_IRQ_ENABLE));
1282
1283 /* disable watchdog in non-IDLE mode, disable in IDLE mode */
1284 REG_WRITE(ah, AR_PHY_WATCHDOG_CTL_1,
1285 REG_READ(ah, AR_PHY_WATCHDOG_CTL_1) &
1286 ~(AR_PHY_WATCHDOG_NON_IDLE_ENABLE |
1287 AR_PHY_WATCHDOG_IDLE_ENABLE));
1288
226afe68 1289 ath_dbg(common, ATH_DBG_RESET, "Disabled BB Watchdog\n");
aea702b7
LR		 1290 return;
1291 }
1292
1293 /* enable IRQ, disable chip-reset for BB watchdog */
1294 val = REG_READ(ah, AR_PHY_WATCHDOG_CTL_2) & AR_PHY_WATCHDOG_CNTL2_MASK;
1295 REG_WRITE(ah, AR_PHY_WATCHDOG_CTL_2,
1296 (val | AR_PHY_WATCHDOG_IRQ_ENABLE) &
1297 ~AR_PHY_WATCHDOG_RST_ENABLE);
1298
1299 /* bound limit to 10 secs */
1300 if (idle_tmo_ms > 10000)
1301 idle_tmo_ms = 10000;
1302
1303 /*
1304 * The time unit for watchdog event is 2^15 44/88MHz cycles.
1305 *
1306 * For HT20 we have a time unit of 2^15/44 MHz = .74 ms per tick
1307 * For HT40 we have a time unit of 2^15/88 MHz = .37 ms per tick
1308 *
1309 * Given we use fast clock now in 5 GHz, these time units should
1310 * be common for both 2 GHz and 5 GHz.
1311 */
1312 idle_count = (100 * idle_tmo_ms) / 74;
1313 if (ah->curchan && IS_CHAN_HT40(ah->curchan))
1314 idle_count = (100 * idle_tmo_ms) / 37;
1315
1316 /*
1317 * enable watchdog in non-IDLE mode, disable in IDLE mode,
1318 * set idle time-out.
1319 */
1320 REG_WRITE(ah, AR_PHY_WATCHDOG_CTL_1,
1321 AR_PHY_WATCHDOG_NON_IDLE_ENABLE |
1322 AR_PHY_WATCHDOG_IDLE_MASK |
1323 (AR_PHY_WATCHDOG_NON_IDLE_MASK & (idle_count << 2)));
1324
226afe68
JP		 1325 ath_dbg(common, ATH_DBG_RESET,
1326 "Enabled BB Watchdog timeout (%u ms)\n",
1327 idle_tmo_ms);
aea702b7
LR		 1328}
1329
1330void ar9003_hw_bb_watchdog_read(struct ath_hw *ah)
1331{
1332 /*
1333 * we want to avoid printing in ISR context so we save the
1334 * watchdog status to be printed later in bottom half context.
1335 */
1336 ah->bb_watchdog_last_status = REG_READ(ah, AR_PHY_WATCHDOG_STATUS);
1337
1338 /*
1339 * the watchdog timer should reset on status read but to be sure
1340 * sure we write 0 to the watchdog status bit.
1341 */
1342 REG_WRITE(ah, AR_PHY_WATCHDOG_STATUS,
1343 ah->bb_watchdog_last_status & ~AR_PHY_WATCHDOG_STATUS_CLR);
1344}
1345
1346void ar9003_hw_bb_watchdog_dbg_info(struct ath_hw *ah)
1347{
1348 struct ath_common *common = ath9k_hw_common(ah);
9dbebc7f 1349 u32 status;
aea702b7
LR		 1350
1351 if (likely(!(common->debug_mask & ATH_DBG_RESET)))
1352 return;
1353
1354 status = ah->bb_watchdog_last_status;
226afe68
JP		 1355 ath_dbg(common, ATH_DBG_RESET,
1356 "\n==== BB update: BB status=0x%08x ====\n", status);
1357 ath_dbg(common, ATH_DBG_RESET,
1358 "** BB state: wd=%u det=%u rdar=%u rOFDM=%d rCCK=%u tOFDM=%u tCCK=%u agc=%u src=%u **\n",
1359 MS(status, AR_PHY_WATCHDOG_INFO),
1360 MS(status, AR_PHY_WATCHDOG_DET_HANG),
1361 MS(status, AR_PHY_WATCHDOG_RADAR_SM),
1362 MS(status, AR_PHY_WATCHDOG_RX_OFDM_SM),
1363 MS(status, AR_PHY_WATCHDOG_RX_CCK_SM),
1364 MS(status, AR_PHY_WATCHDOG_TX_OFDM_SM),
1365 MS(status, AR_PHY_WATCHDOG_TX_CCK_SM),
1366 MS(status, AR_PHY_WATCHDOG_AGC_SM),
1367 MS(status, AR_PHY_WATCHDOG_SRCH_SM));
1368
1369 ath_dbg(common, ATH_DBG_RESET,
1370 "** BB WD cntl: cntl1=0x%08x cntl2=0x%08x **\n",
1371 REG_READ(ah, AR_PHY_WATCHDOG_CTL_1),
1372 REG_READ(ah, AR_PHY_WATCHDOG_CTL_2));
1373 ath_dbg(common, ATH_DBG_RESET,
1374 "** BB mode: BB_gen_controls=0x%08x **\n",
1375 REG_READ(ah, AR_PHY_GEN_CTRL));
aea702b7 1376
b5bfc568
FF		 1377#define PCT(_field) (common->cc_survey._field * 100 / common->cc_survey.cycles)
1378 if (common->cc_survey.cycles)
226afe68
JP		 1379 ath_dbg(common, ATH_DBG_RESET,
1380 "** BB busy times: rx_clear=%d%%, rx_frame=%d%%, tx_frame=%d%% **\n",
1381 PCT(rx_busy), PCT(rx_frame), PCT(tx_frame));
aea702b7 1382
226afe68
JP		 1383 ath_dbg(common, ATH_DBG_RESET,
1384 "==== BB update: done ====\n\n");
aea702b7
LR		 1385}
1386EXPORT_SYMBOL(ar9003_hw_bb_watchdog_dbg_info);
51ac8cbb
RM		 1387
1388void ar9003_hw_disable_phy_restart(struct ath_hw *ah)
1389{
1390 u32 val;
1391
1392 /* While receiving unsupported rate frame rx state machine
1393 * gets into a state 0xb and if phy_restart happens in that
1394 * state, BB would go hang. If RXSM is in 0xb state after
1395 * first bb panic, ensure to disable the phy_restart.
1396 */
1397 if (!((MS(ah->bb_watchdog_last_status,
1398 AR_PHY_WATCHDOG_RX_OFDM_SM) == 0xb) ||
1399 ah->bb_hang_rx_ofdm))
1400 return;
1401
1402 ah->bb_hang_rx_ofdm = true;
1403 val = REG_READ(ah, AR_PHY_RESTART);
1404 val &= ~AR_PHY_RESTART_ENA;
1405
1406 REG_WRITE(ah, AR_PHY_RESTART, val);
1407}
1408EXPORT_SYMBOL(ar9003_hw_disable_phy_restart);
Linux kernel - Deliverables
This page took 0.302053 seconds and 5 git commands to generate.