[deliverable/linux.git] / drivers / net / wireless / ath / ath9k / ar9003_wow.c

/*
 * Copyright (c) 2012 Qualcomm Atheros, Inc.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#include <linux/export.h>
#include "ath9k.h"
#include "reg.h"
#include "reg_wow.h"
#include "hw-ops.h"

static void ath9k_hw_set_powermode_wow_sleep(struct ath_hw *ah)
{
	struct ath_common *common = ath9k_hw_common(ah);

	REG_SET_BIT(ah, AR_STA_ID1, AR_STA_ID1_PWR_SAV);

	/* set rx disable bit */
	REG_WRITE(ah, AR_CR, AR_CR_RXD);

	if (!ath9k_hw_wait(ah, AR_CR, AR_CR_RXE, 0, AH_WAIT_TIMEOUT)) {
		ath_err(common, "Failed to stop Rx DMA in 10ms AR_CR=0x%08x AR_DIAG_SW=0x%08x\n",
			REG_READ(ah, AR_CR), REG_READ(ah, AR_DIAG_SW));
		return;
	}

	if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) {
		if (!REG_READ(ah, AR_MAC_PCU_GEN_TIMER_TSF_SEL))
			REG_CLR_BIT(ah, AR_DIRECT_CONNECT, AR_DC_TSF2_ENABLE);
	} else if (AR_SREV_9485(ah)){
		if (!(REG_READ(ah, AR_NDP2_TIMER_MODE) &
		      AR_GEN_TIMERS2_MODE_ENABLE_MASK))
			REG_CLR_BIT(ah, AR_DIRECT_CONNECT, AR_DC_TSF2_ENABLE);
	}

	REG_WRITE(ah, AR_RTC_FORCE_WAKE, AR_RTC_FORCE_WAKE_ON_INT);
}

static void ath9k_wow_create_keep_alive_pattern(struct ath_hw *ah)
{
	struct ath_common *common = ath9k_hw_common(ah);
	u8 sta_mac_addr[ETH_ALEN], ap_mac_addr[ETH_ALEN];
	u32 ctl[13] = {0};
	u32 data_word[KAL_NUM_DATA_WORDS];
	u8 i;
	u32 wow_ka_data_word0;

	memcpy(sta_mac_addr, common->macaddr, ETH_ALEN);
	memcpy(ap_mac_addr, common->curbssid, ETH_ALEN);

	/* set the transmit buffer */
	ctl[0] = (KAL_FRAME_LEN | (MAX_RATE_POWER << 16));
	ctl[1] = 0;
	ctl[4] = 0;
	ctl[7] = (ah->txchainmask) << 2;
	ctl[2] = 0xf << 16; /* tx_tries 0 */

	if (IS_CHAN_2GHZ(ah->curchan))
		ctl[3] = 0x1b;	/* CCK_1M */
	else
		ctl[3] = 0xb;	/* OFDM_6M */

	for (i = 0; i < KAL_NUM_DESC_WORDS; i++)
		REG_WRITE(ah, (AR_WOW_KA_DESC_WORD2 + i * 4), ctl[i]);

	REG_WRITE(ah, (AR_WOW_KA_DESC_WORD2 + i * 4), ctl[i]);

	data_word[0] = (KAL_FRAME_TYPE << 2) | (KAL_FRAME_SUB_TYPE << 4) |
		       (KAL_TO_DS << 8) | (KAL_DURATION_ID << 16);
	data_word[1] = (ap_mac_addr[3] << 24) | (ap_mac_addr[2] << 16) |
		       (ap_mac_addr[1] << 8) | (ap_mac_addr[0]);
	data_word[2] = (sta_mac_addr[1] << 24) | (sta_mac_addr[0] << 16) |
		       (ap_mac_addr[5] << 8) | (ap_mac_addr[4]);
	data_word[3] = (sta_mac_addr[5] << 24) | (sta_mac_addr[4] << 16) |
		       (sta_mac_addr[3] << 8) | (sta_mac_addr[2]);
	data_word[4] = (ap_mac_addr[3] << 24) | (ap_mac_addr[2] << 16) |
		       (ap_mac_addr[1] << 8) | (ap_mac_addr[0]);
	data_word[5] = (ap_mac_addr[5] << 8) | (ap_mac_addr[4]);

	if (AR_SREV_9462_20(ah)) {
		/* AR9462 2.0 has an extra descriptor word (time based
		 * discard) compared to other chips */
		REG_WRITE(ah, (AR_WOW_KA_DESC_WORD2 + (12 * 4)), 0);
		wow_ka_data_word0 = AR_WOW_TXBUF(13);
	} else {
		wow_ka_data_word0 = AR_WOW_TXBUF(12);
	}

	for (i = 0; i < KAL_NUM_DATA_WORDS; i++)
		REG_WRITE(ah, (wow_ka_data_word0 + i*4), data_word[i]);

}

int ath9k_hw_wow_apply_pattern(struct ath_hw *ah, u8 *user_pattern,
			       u8 *user_mask, int pattern_count,
			       int pattern_len)
{
	int i;
	u32 pattern_val, mask_val;
	u32 set, clr;

	if (pattern_count >= ah->wow.max_patterns)
		return -ENOSPC;

	if (pattern_count < MAX_NUM_PATTERN_LEGACY)
		REG_SET_BIT(ah, AR_WOW_PATTERN, BIT(pattern_count));
	else
		REG_SET_BIT(ah, AR_MAC_PCU_WOW4, BIT(pattern_count - 8));

	for (i = 0; i < MAX_PATTERN_SIZE; i += 4) {
		memcpy(&pattern_val, user_pattern, 4);
		REG_WRITE(ah, (AR_WOW_TB_PATTERN(pattern_count) + i),
			  pattern_val);
		user_pattern += 4;
	}

	for (i = 0; i < MAX_PATTERN_MASK_SIZE; i += 4) {
		memcpy(&mask_val, user_mask, 4);
		REG_WRITE(ah, (AR_WOW_TB_MASK(pattern_count) + i), mask_val);
		user_mask += 4;
	}

	if (pattern_count < MAX_NUM_PATTERN_LEGACY)
		ah->wow.wow_event_mask |=
			BIT(pattern_count + AR_WOW_PAT_FOUND_SHIFT);
	else
		ah->wow.wow_event_mask2 |=
			BIT((pattern_count - 8) + AR_WOW_PAT_FOUND_SHIFT);

	if (pattern_count < 4) {
		set = (pattern_len & AR_WOW_LENGTH_MAX) <<
		       AR_WOW_LEN1_SHIFT(pattern_count);
		clr = AR_WOW_LENGTH1_MASK(pattern_count);
		REG_RMW(ah, AR_WOW_LENGTH1, set, clr);
	} else if (pattern_count < 8) {
		set = (pattern_len & AR_WOW_LENGTH_MAX) <<
		       AR_WOW_LEN2_SHIFT(pattern_count);
		clr = AR_WOW_LENGTH2_MASK(pattern_count);
		REG_RMW(ah, AR_WOW_LENGTH2, set, clr);
	} else if (pattern_count < 12) {
		set = (pattern_len & AR_WOW_LENGTH_MAX) <<
		       AR_WOW_LEN3_SHIFT(pattern_count);
		clr = AR_WOW_LENGTH3_MASK(pattern_count);
		REG_RMW(ah, AR_WOW_LENGTH3, set, clr);
	} else if (pattern_count < MAX_NUM_PATTERN) {
		set = (pattern_len & AR_WOW_LENGTH_MAX) <<
		       AR_WOW_LEN4_SHIFT(pattern_count);
		clr = AR_WOW_LENGTH4_MASK(pattern_count);
		REG_RMW(ah, AR_WOW_LENGTH4, set, clr);
	}

	return 0;
}
EXPORT_SYMBOL(ath9k_hw_wow_apply_pattern);

u32 ath9k_hw_wow_wakeup(struct ath_hw *ah)
{
	u32 wow_status = 0;
	u32 val = 0, rval;

	/*
	 * read the WoW status register to know
	 * the wakeup reason
	 */
	rval = REG_READ(ah, AR_WOW_PATTERN);
	val = AR_WOW_STATUS(rval);

	/*
	 * mask only the WoW events that we have enabled. Sometimes
	 * we have spurious WoW events from the AR_WOW_PATTERN
	 * register. This mask will clean it up.
	 */

	val &= ah->wow.wow_event_mask;

	if (val) {
		if (val & AR_WOW_MAGIC_PAT_FOUND)
			wow_status |= AH_WOW_MAGIC_PATTERN_EN;
		if (AR_WOW_PATTERN_FOUND(val))
			wow_status |= AH_WOW_USER_PATTERN_EN;
		if (val & AR_WOW_KEEP_ALIVE_FAIL)
			wow_status |= AH_WOW_LINK_CHANGE;
		if (val & AR_WOW_BEACON_FAIL)
			wow_status |= AH_WOW_BEACON_MISS;
	}

	/*
	 * set and clear WOW_PME_CLEAR registers for the chip to
	 * generate next wow signal.
	 * disable D3 before accessing other registers ?
	 */

	/* do we need to check the bit value 0x01000000 (7-10) ?? */
	REG_RMW(ah, AR_PCIE_PM_CTRL, AR_PMCTRL_WOW_PME_CLR,
		AR_PMCTRL_PWR_STATE_D1D3);

	/*
	 * clear all events
	 */
	REG_WRITE(ah, AR_WOW_PATTERN,
		  AR_WOW_CLEAR_EVENTS(REG_READ(ah, AR_WOW_PATTERN)));

	/*
	 * restore the beacon threshold to init value
	 */
	REG_WRITE(ah, AR_RSSI_THR, INIT_RSSI_THR);

	/*
	 * Restore the way the PCI-E reset, Power-On-Reset, external
	 * PCIE_POR_SHORT pins are tied to its original value.
	 * Previously just before WoW sleep, we untie the PCI-E
	 * reset to our Chip's Power On Reset so that any PCI-E
	 * reset from the bus will not reset our chip
	 */
	if (ah->is_pciexpress)
		ath9k_hw_configpcipowersave(ah, false);

	ah->wow.wow_event_mask = 0;

	return wow_status;
}
EXPORT_SYMBOL(ath9k_hw_wow_wakeup);

static void ath9k_hw_wow_set_arwr_reg(struct ath_hw *ah)
{
	u32 wa_reg;

	if (!ah->is_pciexpress)
		return;

	/*
	 * We need to untie the internal POR (power-on-reset)
	 * to the external PCI-E reset. We also need to tie
	 * the PCI-E Phy reset to the PCI-E reset.
	 */
	wa_reg = REG_READ(ah, AR_WA);
	wa_reg &= ~AR_WA_UNTIE_RESET_EN;
	wa_reg |= AR_WA_RESET_EN;
	wa_reg |= AR_WA_POR_SHORT;

	REG_WRITE(ah, AR_WA, wa_reg);
}

void ath9k_hw_wow_enable(struct ath_hw *ah, u32 pattern_enable)
{
	u32 wow_event_mask;
	u32 keep_alive, magic_pattern, host_pm_ctrl;

	wow_event_mask = ah->wow.wow_event_mask;

	/*
	 * AR_PMCTRL_HOST_PME_EN - Override PME enable in configuration
	 *                         space and allow MAC to generate WoW anyway.
	 *
	 * AR_PMCTRL_PWR_PM_CTRL_ENA - ???
	 *
	 * AR_PMCTRL_AUX_PWR_DET - PCI core SYS_AUX_PWR_DET signal,
	 *                         needs to be set for WoW in PCI mode.
	 *
	 * AR_PMCTRL_WOW_PME_CLR - WoW Clear Signal going to the MAC.
	 *
	 * Set the power states appropriately and enable PME.
	 *
	 * Set and clear WOW_PME_CLEAR for the chip
	 * to generate next wow signal.
	 */
	REG_SET_BIT(ah, AR_PCIE_PM_CTRL, AR_PMCTRL_HOST_PME_EN |
		    			 AR_PMCTRL_PWR_PM_CTRL_ENA |
		    			 AR_PMCTRL_AUX_PWR_DET |
		    			 AR_PMCTRL_WOW_PME_CLR);
	REG_CLR_BIT(ah, AR_PCIE_PM_CTRL, AR_PMCTRL_WOW_PME_CLR);

	/*
	 * Random Backoff.
	 *
	 * 31:28 in AR_WOW_PATTERN : Indicates the number of bits used in the
	 *                           contention window. For value N,
	 *                           the random backoff will be selected between
	 *                           0 and (2 ^ N) - 1.
	 */
	REG_SET_BIT(ah, AR_WOW_PATTERN,
		    AR_WOW_BACK_OFF_SHIFT(AR_WOW_PAT_BACKOFF));

	/*
	 * AIFS time, Slot time, Keep Alive count.
	 */
	REG_SET_BIT(ah, AR_WOW_COUNT, AR_WOW_AIFS_CNT(AR_WOW_CNT_AIFS_CNT) |
		    		      AR_WOW_SLOT_CNT(AR_WOW_CNT_SLOT_CNT) |
		    		      AR_WOW_KEEP_ALIVE_CNT(AR_WOW_CNT_KA_CNT));
	/*
	 * Beacon timeout.
	 */
	if (pattern_enable & AH_WOW_BEACON_MISS)
		REG_WRITE(ah, AR_WOW_BCN_TIMO, AR_WOW_BEACON_TIMO);
	else
		REG_WRITE(ah, AR_WOW_BCN_TIMO, AR_WOW_BEACON_TIMO_MAX);

	/*
	 * Keep alive timeout in ms.
	 */
	if (!pattern_enable)
		REG_WRITE(ah, AR_WOW_KEEP_ALIVE_TIMO, AR_WOW_KEEP_ALIVE_NEVER);
	else
		REG_WRITE(ah, AR_WOW_KEEP_ALIVE_TIMO, KAL_TIMEOUT * 32);

	/*
	 * Keep alive delay in us.
	 */
	REG_WRITE(ah, AR_WOW_KEEP_ALIVE_DELAY, KAL_DELAY * 1000);

	/*
	 * Create keep alive pattern to respond to beacons.
	 */
	ath9k_wow_create_keep_alive_pattern(ah);

	/*
	 * Configure keep alive register.
	 */
	keep_alive = REG_READ(ah, AR_WOW_KEEP_ALIVE);

	/* Send keep alive timeouts anyway */
	keep_alive &= ~AR_WOW_KEEP_ALIVE_AUTO_DIS;

	if (pattern_enable & AH_WOW_LINK_CHANGE) {
		keep_alive &= ~AR_WOW_KEEP_ALIVE_FAIL_DIS;
		wow_event_mask |= AR_WOW_KEEP_ALIVE_FAIL;
	} else {
		keep_alive |= AR_WOW_KEEP_ALIVE_FAIL_DIS;
	}

	REG_WRITE(ah, AR_WOW_KEEP_ALIVE, keep_alive);

	/*
	 * We are relying on a bmiss failure, ensure we have
	 * enough threshold to prevent false positives.
	 */
	REG_RMW_FIELD(ah, AR_RSSI_THR, AR_RSSI_THR_BM_THR,
		      AR_WOW_BMISSTHRESHOLD);

	if (pattern_enable & AH_WOW_BEACON_MISS) {
		wow_event_mask |= AR_WOW_BEACON_FAIL;
		REG_SET_BIT(ah, AR_WOW_BCN_EN, AR_WOW_BEACON_FAIL_EN);
	} else {
		REG_CLR_BIT(ah, AR_WOW_BCN_EN, AR_WOW_BEACON_FAIL_EN);
	}

	/*
	 * Enable the magic packet registers.
	 */
	magic_pattern = REG_READ(ah, AR_WOW_PATTERN);
	magic_pattern |= AR_WOW_MAC_INTR_EN;

	if (pattern_enable & AH_WOW_MAGIC_PATTERN_EN) {
		magic_pattern |= AR_WOW_MAGIC_EN;
		wow_event_mask |= AR_WOW_MAGIC_PAT_FOUND;
	} else {
		magic_pattern &= ~AR_WOW_MAGIC_EN;
	}

	REG_WRITE(ah, AR_WOW_PATTERN, magic_pattern);

	/*
	 * Enable pattern matching for packets which are less
	 * than 256 bytes.
	 */
	REG_WRITE(ah, AR_WOW_PATTERN_MATCH_LT_256B,
		  AR_WOW_PATTERN_SUPPORTED);

	/*
	 * Set the power states appropriately and enable PME.
	 */
	host_pm_ctrl = REG_READ(ah, AR_PCIE_PM_CTRL);
	host_pm_ctrl |= AR_PMCTRL_PWR_STATE_D1D3 |
			AR_PMCTRL_HOST_PME_EN |
			AR_PMCTRL_PWR_PM_CTRL_ENA;
	host_pm_ctrl &= ~AR_PCIE_PM_CTRL_ENA;

	if (AR_SREV_9462(ah)) {
		/*
		 * This is needed to prevent the chip waking up
		 * the host within 3-4 seconds with certain
		 * platform/BIOS.
		 */
		host_pm_ctrl &= ~AR_PMCTRL_PWR_STATE_D1D3;
		host_pm_ctrl |= AR_PMCTRL_PWR_STATE_D1D3_REAL;
	}

	REG_WRITE(ah, AR_PCIE_PM_CTRL, host_pm_ctrl);

	/*
	 * Enable sequence number generation when asleep.
	 */
	REG_CLR_BIT(ah, AR_STA_ID1, AR_STA_ID1_PRESERVE_SEQNUM);

	/* To bring down WOW power low margin */
	REG_SET_BIT(ah, AR_PCIE_PHY_REG3, BIT(13));

	ath9k_hw_wow_set_arwr_reg(ah);

	/* HW WoW */
	REG_CLR_BIT(ah, AR_PCU_MISC_MODE3, BIT(5));

	ath9k_hw_set_powermode_wow_sleep(ah);
	ah->wow.wow_event_mask = wow_event_mask;
}
EXPORT_SYMBOL(ath9k_hw_wow_enable);
Commit	Line	Data
64875c63 MSS	1	/*
	2	* Copyright (c) 2012 Qualcomm Atheros, Inc.
	3	*
	4	* Permission to use, copy, modify, and/or distribute this software for any
	5	* purpose with or without fee is hereby granted, provided that the above
	6	* copyright notice and this permission notice appear in all copies.
	7	*
	8	* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
	9	* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
	10	* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
	11	* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
	12	* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
	13	* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
	14	* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
	15	*/
	16
	17	#include <linux/export.h>
	18	#include "ath9k.h"
	19	#include "reg.h"
ce6e982b	20	#include "reg_wow.h"
64875c63 MSS	21	#include "hw-ops.h"
64875c63 MSS	22
64875c63 MSS	23	static void ath9k_hw_set_powermode_wow_sleep(struct ath_hw *ah)
	24	{
	25	struct ath_common *common = ath9k_hw_common(ah);
	26
	27	REG_SET_BIT(ah, AR_STA_ID1, AR_STA_ID1_PWR_SAV);
	28
	29	/* set rx disable bit */
	30	REG_WRITE(ah, AR_CR, AR_CR_RXD);
	31
	32	if (!ath9k_hw_wait(ah, AR_CR, AR_CR_RXE, 0, AH_WAIT_TIMEOUT)) {
	33	ath_err(common, "Failed to stop Rx DMA in 10ms AR_CR=0x%08x AR_DIAG_SW=0x%08x\n",
	34	REG_READ(ah, AR_CR), REG_READ(ah, AR_DIAG_SW));
	35	return;
64875c63 MSS	36	}
64875c63 MSS	37
23ee7c33 SM	38	if (AR_SREV_9462(ah) \|\| AR_SREV_9565(ah)) {
	39	if (!REG_READ(ah, AR_MAC_PCU_GEN_TIMER_TSF_SEL))
	40	REG_CLR_BIT(ah, AR_DIRECT_CONNECT, AR_DC_TSF2_ENABLE);
	41	} else if (AR_SREV_9485(ah)){
	42	if (!(REG_READ(ah, AR_NDP2_TIMER_MODE) &
	43	AR_GEN_TIMERS2_MODE_ENABLE_MASK))
	44	REG_CLR_BIT(ah, AR_DIRECT_CONNECT, AR_DC_TSF2_ENABLE);
	45	}
	46
64875c63 MSS	47	REG_WRITE(ah, AR_RTC_FORCE_WAKE, AR_RTC_FORCE_WAKE_ON_INT);
	48	}
	49
	50	static void ath9k_wow_create_keep_alive_pattern(struct ath_hw *ah)
	51	{
	52	struct ath_common *common = ath9k_hw_common(ah);
	53	u8 sta_mac_addr[ETH_ALEN], ap_mac_addr[ETH_ALEN];
	54	u32 ctl[13] = {0};
	55	u32 data_word[KAL_NUM_DATA_WORDS];
	56	u8 i;
	57	u32 wow_ka_data_word0;
	58
	59	memcpy(sta_mac_addr, common->macaddr, ETH_ALEN);
	60	memcpy(ap_mac_addr, common->curbssid, ETH_ALEN);
	61
	62	/* set the transmit buffer */
	63	ctl[0] = (KAL_FRAME_LEN \| (MAX_RATE_POWER << 16));
64875c63	64	ctl[1] = 0;
64875c63 MSS	65	ctl[4] = 0;
64875c63 MSS	66	ctl[7] = (ah->txchainmask) << 2;
846e438f	67	ctl[2] = 0xf << 16; /* tx_tries 0 */
64875c63	68
c20bbda3 SM	69	if (IS_CHAN_2GHZ(ah->curchan))
	70	ctl[3] = 0x1b; /* CCK_1M */
	71	else
	72	ctl[3] = 0xb; /* OFDM_6M */
	73
64875c63 MSS	74	for (i = 0; i < KAL_NUM_DESC_WORDS; i++)
	75	REG_WRITE(ah, (AR_WOW_KA_DESC_WORD2 + i * 4), ctl[i]);
	76
846e438f	77	REG_WRITE(ah, (AR_WOW_KA_DESC_WORD2 + i * 4), ctl[i]);
64875c63 MSS	78
	79	data_word[0] = (KAL_FRAME_TYPE << 2) \| (KAL_FRAME_SUB_TYPE << 4) \|
	80	(KAL_TO_DS << 8) \| (KAL_DURATION_ID << 16);
	81	data_word[1] = (ap_mac_addr[3] << 24) \| (ap_mac_addr[2] << 16) \|
	82	(ap_mac_addr[1] << 8) \| (ap_mac_addr[0]);
	83	data_word[2] = (sta_mac_addr[1] << 24) \| (sta_mac_addr[0] << 16) \|
	84	(ap_mac_addr[5] << 8) \| (ap_mac_addr[4]);
	85	data_word[3] = (sta_mac_addr[5] << 24) \| (sta_mac_addr[4] << 16) \|
	86	(sta_mac_addr[3] << 8) \| (sta_mac_addr[2]);
	87	data_word[4] = (ap_mac_addr[3] << 24) \| (ap_mac_addr[2] << 16) \|
	88	(ap_mac_addr[1] << 8) \| (ap_mac_addr[0]);
	89	data_word[5] = (ap_mac_addr[5] << 8) \| (ap_mac_addr[4]);
	90
506ed95c	91	if (AR_SREV_9462_20(ah)) {
64875c63 MSS	92	/* AR9462 2.0 has an extra descriptor word (time based
	93	* discard) compared to other chips */
	94	REG_WRITE(ah, (AR_WOW_KA_DESC_WORD2 + (12 * 4)), 0);
	95	wow_ka_data_word0 = AR_WOW_TXBUF(13);
	96	} else {
	97	wow_ka_data_word0 = AR_WOW_TXBUF(12);
	98	}
	99
	100	for (i = 0; i < KAL_NUM_DATA_WORDS; i++)
	101	REG_WRITE(ah, (wow_ka_data_word0 + i*4), data_word[i]);
	102
	103	}
	104
6af75e4d SM	105	int ath9k_hw_wow_apply_pattern(struct ath_hw ah, u8 user_pattern,
	106	u8 *user_mask, int pattern_count,
	107	int pattern_len)
64875c63 MSS	108	{
	109	int i;
	110	u32 pattern_val, mask_val;
	111	u32 set, clr;
	112
6af75e4d SM	113	if (pattern_count >= ah->wow.max_patterns)
6af75e4d SM	114	return -ENOSPC;
64875c63	115
a28815db SM	116	if (pattern_count < MAX_NUM_PATTERN_LEGACY)
	117	REG_SET_BIT(ah, AR_WOW_PATTERN, BIT(pattern_count));
	118	else
	119	REG_SET_BIT(ah, AR_MAC_PCU_WOW4, BIT(pattern_count - 8));
64875c63	120
64875c63 MSS	121	for (i = 0; i < MAX_PATTERN_SIZE; i += 4) {
	122	memcpy(&pattern_val, user_pattern, 4);
	123	REG_WRITE(ah, (AR_WOW_TB_PATTERN(pattern_count) + i),
	124	pattern_val);
	125	user_pattern += 4;
	126	}
	127
64875c63 MSS	128	for (i = 0; i < MAX_PATTERN_MASK_SIZE; i += 4) {
	129	memcpy(&mask_val, user_mask, 4);
	130	REG_WRITE(ah, (AR_WOW_TB_MASK(pattern_count) + i), mask_val);
	131	user_mask += 4;
	132	}
	133
a28815db SM	134	if (pattern_count < MAX_NUM_PATTERN_LEGACY)
	135	ah->wow.wow_event_mask \|=
	136	BIT(pattern_count + AR_WOW_PAT_FOUND_SHIFT);
	137	else
	138	ah->wow.wow_event_mask2 \|=
	139	BIT((pattern_count - 8) + AR_WOW_PAT_FOUND_SHIFT);
64875c63	140
64875c63	141	if (pattern_count < 4) {
64875c63 MSS	142	set = (pattern_len & AR_WOW_LENGTH_MAX) <<
	143	AR_WOW_LEN1_SHIFT(pattern_count);
	144	clr = AR_WOW_LENGTH1_MASK(pattern_count);
	145	REG_RMW(ah, AR_WOW_LENGTH1, set, clr);
a28815db	146	} else if (pattern_count < 8) {
64875c63 MSS	147	set = (pattern_len & AR_WOW_LENGTH_MAX) <<
	148	AR_WOW_LEN2_SHIFT(pattern_count);
	149	clr = AR_WOW_LENGTH2_MASK(pattern_count);
	150	REG_RMW(ah, AR_WOW_LENGTH2, set, clr);
a28815db SM	151	} else if (pattern_count < 12) {
	152	set = (pattern_len & AR_WOW_LENGTH_MAX) <<
	153	AR_WOW_LEN3_SHIFT(pattern_count);
	154	clr = AR_WOW_LENGTH3_MASK(pattern_count);
	155	REG_RMW(ah, AR_WOW_LENGTH3, set, clr);
	156	} else if (pattern_count < MAX_NUM_PATTERN) {
	157	set = (pattern_len & AR_WOW_LENGTH_MAX) <<
	158	AR_WOW_LEN4_SHIFT(pattern_count);
	159	clr = AR_WOW_LENGTH4_MASK(pattern_count);
	160	REG_RMW(ah, AR_WOW_LENGTH4, set, clr);
64875c63 MSS	161	}
64875c63 MSS	162
6af75e4d	163	return 0;
64875c63 MSS	164	}
	165	EXPORT_SYMBOL(ath9k_hw_wow_apply_pattern);
	166
	167	u32 ath9k_hw_wow_wakeup(struct ath_hw *ah)
	168	{
	169	u32 wow_status = 0;
	170	u32 val = 0, rval;
846e438f	171
64875c63 MSS	172	/*
	173	* read the WoW status register to know
	174	* the wakeup reason
	175	*/
	176	rval = REG_READ(ah, AR_WOW_PATTERN);
	177	val = AR_WOW_STATUS(rval);
	178
	179	/*
	180	* mask only the WoW events that we have enabled. Sometimes
	181	* we have spurious WoW events from the AR_WOW_PATTERN
	182	* register. This mask will clean it up.
	183	*/
	184
41fe8837	185	val &= ah->wow.wow_event_mask;
64875c63 MSS	186
64875c63 MSS	187	if (val) {
64875c63 MSS	188	if (val & AR_WOW_MAGIC_PAT_FOUND)
64875c63 MSS	189	wow_status \|= AH_WOW_MAGIC_PATTERN_EN;
64875c63 MSS	190	if (AR_WOW_PATTERN_FOUND(val))
64875c63 MSS	191	wow_status \|= AH_WOW_USER_PATTERN_EN;
64875c63 MSS	192	if (val & AR_WOW_KEEP_ALIVE_FAIL)
64875c63 MSS	193	wow_status \|= AH_WOW_LINK_CHANGE;
64875c63 MSS	194	if (val & AR_WOW_BEACON_FAIL)
64875c63 MSS	195	wow_status \|= AH_WOW_BEACON_MISS;
64875c63 MSS	196	}
	197
	198	/*
	199	* set and clear WOW_PME_CLEAR registers for the chip to
	200	* generate next wow signal.
	201	* disable D3 before accessing other registers ?
	202	*/
	203
	204	/* do we need to check the bit value 0x01000000 (7-10) ?? */
	205	REG_RMW(ah, AR_PCIE_PM_CTRL, AR_PMCTRL_WOW_PME_CLR,
	206	AR_PMCTRL_PWR_STATE_D1D3);
	207
	208	/*
	209	* clear all events
	210	*/
	211	REG_WRITE(ah, AR_WOW_PATTERN,
	212	AR_WOW_CLEAR_EVENTS(REG_READ(ah, AR_WOW_PATTERN)));
	213
64875c63 MSS	214	/*
	215	* restore the beacon threshold to init value
	216	*/
	217	REG_WRITE(ah, AR_RSSI_THR, INIT_RSSI_THR);
	218
	219	/*
	220	* Restore the way the PCI-E reset, Power-On-Reset, external
	221	* PCIE_POR_SHORT pins are tied to its original value.
	222	* Previously just before WoW sleep, we untie the PCI-E
	223	* reset to our Chip's Power On Reset so that any PCI-E
	224	* reset from the bus will not reset our chip
	225	*/
846e438f	226	if (ah->is_pciexpress)
64875c63 MSS	227	ath9k_hw_configpcipowersave(ah, false);
64875c63 MSS	228
41fe8837	229	ah->wow.wow_event_mask = 0;
64875c63 MSS	230
	231	return wow_status;
	232	}
	233	EXPORT_SYMBOL(ath9k_hw_wow_wakeup);
	234
b6f68b1e SM	235	static void ath9k_hw_wow_set_arwr_reg(struct ath_hw *ah)
	236	{
	237	u32 wa_reg;
	238
	239	if (!ah->is_pciexpress)
	240	return;
	241
	242	/*
	243	* We need to untie the internal POR (power-on-reset)
	244	* to the external PCI-E reset. We also need to tie
	245	* the PCI-E Phy reset to the PCI-E reset.
	246	*/
	247	wa_reg = REG_READ(ah, AR_WA);
	248	wa_reg &= ~AR_WA_UNTIE_RESET_EN;
	249	wa_reg \|= AR_WA_RESET_EN;
	250	wa_reg \|= AR_WA_POR_SHORT;
	251
	252	REG_WRITE(ah, AR_WA, wa_reg);
	253	}
	254
64875c63 MSS	255	void ath9k_hw_wow_enable(struct ath_hw *ah, u32 pattern_enable)
	256	{
	257	u32 wow_event_mask;
bb631314	258	u32 keep_alive, magic_pattern, host_pm_ctrl;
64875c63	259
41fe8837	260	wow_event_mask = ah->wow.wow_event_mask;
64875c63	261
64875c63	262	/*
bb631314 SM	263	* AR_PMCTRL_HOST_PME_EN - Override PME enable in configuration
	264	* space and allow MAC to generate WoW anyway.
	265	*
	266	* AR_PMCTRL_PWR_PM_CTRL_ENA - ???
	267	*
	268	* AR_PMCTRL_AUX_PWR_DET - PCI core SYS_AUX_PWR_DET signal,
	269	* needs to be set for WoW in PCI mode.
	270	*
	271	* AR_PMCTRL_WOW_PME_CLR - WoW Clear Signal going to the MAC.
	272	*
	273	* Set the power states appropriately and enable PME.
	274	*
	275	* Set and clear WOW_PME_CLEAR for the chip
	276	* to generate next wow signal.
64875c63	277	*/
bb631314 SM	278	REG_SET_BIT(ah, AR_PCIE_PM_CTRL, AR_PMCTRL_HOST_PME_EN \|
	279	AR_PMCTRL_PWR_PM_CTRL_ENA \|
	280	AR_PMCTRL_AUX_PWR_DET \|
	281	AR_PMCTRL_WOW_PME_CLR);
	282	REG_CLR_BIT(ah, AR_PCIE_PM_CTRL, AR_PMCTRL_WOW_PME_CLR);
64875c63 MSS	283
64875c63 MSS	284	/*
bb631314 SM	285	* Random Backoff.
	286	*
	287	* 31:28 in AR_WOW_PATTERN : Indicates the number of bits used in the
	288	* contention window. For value N,
	289	* the random backoff will be selected between
	290	* 0 and (2 ^ N) - 1.
64875c63	291	*/
bb631314 SM	292	REG_SET_BIT(ah, AR_WOW_PATTERN,
bb631314 SM	293	AR_WOW_BACK_OFF_SHIFT(AR_WOW_PAT_BACKOFF));
64875c63 MSS	294
64875c63 MSS	295	/*
bb631314	296	* AIFS time, Slot time, Keep Alive count.
64875c63	297	*/
bb631314 SM	298	REG_SET_BIT(ah, AR_WOW_COUNT, AR_WOW_AIFS_CNT(AR_WOW_CNT_AIFS_CNT) \|
	299	AR_WOW_SLOT_CNT(AR_WOW_CNT_SLOT_CNT) \|
	300	AR_WOW_KEEP_ALIVE_CNT(AR_WOW_CNT_KA_CNT));
64875c63	301	/*
bb631314	302	* Beacon timeout.
64875c63	303	*/
64875c63	304	if (pattern_enable & AH_WOW_BEACON_MISS)
bb631314	305	REG_WRITE(ah, AR_WOW_BCN_TIMO, AR_WOW_BEACON_TIMO);
64875c63	306	else
bb631314	307	REG_WRITE(ah, AR_WOW_BCN_TIMO, AR_WOW_BEACON_TIMO_MAX);
64875c63 MSS	308
64875c63 MSS	309	/*
bb631314	310	* Keep alive timeout in ms.
64875c63	311	*/
846e438f	312	if (!pattern_enable)
bb631314	313	REG_WRITE(ah, AR_WOW_KEEP_ALIVE_TIMO, AR_WOW_KEEP_ALIVE_NEVER);
64875c63	314	else
bb631314	315	REG_WRITE(ah, AR_WOW_KEEP_ALIVE_TIMO, KAL_TIMEOUT * 32);
64875c63 MSS	316
64875c63 MSS	317	/*
bb631314	318	* Keep alive delay in us.
64875c63	319	*/
bb631314	320	REG_WRITE(ah, AR_WOW_KEEP_ALIVE_DELAY, KAL_DELAY * 1000);
64875c63 MSS	321
64875c63 MSS	322	/*
bb631314	323	* Create keep alive pattern to respond to beacons.
64875c63 MSS	324	*/
	325	ath9k_wow_create_keep_alive_pattern(ah);
	326
	327	/*
bb631314	328	* Configure keep alive register.
64875c63	329	*/
bb631314 SM	330	keep_alive = REG_READ(ah, AR_WOW_KEEP_ALIVE);
bb631314 SM	331
64875c63	332	/* Send keep alive timeouts anyway */
bb631314	333	keep_alive &= ~AR_WOW_KEEP_ALIVE_AUTO_DIS;
64875c63	334
bb631314 SM	335	if (pattern_enable & AH_WOW_LINK_CHANGE) {
bb631314 SM	336	keep_alive &= ~AR_WOW_KEEP_ALIVE_FAIL_DIS;
64875c63	337	wow_event_mask \|= AR_WOW_KEEP_ALIVE_FAIL;
bb631314 SM	338	} else {
	339	keep_alive \|= AR_WOW_KEEP_ALIVE_FAIL_DIS;
	340	}
64875c63	341
bb631314	342	REG_WRITE(ah, AR_WOW_KEEP_ALIVE, keep_alive);
64875c63	343
64875c63	344	/*
bb631314 SM	345	* We are relying on a bmiss failure, ensure we have
bb631314 SM	346	* enough threshold to prevent false positives.
64875c63 MSS	347	*/
	348	REG_RMW_FIELD(ah, AR_RSSI_THR, AR_RSSI_THR_BM_THR,
	349	AR_WOW_BMISSTHRESHOLD);
	350
64875c63	351	if (pattern_enable & AH_WOW_BEACON_MISS) {
64875c63	352	wow_event_mask \|= AR_WOW_BEACON_FAIL;
bb631314	353	REG_SET_BIT(ah, AR_WOW_BCN_EN, AR_WOW_BEACON_FAIL_EN);
64875c63	354	} else {
bb631314	355	REG_CLR_BIT(ah, AR_WOW_BCN_EN, AR_WOW_BEACON_FAIL_EN);
64875c63 MSS	356	}
64875c63 MSS	357
64875c63	358	/*
bb631314	359	* Enable the magic packet registers.
64875c63	360	*/
bb631314 SM	361	magic_pattern = REG_READ(ah, AR_WOW_PATTERN);
	362	magic_pattern \|= AR_WOW_MAC_INTR_EN;
	363
64875c63	364	if (pattern_enable & AH_WOW_MAGIC_PATTERN_EN) {
bb631314	365	magic_pattern \|= AR_WOW_MAGIC_EN;
64875c63 MSS	366	wow_event_mask \|= AR_WOW_MAGIC_PAT_FOUND;
64875c63 MSS	367	} else {
bb631314	368	magic_pattern &= ~AR_WOW_MAGIC_EN;
64875c63	369	}
64875c63	370
bb631314 SM	371	REG_WRITE(ah, AR_WOW_PATTERN, magic_pattern);
	372
	373	/*
	374	* Enable pattern matching for packets which are less
	375	* than 256 bytes.
	376	*/
846e438f SM	377	REG_WRITE(ah, AR_WOW_PATTERN_MATCH_LT_256B,
846e438f SM	378	AR_WOW_PATTERN_SUPPORTED);
64875c63 MSS	379
64875c63 MSS	380	/*
bb631314	381	* Set the power states appropriately and enable PME.
64875c63	382	*/
bb631314 SM	383	host_pm_ctrl = REG_READ(ah, AR_PCIE_PM_CTRL);
	384	host_pm_ctrl \|= AR_PMCTRL_PWR_STATE_D1D3 \|
	385	AR_PMCTRL_HOST_PME_EN \|
	386	AR_PMCTRL_PWR_PM_CTRL_ENA;
	387	host_pm_ctrl &= ~AR_PCIE_PM_CTRL_ENA;
64875c63	388
bb631314 SM	389	if (AR_SREV_9462(ah)) {
	390	/*
	391	* This is needed to prevent the chip waking up
	392	* the host within 3-4 seconds with certain
	393	* platform/BIOS.
	394	*/
	395	host_pm_ctrl &= ~AR_PMCTRL_PWR_STATE_D1D3;
	396	host_pm_ctrl \|= AR_PMCTRL_PWR_STATE_D1D3_REAL;
	397	}
	398
	399	REG_WRITE(ah, AR_PCIE_PM_CTRL, host_pm_ctrl);
64875c63	400
846e438f	401	/*
bb631314	402	* Enable sequence number generation when asleep.
846e438f	403	*/
64875c63 MSS	404	REG_CLR_BIT(ah, AR_STA_ID1, AR_STA_ID1_PRESERVE_SEQNUM);
64875c63 MSS	405
bb631314 SM	406	/* To bring down WOW power low margin */
	407	REG_SET_BIT(ah, AR_PCIE_PHY_REG3, BIT(13));
	408
b6f68b1e SM	409	ath9k_hw_wow_set_arwr_reg(ah);
b6f68b1e SM	410
846e438f	411	/* HW WoW */
bb631314	412	REG_CLR_BIT(ah, AR_PCU_MISC_MODE3, BIT(5));
64875c63 MSS	413
64875c63 MSS	414	ath9k_hw_set_powermode_wow_sleep(ah);
41fe8837	415	ah->wow.wow_event_mask = wow_event_mask;
64875c63 MSS	416	}
64875c63 MSS	417	EXPORT_SYMBOL(ath9k_hw_wow_enable);