Commit | Line | Data |
---|---|---|
ef1a628d MB |
1 | /* |
2 | ||
3 | Broadcom B43 wireless driver | |
4 | Common PHY routines | |
5 | ||
6 | Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>, | |
7 | Copyright (c) 2005-2007 Stefano Brivio <stefano.brivio@polimi.it> | |
8 | Copyright (c) 2005-2008 Michael Buesch <mb@bu3sch.de> | |
9 | Copyright (c) 2005, 2006 Danny van Dyk <kugelfang@gentoo.org> | |
10 | Copyright (c) 2005, 2006 Andreas Jaggi <andreas.jaggi@waterwave.ch> | |
11 | ||
12 | This program is free software; you can redistribute it and/or modify | |
13 | it under the terms of the GNU General Public License as published by | |
14 | the Free Software Foundation; either version 2 of the License, or | |
15 | (at your option) any later version. | |
16 | ||
17 | This program is distributed in the hope that it will be useful, | |
18 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | GNU General Public License for more details. | |
21 | ||
22 | You should have received a copy of the GNU General Public License | |
23 | along with this program; see the file COPYING. If not, write to | |
24 | the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor, | |
25 | Boston, MA 02110-1301, USA. | |
26 | ||
27 | */ | |
28 | ||
29 | #include "phy_common.h" | |
30 | #include "phy_g.h" | |
31 | #include "phy_a.h" | |
3d0da751 | 32 | #include "phy_n.h" |
e63e4363 | 33 | #include "phy_lp.h" |
ef1a628d MB |
34 | #include "b43.h" |
35 | #include "main.h" | |
36 | ||
37 | ||
fb11137a | 38 | int b43_phy_allocate(struct b43_wldev *dev) |
ef1a628d MB |
39 | { |
40 | struct b43_phy *phy = &(dev->phy); | |
41 | int err; | |
42 | ||
43 | phy->ops = NULL; | |
44 | ||
45 | switch (phy->type) { | |
46 | case B43_PHYTYPE_A: | |
47 | phy->ops = &b43_phyops_a; | |
48 | break; | |
49 | case B43_PHYTYPE_G: | |
50 | phy->ops = &b43_phyops_g; | |
51 | break; | |
52 | case B43_PHYTYPE_N: | |
53 | #ifdef CONFIG_B43_NPHY | |
54 | phy->ops = &b43_phyops_n; | |
55 | #endif | |
56 | break; | |
57 | case B43_PHYTYPE_LP: | |
e63e4363 MB |
58 | #ifdef CONFIG_B43_PHY_LP |
59 | phy->ops = &b43_phyops_lp; | |
60 | #endif | |
ef1a628d MB |
61 | break; |
62 | } | |
63 | if (B43_WARN_ON(!phy->ops)) | |
64 | return -ENODEV; | |
65 | ||
66 | err = phy->ops->allocate(dev); | |
67 | if (err) | |
68 | phy->ops = NULL; | |
69 | ||
70 | return err; | |
71 | } | |
72 | ||
fb11137a MB |
73 | void b43_phy_free(struct b43_wldev *dev) |
74 | { | |
75 | dev->phy.ops->free(dev); | |
76 | dev->phy.ops = NULL; | |
77 | } | |
78 | ||
ef1a628d MB |
79 | int b43_phy_init(struct b43_wldev *dev) |
80 | { | |
81 | struct b43_phy *phy = &dev->phy; | |
82 | const struct b43_phy_operations *ops = phy->ops; | |
83 | int err; | |
84 | ||
85 | phy->channel = ops->get_default_chan(dev); | |
86 | ||
19d337df | 87 | ops->software_rfkill(dev, false); |
ef1a628d MB |
88 | err = ops->init(dev); |
89 | if (err) { | |
90 | b43err(dev->wl, "PHY init failed\n"); | |
91 | goto err_block_rf; | |
92 | } | |
93 | /* Make sure to switch hardware and firmware (SHM) to | |
94 | * the default channel. */ | |
95 | err = b43_switch_channel(dev, ops->get_default_chan(dev)); | |
96 | if (err) { | |
97 | b43err(dev->wl, "PHY init: Channel switch to default failed\n"); | |
98 | goto err_phy_exit; | |
99 | } | |
100 | ||
101 | return 0; | |
102 | ||
103 | err_phy_exit: | |
104 | if (ops->exit) | |
105 | ops->exit(dev); | |
106 | err_block_rf: | |
19d337df | 107 | ops->software_rfkill(dev, true); |
ef1a628d MB |
108 | |
109 | return err; | |
110 | } | |
111 | ||
112 | void b43_phy_exit(struct b43_wldev *dev) | |
113 | { | |
114 | const struct b43_phy_operations *ops = dev->phy.ops; | |
115 | ||
19d337df | 116 | ops->software_rfkill(dev, true); |
ef1a628d MB |
117 | if (ops->exit) |
118 | ops->exit(dev); | |
119 | } | |
120 | ||
121 | bool b43_has_hardware_pctl(struct b43_wldev *dev) | |
122 | { | |
123 | if (!dev->phy.hardware_power_control) | |
124 | return 0; | |
125 | if (!dev->phy.ops->supports_hwpctl) | |
126 | return 0; | |
127 | return dev->phy.ops->supports_hwpctl(dev); | |
128 | } | |
129 | ||
130 | void b43_radio_lock(struct b43_wldev *dev) | |
131 | { | |
132 | u32 macctl; | |
133 | ||
591f3dc2 MB |
134 | #if B43_DEBUG |
135 | B43_WARN_ON(dev->phy.radio_locked); | |
136 | dev->phy.radio_locked = 1; | |
137 | #endif | |
138 | ||
ef1a628d | 139 | macctl = b43_read32(dev, B43_MMIO_MACCTL); |
ef1a628d MB |
140 | macctl |= B43_MACCTL_RADIOLOCK; |
141 | b43_write32(dev, B43_MMIO_MACCTL, macctl); | |
591f3dc2 MB |
142 | /* Commit the write and wait for the firmware |
143 | * to finish any radio register access. */ | |
ef1a628d MB |
144 | b43_read32(dev, B43_MMIO_MACCTL); |
145 | udelay(10); | |
146 | } | |
147 | ||
148 | void b43_radio_unlock(struct b43_wldev *dev) | |
149 | { | |
150 | u32 macctl; | |
151 | ||
591f3dc2 MB |
152 | #if B43_DEBUG |
153 | B43_WARN_ON(!dev->phy.radio_locked); | |
154 | dev->phy.radio_locked = 0; | |
155 | #endif | |
156 | ||
ef1a628d MB |
157 | /* Commit any write */ |
158 | b43_read16(dev, B43_MMIO_PHY_VER); | |
159 | /* unlock */ | |
160 | macctl = b43_read32(dev, B43_MMIO_MACCTL); | |
ef1a628d MB |
161 | macctl &= ~B43_MACCTL_RADIOLOCK; |
162 | b43_write32(dev, B43_MMIO_MACCTL, macctl); | |
163 | } | |
164 | ||
165 | void b43_phy_lock(struct b43_wldev *dev) | |
166 | { | |
167 | #if B43_DEBUG | |
168 | B43_WARN_ON(dev->phy.phy_locked); | |
169 | dev->phy.phy_locked = 1; | |
170 | #endif | |
171 | B43_WARN_ON(dev->dev->id.revision < 3); | |
172 | ||
05c914fe | 173 | if (!b43_is_mode(dev->wl, NL80211_IFTYPE_AP)) |
ef1a628d MB |
174 | b43_power_saving_ctl_bits(dev, B43_PS_AWAKE); |
175 | } | |
176 | ||
177 | void b43_phy_unlock(struct b43_wldev *dev) | |
178 | { | |
179 | #if B43_DEBUG | |
180 | B43_WARN_ON(!dev->phy.phy_locked); | |
181 | dev->phy.phy_locked = 0; | |
182 | #endif | |
183 | B43_WARN_ON(dev->dev->id.revision < 3); | |
184 | ||
05c914fe | 185 | if (!b43_is_mode(dev->wl, NL80211_IFTYPE_AP)) |
ef1a628d MB |
186 | b43_power_saving_ctl_bits(dev, 0); |
187 | } | |
188 | ||
d10d0e57 MB |
189 | static inline void assert_mac_suspended(struct b43_wldev *dev) |
190 | { | |
191 | if (!B43_DEBUG) | |
192 | return; | |
193 | if ((b43_status(dev) >= B43_STAT_INITIALIZED) && | |
194 | (dev->mac_suspended <= 0)) { | |
195 | b43dbg(dev->wl, "PHY/RADIO register access with " | |
196 | "enabled MAC.\n"); | |
197 | dump_stack(); | |
198 | } | |
199 | } | |
200 | ||
ef1a628d MB |
201 | u16 b43_radio_read(struct b43_wldev *dev, u16 reg) |
202 | { | |
d10d0e57 | 203 | assert_mac_suspended(dev); |
ef1a628d MB |
204 | return dev->phy.ops->radio_read(dev, reg); |
205 | } | |
206 | ||
207 | void b43_radio_write(struct b43_wldev *dev, u16 reg, u16 value) | |
208 | { | |
d10d0e57 | 209 | assert_mac_suspended(dev); |
ef1a628d MB |
210 | dev->phy.ops->radio_write(dev, reg, value); |
211 | } | |
212 | ||
213 | void b43_radio_mask(struct b43_wldev *dev, u16 offset, u16 mask) | |
214 | { | |
215 | b43_radio_write16(dev, offset, | |
216 | b43_radio_read16(dev, offset) & mask); | |
217 | } | |
218 | ||
219 | void b43_radio_set(struct b43_wldev *dev, u16 offset, u16 set) | |
220 | { | |
221 | b43_radio_write16(dev, offset, | |
222 | b43_radio_read16(dev, offset) | set); | |
223 | } | |
224 | ||
225 | void b43_radio_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set) | |
226 | { | |
227 | b43_radio_write16(dev, offset, | |
228 | (b43_radio_read16(dev, offset) & mask) | set); | |
229 | } | |
230 | ||
231 | u16 b43_phy_read(struct b43_wldev *dev, u16 reg) | |
232 | { | |
d10d0e57 | 233 | assert_mac_suspended(dev); |
ef1a628d MB |
234 | return dev->phy.ops->phy_read(dev, reg); |
235 | } | |
236 | ||
237 | void b43_phy_write(struct b43_wldev *dev, u16 reg, u16 value) | |
238 | { | |
d10d0e57 | 239 | assert_mac_suspended(dev); |
ef1a628d MB |
240 | dev->phy.ops->phy_write(dev, reg, value); |
241 | } | |
242 | ||
738f0f43 GS |
243 | void b43_phy_copy(struct b43_wldev *dev, u16 destreg, u16 srcreg) |
244 | { | |
245 | assert_mac_suspended(dev); | |
246 | dev->phy.ops->phy_write(dev, destreg, | |
247 | dev->phy.ops->phy_read(dev, srcreg)); | |
248 | } | |
249 | ||
ef1a628d MB |
250 | void b43_phy_mask(struct b43_wldev *dev, u16 offset, u16 mask) |
251 | { | |
68ec5329 GS |
252 | if (dev->phy.ops->phy_maskset) { |
253 | assert_mac_suspended(dev); | |
254 | dev->phy.ops->phy_maskset(dev, offset, mask, 0); | |
255 | } else { | |
256 | b43_phy_write(dev, offset, | |
257 | b43_phy_read(dev, offset) & mask); | |
258 | } | |
ef1a628d MB |
259 | } |
260 | ||
261 | void b43_phy_set(struct b43_wldev *dev, u16 offset, u16 set) | |
262 | { | |
68ec5329 GS |
263 | if (dev->phy.ops->phy_maskset) { |
264 | assert_mac_suspended(dev); | |
265 | dev->phy.ops->phy_maskset(dev, offset, 0xFFFF, set); | |
266 | } else { | |
267 | b43_phy_write(dev, offset, | |
268 | b43_phy_read(dev, offset) | set); | |
269 | } | |
ef1a628d MB |
270 | } |
271 | ||
272 | void b43_phy_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set) | |
273 | { | |
68ec5329 GS |
274 | if (dev->phy.ops->phy_maskset) { |
275 | assert_mac_suspended(dev); | |
276 | dev->phy.ops->phy_maskset(dev, offset, mask, set); | |
277 | } else { | |
278 | b43_phy_write(dev, offset, | |
279 | (b43_phy_read(dev, offset) & mask) | set); | |
280 | } | |
ef1a628d MB |
281 | } |
282 | ||
283 | int b43_switch_channel(struct b43_wldev *dev, unsigned int new_channel) | |
284 | { | |
285 | struct b43_phy *phy = &(dev->phy); | |
286 | u16 channelcookie, savedcookie; | |
287 | int err; | |
288 | ||
289 | if (new_channel == B43_DEFAULT_CHANNEL) | |
290 | new_channel = phy->ops->get_default_chan(dev); | |
291 | ||
292 | /* First we set the channel radio code to prevent the | |
293 | * firmware from sending ghost packets. | |
294 | */ | |
295 | channelcookie = new_channel; | |
296 | if (b43_current_band(dev->wl) == IEEE80211_BAND_5GHZ) | |
106cb09a RM |
297 | channelcookie |= B43_SHM_SH_CHAN_5GHZ; |
298 | /* FIXME: set 40Mhz flag if required */ | |
299 | if (0) | |
300 | channelcookie |= B43_SHM_SH_CHAN_40MHZ; | |
ef1a628d MB |
301 | savedcookie = b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_CHAN); |
302 | b43_shm_write16(dev, B43_SHM_SHARED, B43_SHM_SH_CHAN, channelcookie); | |
303 | ||
304 | /* Now try to switch the PHY hardware channel. */ | |
305 | err = phy->ops->switch_channel(dev, new_channel); | |
306 | if (err) | |
307 | goto err_restore_cookie; | |
308 | ||
309 | dev->phy.channel = new_channel; | |
310 | /* Wait for the radio to tune to the channel and stabilize. */ | |
311 | msleep(8); | |
312 | ||
313 | return 0; | |
314 | ||
315 | err_restore_cookie: | |
316 | b43_shm_write16(dev, B43_SHM_SHARED, | |
317 | B43_SHM_SH_CHAN, savedcookie); | |
318 | ||
319 | return err; | |
320 | } | |
321 | ||
19d337df | 322 | void b43_software_rfkill(struct b43_wldev *dev, bool blocked) |
ef1a628d MB |
323 | { |
324 | struct b43_phy *phy = &dev->phy; | |
325 | ||
b929ecf7 | 326 | b43_mac_suspend(dev); |
19d337df JB |
327 | phy->ops->software_rfkill(dev, blocked); |
328 | phy->radio_on = !blocked; | |
b929ecf7 | 329 | b43_mac_enable(dev); |
ef1a628d | 330 | } |
18c8adeb MB |
331 | |
332 | /** | |
333 | * b43_phy_txpower_adjust_work - TX power workqueue. | |
334 | * | |
335 | * Workqueue for updating the TX power parameters in hardware. | |
336 | */ | |
337 | void b43_phy_txpower_adjust_work(struct work_struct *work) | |
338 | { | |
339 | struct b43_wl *wl = container_of(work, struct b43_wl, | |
340 | txpower_adjust_work); | |
341 | struct b43_wldev *dev; | |
342 | ||
343 | mutex_lock(&wl->mutex); | |
344 | dev = wl->current_dev; | |
345 | ||
346 | if (likely(dev && (b43_status(dev) >= B43_STAT_STARTED))) | |
347 | dev->phy.ops->adjust_txpower(dev); | |
348 | ||
349 | mutex_unlock(&wl->mutex); | |
350 | } | |
351 | ||
18c8adeb MB |
352 | void b43_phy_txpower_check(struct b43_wldev *dev, unsigned int flags) |
353 | { | |
354 | struct b43_phy *phy = &dev->phy; | |
355 | unsigned long now = jiffies; | |
356 | enum b43_txpwr_result result; | |
357 | ||
358 | if (!(flags & B43_TXPWR_IGNORE_TIME)) { | |
359 | /* Check if it's time for a TXpower check. */ | |
360 | if (time_before(now, phy->next_txpwr_check_time)) | |
361 | return; /* Not yet */ | |
362 | } | |
363 | /* The next check will be needed in two seconds, or later. */ | |
364 | phy->next_txpwr_check_time = round_jiffies(now + (HZ * 2)); | |
365 | ||
366 | if ((dev->dev->bus->boardinfo.vendor == SSB_BOARDVENDOR_BCM) && | |
367 | (dev->dev->bus->boardinfo.type == SSB_BOARD_BU4306)) | |
368 | return; /* No software txpower adjustment needed */ | |
369 | ||
370 | result = phy->ops->recalc_txpower(dev, !!(flags & B43_TXPWR_IGNORE_TSSI)); | |
371 | if (result == B43_TXPWR_RES_DONE) | |
372 | return; /* We are done. */ | |
373 | B43_WARN_ON(result != B43_TXPWR_RES_NEED_ADJUST); | |
374 | B43_WARN_ON(phy->ops->adjust_txpower == NULL); | |
375 | ||
376 | /* We must adjust the transmission power in hardware. | |
377 | * Schedule b43_phy_txpower_adjust_work(). */ | |
42935eca | 378 | ieee80211_queue_work(dev->wl->hw, &dev->wl->txpower_adjust_work); |
18c8adeb MB |
379 | } |
380 | ||
381 | int b43_phy_shm_tssi_read(struct b43_wldev *dev, u16 shm_offset) | |
382 | { | |
383 | const bool is_ofdm = (shm_offset != B43_SHM_SH_TSSI_CCK); | |
384 | unsigned int a, b, c, d; | |
385 | unsigned int average; | |
386 | u32 tmp; | |
387 | ||
388 | tmp = b43_shm_read32(dev, B43_SHM_SHARED, shm_offset); | |
389 | a = tmp & 0xFF; | |
390 | b = (tmp >> 8) & 0xFF; | |
391 | c = (tmp >> 16) & 0xFF; | |
392 | d = (tmp >> 24) & 0xFF; | |
393 | if (a == 0 || a == B43_TSSI_MAX || | |
394 | b == 0 || b == B43_TSSI_MAX || | |
395 | c == 0 || c == B43_TSSI_MAX || | |
396 | d == 0 || d == B43_TSSI_MAX) | |
397 | return -ENOENT; | |
398 | /* The values are OK. Clear them. */ | |
399 | tmp = B43_TSSI_MAX | (B43_TSSI_MAX << 8) | | |
400 | (B43_TSSI_MAX << 16) | (B43_TSSI_MAX << 24); | |
401 | b43_shm_write32(dev, B43_SHM_SHARED, shm_offset, tmp); | |
402 | ||
403 | if (is_ofdm) { | |
404 | a = (a + 32) & 0x3F; | |
405 | b = (b + 32) & 0x3F; | |
406 | c = (c + 32) & 0x3F; | |
407 | d = (d + 32) & 0x3F; | |
408 | } | |
409 | ||
410 | /* Get the average of the values with 0.5 added to each value. */ | |
411 | average = (a + b + c + d + 2) / 4; | |
412 | if (is_ofdm) { | |
413 | /* Adjust for CCK-boost */ | |
414 | if (b43_shm_read16(dev, B43_SHM_SHARED, B43_SHM_SH_HOSTFLO) | |
415 | & B43_HF_CCKBOOST) | |
416 | average = (average >= 13) ? (average - 13) : 0; | |
417 | } | |
418 | ||
419 | return average; | |
420 | } | |
cb24f57f MB |
421 | |
422 | void b43_phyop_switch_analog_generic(struct b43_wldev *dev, bool on) | |
423 | { | |
424 | b43_write16(dev, B43_MMIO_PHY0, on ? 0 : 0xF4); | |
425 | } | |
98650454 | 426 | |
6f98e62a | 427 | /* http://bcm-v4.sipsolutions.net/802.11/PHY/Cordic */ |
98650454 RM |
428 | struct b43_c32 b43_cordic(int theta) |
429 | { | |
430 | u32 arctg[] = { 2949120, 1740967, 919879, 466945, 234379, 117304, | |
431 | 58666, 29335, 14668, 7334, 3667, 1833, 917, 458, | |
432 | 229, 115, 57, 29, }; | |
6f98e62a RM |
433 | u8 i; |
434 | s32 tmp; | |
435 | s8 signx = 1; | |
436 | u32 angle = 0; | |
98650454 RM |
437 | struct b43_c32 ret = { .i = 39797, .q = 0, }; |
438 | ||
6f98e62a RM |
439 | while (theta > (180 << 16)) |
440 | theta -= (360 << 16); | |
441 | while (theta < -(180 << 16)) | |
442 | theta += (360 << 16); | |
98650454 | 443 | |
6f98e62a RM |
444 | if (theta > (90 << 16)) { |
445 | theta -= (180 << 16); | |
98650454 | 446 | signx = -1; |
6f98e62a RM |
447 | } else if (theta < -(90 << 16)) { |
448 | theta += (180 << 16); | |
98650454 RM |
449 | signx = -1; |
450 | } | |
451 | ||
452 | for (i = 0; i <= 17; i++) { | |
453 | if (theta > angle) { | |
454 | tmp = ret.i - (ret.q >> i); | |
455 | ret.q += ret.i >> i; | |
456 | ret.i = tmp; | |
457 | angle += arctg[i]; | |
458 | } else { | |
459 | tmp = ret.i + (ret.q >> i); | |
460 | ret.q -= ret.i >> i; | |
461 | ret.i = tmp; | |
462 | angle -= arctg[i]; | |
463 | } | |
464 | } | |
465 | ||
466 | ret.i *= signx; | |
467 | ret.q *= signx; | |
468 | ||
469 | return ret; | |
470 | } |