projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Linux 2.6.18-rc1
[deliverable/linux.git] / drivers / net / wireless / bcm43xx / bcm43xx_main.c
CommitLineData
f222313a
JL		 1/*
2
3 Broadcom BCM43xx wireless driver
4
5 Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>,
6 Stefano Brivio <st3@riseup.net>
7 Michael Buesch <mbuesch@freenet.de>
8 Danny van Dyk <kugelfang@gentoo.org>
9 Andreas Jaggi <andreas.jaggi@waterwave.ch>
10
11 Some parts of the code in this file are derived from the ipw2200
12 driver Copyright(c) 2003 - 2004 Intel Corporation.
13
14 This program is free software; you can redistribute it and/or modify
15 it under the terms of the GNU General Public License as published by
16 the Free Software Foundation; either version 2 of the License, or
17 (at your option) any later version.
18
19 This program is distributed in the hope that it will be useful,
20 but WITHOUT ANY WARRANTY; without even the implied warranty of
21 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 GNU General Public License for more details.
23
24 You should have received a copy of the GNU General Public License
25 along with this program; see the file COPYING. If not, write to
26 the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
27 Boston, MA 02110-1301, USA.
28
29*/
30
31#include <linux/delay.h>
32#include <linux/init.h>
33#include <linux/moduleparam.h>
34#include <linux/if_arp.h>
35#include <linux/etherdevice.h>
36#include <linux/version.h>
37#include <linux/firmware.h>
38#include <linux/wireless.h>
39#include <linux/workqueue.h>
40#include <linux/skbuff.h>
d1ca6c4f 41#include <linux/dma-mapping.h>
f222313a
JL		 42#include <net/iw_handler.h>
43
44#include "bcm43xx.h"
45#include "bcm43xx_main.h"
46#include "bcm43xx_debugfs.h"
47#include "bcm43xx_radio.h"
48#include "bcm43xx_phy.h"
49#include "bcm43xx_dma.h"
50#include "bcm43xx_pio.h"
51#include "bcm43xx_power.h"
52#include "bcm43xx_wx.h"
6465ce1b 53#include "bcm43xx_ethtool.h"
f398f02d 54#include "bcm43xx_xmit.h"
b35d649c 55#include "bcm43xx_sysfs.h"
f222313a
JL		 56
57
58MODULE_DESCRIPTION("Broadcom BCM43xx wireless driver");
59MODULE_AUTHOR("Martin Langer");
60MODULE_AUTHOR("Stefano Brivio");
61MODULE_AUTHOR("Michael Buesch");
62MODULE_LICENSE("GPL");
63
64#ifdef CONFIG_BCM947XX
65extern char *nvram_get(char *name);
66#endif
67
77db31ea 68#if defined(CONFIG_BCM43XX_DMA) && defined(CONFIG_BCM43XX_PIO)
f222313a
JL		 69static int modparam_pio;
70module_param_named(pio, modparam_pio, int, 0444);
71MODULE_PARM_DESC(pio, "enable(1) / disable(0) PIO mode");
77db31ea
MB		 72#elif defined(CONFIG_BCM43XX_DMA)
73# define modparam_pio 0
74#elif defined(CONFIG_BCM43XX_PIO)
75# define modparam_pio 1
76#endif
f222313a
JL		 77
78static int modparam_bad_frames_preempt;
79module_param_named(bad_frames_preempt, modparam_bad_frames_preempt, int, 0444);
80MODULE_PARM_DESC(bad_frames_preempt, "enable(1) / disable(0) Bad Frames Preemption");
81
82static int modparam_short_retry = BCM43xx_DEFAULT_SHORT_RETRY_LIMIT;
83module_param_named(short_retry, modparam_short_retry, int, 0444);
84MODULE_PARM_DESC(short_retry, "Short-Retry-Limit (0 - 15)");
85
86static int modparam_long_retry = BCM43xx_DEFAULT_LONG_RETRY_LIMIT;
87module_param_named(long_retry, modparam_long_retry, int, 0444);
88MODULE_PARM_DESC(long_retry, "Long-Retry-Limit (0 - 15)");
89
90static int modparam_locale = -1;
91module_param_named(locale, modparam_locale, int, 0444);
92MODULE_PARM_DESC(country, "Select LocaleCode 0-11 (For travelers)");
93
f222313a
JL		 94static int modparam_noleds;
95module_param_named(noleds, modparam_noleds, int, 0444);
96MODULE_PARM_DESC(noleds, "Turn off all LED activity");
97
98#ifdef CONFIG_BCM43XX_DEBUG
99static char modparam_fwpostfix[64];
100module_param_string(fwpostfix, modparam_fwpostfix, 64, 0444);
101MODULE_PARM_DESC(fwpostfix, "Postfix for .fw files. Useful for debugging.");
102#else
103# define modparam_fwpostfix ""
104#endif /* CONFIG_BCM43XX_DEBUG*/
105
106
107/* If you want to debug with just a single device, enable this,
108 * where the string is the pci device ID (as given by the kernel's
109 * pci_name function) of the device to be used.
110 */
111//#define DEBUG_SINGLE_DEVICE_ONLY "0001:11:00.0"
112
113/* If you want to enable printing of each MMIO access, enable this. */
114//#define DEBUG_ENABLE_MMIO_PRINT
115
116/* If you want to enable printing of MMIO access within
117 * ucode/pcm upload, initvals write, enable this.
118 */
119//#define DEBUG_ENABLE_UCODE_MMIO_PRINT
120
121/* If you want to enable printing of PCI Config Space access, enable this */
122//#define DEBUG_ENABLE_PCILOG
123
124
489423c8
MB		 125/* Detailed list maintained at:
126 * http://openfacts.berlios.de/index-en.phtml?title=Bcm43xxDevices
127 */
128 static struct pci_device_id bcm43xx_pci_tbl[] = {
f222313a
JL		 129 /* Broadcom 4303 802.11b */
130 { PCI_VENDOR_ID_BROADCOM, 0x4301, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
ec000ca9 131 /* Broadcom 4307 802.11b */
f222313a 132 { PCI_VENDOR_ID_BROADCOM, 0x4307, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
ec000ca9 133 /* Broadcom 4318 802.11b/g */
f222313a 134 { PCI_VENDOR_ID_BROADCOM, 0x4318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
f03cc4fd
SB		 135 /* Broadcom 4319 802.11a/b/g */
136 { PCI_VENDOR_ID_BROADCOM, 0x4319, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
f222313a
JL		 137 /* Broadcom 4306 802.11b/g */
138 { PCI_VENDOR_ID_BROADCOM, 0x4320, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
ec000ca9 139 /* Broadcom 4306 802.11a */
f222313a 140// { PCI_VENDOR_ID_BROADCOM, 0x4321, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
f222313a
JL		 141 /* Broadcom 4309 802.11a/b/g */
142 { PCI_VENDOR_ID_BROADCOM, 0x4324, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
f222313a
JL		 143 /* Broadcom 43XG 802.11b/g */
144 { PCI_VENDOR_ID_BROADCOM, 0x4325, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
489423c8
MB		 145#ifdef CONFIG_BCM947XX
146 /* SB bus on BCM947xx */
147 { PCI_VENDOR_ID_BROADCOM, 0x0800, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
148#endif
149 { 0 },
f222313a
JL		 150};
151MODULE_DEVICE_TABLE(pci, bcm43xx_pci_tbl);
152
153static void bcm43xx_ram_write(struct bcm43xx_private *bcm, u16 offset, u32 val)
154{
155 u32 status;
156
157 status = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
158 if (!(status & BCM43xx_SBF_XFER_REG_BYTESWAP))
159 val = swab32(val);
160
161 bcm43xx_write32(bcm, BCM43xx_MMIO_RAM_CONTROL, offset);
73733847 162 mmiowb();
f222313a
JL		 163 bcm43xx_write32(bcm, BCM43xx_MMIO_RAM_DATA, val);
164}
165
166static inline
167void bcm43xx_shm_control_word(struct bcm43xx_private *bcm,
168 u16 routing, u16 offset)
169{
170 u32 control;
171
172 /* "offset" is the WORD offset. */
173
174 control = routing;
175 control <<= 16;
176 control |= offset;
177 bcm43xx_write32(bcm, BCM43xx_MMIO_SHM_CONTROL, control);
178}
179
180u32 bcm43xx_shm_read32(struct bcm43xx_private *bcm,
181 u16 routing, u16 offset)
182{
183 u32 ret;
184
185 if (routing == BCM43xx_SHM_SHARED) {
186 if (offset & 0x0003) {
187 /* Unaligned access */
188 bcm43xx_shm_control_word(bcm, routing, offset >> 2);
189 ret = bcm43xx_read16(bcm, BCM43xx_MMIO_SHM_DATA_UNALIGNED);
190 ret <<= 16;
191 bcm43xx_shm_control_word(bcm, routing, (offset >> 2) + 1);
192 ret |= bcm43xx_read16(bcm, BCM43xx_MMIO_SHM_DATA);
193
194 return ret;
195 }
196 offset >>= 2;
197 }
198 bcm43xx_shm_control_word(bcm, routing, offset);
199 ret = bcm43xx_read32(bcm, BCM43xx_MMIO_SHM_DATA);
200
201 return ret;
202}
203
204u16 bcm43xx_shm_read16(struct bcm43xx_private *bcm,
205 u16 routing, u16 offset)
206{
207 u16 ret;
208
209 if (routing == BCM43xx_SHM_SHARED) {
210 if (offset & 0x0003) {
211 /* Unaligned access */
212 bcm43xx_shm_control_word(bcm, routing, offset >> 2);
213 ret = bcm43xx_read16(bcm, BCM43xx_MMIO_SHM_DATA_UNALIGNED);
214
215 return ret;
216 }
217 offset >>= 2;
218 }
219 bcm43xx_shm_control_word(bcm, routing, offset);
220 ret = bcm43xx_read16(bcm, BCM43xx_MMIO_SHM_DATA);
221
222 return ret;
223}
224
225void bcm43xx_shm_write32(struct bcm43xx_private *bcm,
226 u16 routing, u16 offset,
227 u32 value)
228{
229 if (routing == BCM43xx_SHM_SHARED) {
230 if (offset & 0x0003) {
231 /* Unaligned access */
232 bcm43xx_shm_control_word(bcm, routing, offset >> 2);
73733847 233 mmiowb();
f222313a
JL		 234 bcm43xx_write16(bcm, BCM43xx_MMIO_SHM_DATA_UNALIGNED,
235 (value >> 16) & 0xffff);
73733847 236 mmiowb();
f222313a 237 bcm43xx_shm_control_word(bcm, routing, (offset >> 2) + 1);
73733847 238 mmiowb();
f222313a
JL		 239 bcm43xx_write16(bcm, BCM43xx_MMIO_SHM_DATA,
240 value & 0xffff);
241 return;
242 }
243 offset >>= 2;
244 }
245 bcm43xx_shm_control_word(bcm, routing, offset);
73733847 246 mmiowb();
f222313a
JL		 247 bcm43xx_write32(bcm, BCM43xx_MMIO_SHM_DATA, value);
248}
249
250void bcm43xx_shm_write16(struct bcm43xx_private *bcm,
251 u16 routing, u16 offset,
252 u16 value)
253{
254 if (routing == BCM43xx_SHM_SHARED) {
255 if (offset & 0x0003) {
256 /* Unaligned access */
257 bcm43xx_shm_control_word(bcm, routing, offset >> 2);
73733847 258 mmiowb();
f222313a
JL		 259 bcm43xx_write16(bcm, BCM43xx_MMIO_SHM_DATA_UNALIGNED,
260 value);
261 return;
262 }
263 offset >>= 2;
264 }
265 bcm43xx_shm_control_word(bcm, routing, offset);
73733847 266 mmiowb();
f222313a
JL		 267 bcm43xx_write16(bcm, BCM43xx_MMIO_SHM_DATA, value);
268}
269
270void bcm43xx_tsf_read(struct bcm43xx_private *bcm, u64 *tsf)
271{
272 /* We need to be careful. As we read the TSF from multiple
273 * registers, we should take care of register overflows.
274 * In theory, the whole tsf read process should be atomic.
275 * We try to be atomic here, by restaring the read process,
276 * if any of the high registers changed (overflew).
277 */
278 if (bcm->current_core->rev >= 3) {
279 u32 low, high, high2;
280
281 do {
282 high = bcm43xx_read32(bcm, BCM43xx_MMIO_REV3PLUS_TSF_HIGH);
283 low = bcm43xx_read32(bcm, BCM43xx_MMIO_REV3PLUS_TSF_LOW);
284 high2 = bcm43xx_read32(bcm, BCM43xx_MMIO_REV3PLUS_TSF_HIGH);
285 } while (unlikely(high != high2));
286
287 *tsf = high;
288 *tsf <<= 32;
289 *tsf |= low;
290 } else {
291 u64 tmp;
292 u16 v0, v1, v2, v3;
293 u16 test1, test2, test3;
294
295 do {
296 v3 = bcm43xx_read16(bcm, BCM43xx_MMIO_TSF_3);
297 v2 = bcm43xx_read16(bcm, BCM43xx_MMIO_TSF_2);
298 v1 = bcm43xx_read16(bcm, BCM43xx_MMIO_TSF_1);
299 v0 = bcm43xx_read16(bcm, BCM43xx_MMIO_TSF_0);
300
301 test3 = bcm43xx_read16(bcm, BCM43xx_MMIO_TSF_3);
302 test2 = bcm43xx_read16(bcm, BCM43xx_MMIO_TSF_2);
303 test1 = bcm43xx_read16(bcm, BCM43xx_MMIO_TSF_1);
304 } while (v3 != test3 || v2 != test2 || v1 != test1);
305
306 *tsf = v3;
307 *tsf <<= 48;
308 tmp = v2;
309 tmp <<= 32;
310 *tsf |= tmp;
311 tmp = v1;
312 tmp <<= 16;
313 *tsf |= tmp;
314 *tsf |= v0;
315 }
316}
317
318void bcm43xx_tsf_write(struct bcm43xx_private *bcm, u64 tsf)
319{
320 u32 status;
321
322 status = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
323 status |= BCM43xx_SBF_TIME_UPDATE;
324 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD, status);
73733847 325 mmiowb();
f222313a
JL		 326
327 /* Be careful with the in-progress timer.
328 * First zero out the low register, so we have a full
329 * register-overflow duration to complete the operation.
330 */
331 if (bcm->current_core->rev >= 3) {
332 u32 lo = (tsf & 0x00000000FFFFFFFFULL);
333 u32 hi = (tsf & 0xFFFFFFFF00000000ULL) >> 32;
334
f222313a 335 bcm43xx_write32(bcm, BCM43xx_MMIO_REV3PLUS_TSF_LOW, 0);
73733847 336 mmiowb();
f222313a 337 bcm43xx_write32(bcm, BCM43xx_MMIO_REV3PLUS_TSF_HIGH, hi);
73733847 338 mmiowb();
f222313a
JL		 339 bcm43xx_write32(bcm, BCM43xx_MMIO_REV3PLUS_TSF_LOW, lo);
340 } else {
341 u16 v0 = (tsf & 0x000000000000FFFFULL);
342 u16 v1 = (tsf & 0x00000000FFFF0000ULL) >> 16;
343 u16 v2 = (tsf & 0x0000FFFF00000000ULL) >> 32;
344 u16 v3 = (tsf & 0xFFFF000000000000ULL) >> 48;
345
f222313a 346 bcm43xx_write16(bcm, BCM43xx_MMIO_TSF_0, 0);
73733847 347 mmiowb();
f222313a 348 bcm43xx_write16(bcm, BCM43xx_MMIO_TSF_3, v3);
73733847 349 mmiowb();
f222313a 350 bcm43xx_write16(bcm, BCM43xx_MMIO_TSF_2, v2);
73733847 351 mmiowb();
f222313a 352 bcm43xx_write16(bcm, BCM43xx_MMIO_TSF_1, v1);
73733847 353 mmiowb();
f222313a
JL		 354 bcm43xx_write16(bcm, BCM43xx_MMIO_TSF_0, v0);
355 }
356
357 status = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
358 status &= ~BCM43xx_SBF_TIME_UPDATE;
359 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD, status);
360}
361
f222313a
JL		 362static
363void bcm43xx_macfilter_set(struct bcm43xx_private *bcm,
364 u16 offset,
365 const u8 *mac)
366{
367 u16 data;
368
369 offset |= 0x0020;
370 bcm43xx_write16(bcm, BCM43xx_MMIO_MACFILTER_CONTROL, offset);
371
372 data = mac[0];
373 data |= mac[1] << 8;
374 bcm43xx_write16(bcm, BCM43xx_MMIO_MACFILTER_DATA, data);
375 data = mac[2];
376 data |= mac[3] << 8;
377 bcm43xx_write16(bcm, BCM43xx_MMIO_MACFILTER_DATA, data);
378 data = mac[4];
379 data |= mac[5] << 8;
380 bcm43xx_write16(bcm, BCM43xx_MMIO_MACFILTER_DATA, data);
381}
382
489423c8
MB		 383static void bcm43xx_macfilter_clear(struct bcm43xx_private *bcm,
384 u16 offset)
f222313a
JL		 385{
386 const u8 zero_addr[ETH_ALEN] = { 0 };
387
388 bcm43xx_macfilter_set(bcm, offset, zero_addr);
389}
390
391static void bcm43xx_write_mac_bssid_templates(struct bcm43xx_private *bcm)
392{
393 const u8 *mac = (const u8 *)(bcm->net_dev->dev_addr);
394 const u8 *bssid = (const u8 *)(bcm->ieee->bssid);
395 u8 mac_bssid[ETH_ALEN * 2];
396 int i;
397
398 memcpy(mac_bssid, mac, ETH_ALEN);
399 memcpy(mac_bssid + ETH_ALEN, bssid, ETH_ALEN);
400
401 /* Write our MAC address and BSSID to template ram */
402 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32))
403 bcm43xx_ram_write(bcm, 0x20 + i, *((u32 *)(mac_bssid + i)));
404 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32))
405 bcm43xx_ram_write(bcm, 0x78 + i, *((u32 *)(mac_bssid + i)));
406 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32))
407 bcm43xx_ram_write(bcm, 0x478 + i, *((u32 *)(mac_bssid + i)));
408}
409
b5e868ed
MB		 410//FIXME: Well, we should probably call them from somewhere.
411#if 0
489423c8 412static void bcm43xx_set_slot_time(struct bcm43xx_private *bcm, u16 slot_time)
f222313a
JL		 413{
414 /* slot_time is in usec. */
e9357c05 415 if (bcm43xx_current_phy(bcm)->type != BCM43xx_PHYTYPE_G)
f222313a
JL		 416 return;
417 bcm43xx_write16(bcm, 0x684, 510 + slot_time);
418 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0010, slot_time);
419}
420
489423c8 421static void bcm43xx_short_slot_timing_enable(struct bcm43xx_private *bcm)
f222313a
JL		 422{
423 bcm43xx_set_slot_time(bcm, 9);
424}
425
489423c8 426static void bcm43xx_short_slot_timing_disable(struct bcm43xx_private *bcm)
f222313a
JL		 427{
428 bcm43xx_set_slot_time(bcm, 20);
429}
b5e868ed 430#endif
f222313a 431
b5e868ed
MB		 432/* FIXME: To get the MAC-filter working, we need to implement the
433 * following functions (and rename them :)
434 */
435#if 0
f222313a
JL		 436static void bcm43xx_disassociate(struct bcm43xx_private *bcm)
437{
438 bcm43xx_mac_suspend(bcm);
439 bcm43xx_macfilter_clear(bcm, BCM43xx_MACFILTER_ASSOC);
440
441 bcm43xx_ram_write(bcm, 0x0026, 0x0000);
442 bcm43xx_ram_write(bcm, 0x0028, 0x0000);
443 bcm43xx_ram_write(bcm, 0x007E, 0x0000);
444 bcm43xx_ram_write(bcm, 0x0080, 0x0000);
445 bcm43xx_ram_write(bcm, 0x047E, 0x0000);
446 bcm43xx_ram_write(bcm, 0x0480, 0x0000);
447
448 if (bcm->current_core->rev < 3) {
449 bcm43xx_write16(bcm, 0x0610, 0x8000);
450 bcm43xx_write16(bcm, 0x060E, 0x0000);
451 } else
452 bcm43xx_write32(bcm, 0x0188, 0x80000000);
453
454 bcm43xx_shm_write32(bcm, BCM43xx_SHM_WIRELESS, 0x0004, 0x000003ff);
455
e9357c05 456 if (bcm43xx_current_phy(bcm)->type == BCM43xx_PHYTYPE_G &&
f222313a
JL		 457 ieee80211_is_ofdm_rate(bcm->softmac->txrates.default_rate))
458 bcm43xx_short_slot_timing_enable(bcm);
459
460 bcm43xx_mac_enable(bcm);
461}
462
f222313a
JL		 463static void bcm43xx_associate(struct bcm43xx_private *bcm,
464 const u8 *mac)
465{
466 memcpy(bcm->ieee->bssid, mac, ETH_ALEN);
467
468 bcm43xx_mac_suspend(bcm);
469 bcm43xx_macfilter_set(bcm, BCM43xx_MACFILTER_ASSOC, mac);
470 bcm43xx_write_mac_bssid_templates(bcm);
471 bcm43xx_mac_enable(bcm);
472}
b5e868ed 473#endif
f222313a
JL		 474
475/* Enable a Generic IRQ. "mask" is the mask of which IRQs to enable.
476 * Returns the _previously_ enabled IRQ mask.
477 */
478static inline u32 bcm43xx_interrupt_enable(struct bcm43xx_private *bcm, u32 mask)
479{
480 u32 old_mask;
481
482 old_mask = bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_MASK);
483 bcm43xx_write32(bcm, BCM43xx_MMIO_GEN_IRQ_MASK, old_mask | mask);
484
485 return old_mask;
486}
487
488/* Disable a Generic IRQ. "mask" is the mask of which IRQs to disable.
489 * Returns the _previously_ enabled IRQ mask.
490 */
491static inline u32 bcm43xx_interrupt_disable(struct bcm43xx_private *bcm, u32 mask)
492{
493 u32 old_mask;
494
495 old_mask = bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_MASK);
496 bcm43xx_write32(bcm, BCM43xx_MMIO_GEN_IRQ_MASK, old_mask & ~mask);
497
498 return old_mask;
499}
500
91769e7d
MB		 501/* Synchronize IRQ top- and bottom-half.
502 * IRQs must be masked before calling this.
503 * This must not be called with the irq_lock held.
504 */
505static void bcm43xx_synchronize_irq(struct bcm43xx_private *bcm)
506{
507 synchronize_irq(bcm->irq);
508 tasklet_disable(&bcm->isr_tasklet);
509}
510
f222313a
JL		 511/* Make sure we don't receive more data from the device. */
512static int bcm43xx_disable_interrupts_sync(struct bcm43xx_private *bcm, u32 *oldstate)
513{
f222313a 514 unsigned long flags;
91769e7d 515 u32 old;
f222313a 516
78ff56a0
MB		 517 bcm43xx_lock_irqonly(bcm, flags);
518 if (unlikely(bcm43xx_status(bcm) != BCM43xx_STAT_INITIALIZED)) {
519 bcm43xx_unlock_irqonly(bcm, flags);
f222313a
JL		 520 return -EBUSY;
521 }
522 old = bcm43xx_interrupt_disable(bcm, BCM43xx_IRQ_ALL);
78ff56a0 523 bcm43xx_unlock_irqonly(bcm, flags);
91769e7d
MB		 524 bcm43xx_synchronize_irq(bcm);
525
f222313a
JL		 526 if (oldstate)
527 *oldstate = old;
528
529 return 0;
530}
531
532static int bcm43xx_read_radioinfo(struct bcm43xx_private *bcm)
533{
e9357c05
MB		 534 struct bcm43xx_radioinfo *radio = bcm43xx_current_radio(bcm);
535 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
f222313a
JL		 536 u32 radio_id;
537 u16 manufact;
538 u16 version;
539 u8 revision;
540 s8 i;
541
542 if (bcm->chip_id == 0x4317) {
543 if (bcm->chip_rev == 0x00)
544 radio_id = 0x3205017F;
545 else if (bcm->chip_rev == 0x01)
546 radio_id = 0x4205017F;
547 else
548 radio_id = 0x5205017F;
549 } else {
550 bcm43xx_write16(bcm, BCM43xx_MMIO_RADIO_CONTROL, BCM43xx_RADIOCTL_ID);
551 radio_id = bcm43xx_read16(bcm, BCM43xx_MMIO_RADIO_DATA_HIGH);
552 radio_id <<= 16;
553 bcm43xx_write16(bcm, BCM43xx_MMIO_RADIO_CONTROL, BCM43xx_RADIOCTL_ID);
554 radio_id |= bcm43xx_read16(bcm, BCM43xx_MMIO_RADIO_DATA_LOW);
555 }
556
557 manufact = (radio_id & 0x00000FFF);
558 version = (radio_id & 0x0FFFF000) >> 12;
559 revision = (radio_id & 0xF0000000) >> 28;
560
489423c8 561 dprintk(KERN_INFO PFX "Detected Radio: ID: %x (Manuf: %x Ver: %x Rev: %x)\n",
f222313a
JL		 562 radio_id, manufact, version, revision);
563
489423c8 564 switch (phy->type) {
f222313a
JL		 565 case BCM43xx_PHYTYPE_A:
566 if ((version != 0x2060) || (revision != 1) || (manufact != 0x17f))
567 goto err_unsupported_radio;
568 break;
569 case BCM43xx_PHYTYPE_B:
570 if ((version & 0xFFF0) != 0x2050)
571 goto err_unsupported_radio;
572 break;
573 case BCM43xx_PHYTYPE_G:
574 if (version != 0x2050)
575 goto err_unsupported_radio;
576 break;
577 }
578
489423c8
MB		 579 radio->manufact = manufact;
580 radio->version = version;
581 radio->revision = revision;
f222313a
JL		 582
583 /* Set default attenuation values. */
6ecb2690
MB		 584 radio->baseband_atten = bcm43xx_default_baseband_attenuation(bcm);
585 radio->radio_atten = bcm43xx_default_radio_attenuation(bcm);
586 radio->txctl1 = bcm43xx_default_txctl1(bcm);
adc40e97 587 radio->txctl2 = 0xFFFF;
e9357c05 588 if (phy->type == BCM43xx_PHYTYPE_A)
489423c8 589 radio->txpower_desired = bcm->sprom.maxpower_aphy;
393344f6 590 else
e9357c05 591 radio->txpower_desired = bcm->sprom.maxpower_bgphy;
f222313a
JL		 592
593 /* Initialize the in-memory nrssi Lookup Table. */
594 for (i = 0; i < 64; i++)
489423c8 595 radio->nrssi_lt[i] = i;
f222313a
JL		 596
597 return 0;
598
599err_unsupported_radio:
600 printk(KERN_ERR PFX "Unsupported Radio connected to the PHY!\n");
601 return -ENODEV;
602}
603
604static const char * bcm43xx_locale_iso(u8 locale)
605{
606 /* ISO 3166-1 country codes.
607 * Note that there aren't ISO 3166-1 codes for
608 * all or locales. (Not all locales are countries)
609 */
610 switch (locale) {
611 case BCM43xx_LOCALE_WORLD:
612 case BCM43xx_LOCALE_ALL:
613 return "XX";
614 case BCM43xx_LOCALE_THAILAND:
615 return "TH";
616 case BCM43xx_LOCALE_ISRAEL:
617 return "IL";
618 case BCM43xx_LOCALE_JORDAN:
619 return "JO";
620 case BCM43xx_LOCALE_CHINA:
621 return "CN";
622 case BCM43xx_LOCALE_JAPAN:
623 case BCM43xx_LOCALE_JAPAN_HIGH:
624 return "JP";
625 case BCM43xx_LOCALE_USA_CANADA_ANZ:
626 case BCM43xx_LOCALE_USA_LOW:
627 return "US";
628 case BCM43xx_LOCALE_EUROPE:
629 return "EU";
630 case BCM43xx_LOCALE_NONE:
631 return " ";
632 }
633 assert(0);
634 return " ";
635}
636
637static const char * bcm43xx_locale_string(u8 locale)
638{
639 switch (locale) {
640 case BCM43xx_LOCALE_WORLD:
641 return "World";
642 case BCM43xx_LOCALE_THAILAND:
643 return "Thailand";
644 case BCM43xx_LOCALE_ISRAEL:
645 return "Israel";
646 case BCM43xx_LOCALE_JORDAN:
647 return "Jordan";
648 case BCM43xx_LOCALE_CHINA:
649 return "China";
650 case BCM43xx_LOCALE_JAPAN:
651 return "Japan";
652 case BCM43xx_LOCALE_USA_CANADA_ANZ:
653 return "USA/Canada/ANZ";
654 case BCM43xx_LOCALE_EUROPE:
655 return "Europe";
656 case BCM43xx_LOCALE_USA_LOW:
657 return "USAlow";
658 case BCM43xx_LOCALE_JAPAN_HIGH:
659 return "JapanHigh";
660 case BCM43xx_LOCALE_ALL:
661 return "All";
662 case BCM43xx_LOCALE_NONE:
663 return "None";
664 }
665 assert(0);
666 return "";
667}
668
669static inline u8 bcm43xx_crc8(u8 crc, u8 data)
670{
671 static const u8 t[] = {
672 0x00, 0xF7, 0xB9, 0x4E, 0x25, 0xD2, 0x9C, 0x6B,
673 0x4A, 0xBD, 0xF3, 0x04, 0x6F, 0x98, 0xD6, 0x21,
674 0x94, 0x63, 0x2D, 0xDA, 0xB1, 0x46, 0x08, 0xFF,
675 0xDE, 0x29, 0x67, 0x90, 0xFB, 0x0C, 0x42, 0xB5,
676 0x7F, 0x88, 0xC6, 0x31, 0x5A, 0xAD, 0xE3, 0x14,
677 0x35, 0xC2, 0x8C, 0x7B, 0x10, 0xE7, 0xA9, 0x5E,
678 0xEB, 0x1C, 0x52, 0xA5, 0xCE, 0x39, 0x77, 0x80,
679 0xA1, 0x56, 0x18, 0xEF, 0x84, 0x73, 0x3D, 0xCA,
680 0xFE, 0x09, 0x47, 0xB0, 0xDB, 0x2C, 0x62, 0x95,
681 0xB4, 0x43, 0x0D, 0xFA, 0x91, 0x66, 0x28, 0xDF,
682 0x6A, 0x9D, 0xD3, 0x24, 0x4F, 0xB8, 0xF6, 0x01,
683 0x20, 0xD7, 0x99, 0x6E, 0x05, 0xF2, 0xBC, 0x4B,
684 0x81, 0x76, 0x38, 0xCF, 0xA4, 0x53, 0x1D, 0xEA,
685 0xCB, 0x3C, 0x72, 0x85, 0xEE, 0x19, 0x57, 0xA0,
686 0x15, 0xE2, 0xAC, 0x5B, 0x30, 0xC7, 0x89, 0x7E,
687 0x5F, 0xA8, 0xE6, 0x11, 0x7A, 0x8D, 0xC3, 0x34,
688 0xAB, 0x5C, 0x12, 0xE5, 0x8E, 0x79, 0x37, 0xC0,
689 0xE1, 0x16, 0x58, 0xAF, 0xC4, 0x33, 0x7D, 0x8A,
690 0x3F, 0xC8, 0x86, 0x71, 0x1A, 0xED, 0xA3, 0x54,
691 0x75, 0x82, 0xCC, 0x3B, 0x50, 0xA7, 0xE9, 0x1E,
692 0xD4, 0x23, 0x6D, 0x9A, 0xF1, 0x06, 0x48, 0xBF,
693 0x9E, 0x69, 0x27, 0xD0, 0xBB, 0x4C, 0x02, 0xF5,
694 0x40, 0xB7, 0xF9, 0x0E, 0x65, 0x92, 0xDC, 0x2B,
695 0x0A, 0xFD, 0xB3, 0x44, 0x2F, 0xD8, 0x96, 0x61,
696 0x55, 0xA2, 0xEC, 0x1B, 0x70, 0x87, 0xC9, 0x3E,
697 0x1F, 0xE8, 0xA6, 0x51, 0x3A, 0xCD, 0x83, 0x74,
698 0xC1, 0x36, 0x78, 0x8F, 0xE4, 0x13, 0x5D, 0xAA,
699 0x8B, 0x7C, 0x32, 0xC5, 0xAE, 0x59, 0x17, 0xE0,
700 0x2A, 0xDD, 0x93, 0x64, 0x0F, 0xF8, 0xB6, 0x41,
701 0x60, 0x97, 0xD9, 0x2E, 0x45, 0xB2, 0xFC, 0x0B,
702 0xBE, 0x49, 0x07, 0xF0, 0x9B, 0x6C, 0x22, 0xD5,
703 0xF4, 0x03, 0x4D, 0xBA, 0xD1, 0x26, 0x68, 0x9F,
704 };
705 return t[crc ^ data];
706}
707
ad3f086c 708static u8 bcm43xx_sprom_crc(const u16 *sprom)
f222313a
JL		 709{
710 int word;
711 u8 crc = 0xFF;
712
713 for (word = 0; word < BCM43xx_SPROM_SIZE - 1; word++) {
714 crc = bcm43xx_crc8(crc, sprom[word] & 0x00FF);
715 crc = bcm43xx_crc8(crc, (sprom[word] & 0xFF00) >> 8);
716 }
717 crc = bcm43xx_crc8(crc, sprom[BCM43xx_SPROM_VERSION] & 0x00FF);
718 crc ^= 0xFF;
719
720 return crc;
721}
722
ea0922b0 723int bcm43xx_sprom_read(struct bcm43xx_private *bcm, u16 *sprom)
f222313a
JL		 724{
725 int i;
ea0922b0
MB		 726 u8 crc, expected_crc;
727
728 for (i = 0; i < BCM43xx_SPROM_SIZE; i++)
729 sprom[i] = bcm43xx_read16(bcm, BCM43xx_SPROM_BASE + (i * 2));
730 /* CRC-8 check. */
731 crc = bcm43xx_sprom_crc(sprom);
732 expected_crc = (sprom[BCM43xx_SPROM_VERSION] & 0xFF00) >> 8;
733 if (crc != expected_crc) {
734 printk(KERN_WARNING PFX "WARNING: Invalid SPROM checksum "
735 "(0x%02X, expected: 0x%02X)\n",
736 crc, expected_crc);
737 return -EINVAL;
738 }
739
740 return 0;
741}
742
743int bcm43xx_sprom_write(struct bcm43xx_private *bcm, const u16 *sprom)
744{
745 int i, err;
746 u8 crc, expected_crc;
747 u32 spromctl;
748
749 /* CRC-8 validation of the input data. */
750 crc = bcm43xx_sprom_crc(sprom);
751 expected_crc = (sprom[BCM43xx_SPROM_VERSION] & 0xFF00) >> 8;
752 if (crc != expected_crc) {
753 printk(KERN_ERR PFX "SPROM input data: Invalid CRC\n");
754 return -EINVAL;
755 }
756
757 printk(KERN_INFO PFX "Writing SPROM. Do NOT turn off the power! Please stand by...\n");
758 err = bcm43xx_pci_read_config32(bcm, BCM43xx_PCICFG_SPROMCTL, &spromctl);
759 if (err)
760 goto err_ctlreg;
761 spromctl |= 0x10; /* SPROM WRITE enable. */
762 bcm43xx_pci_write_config32(bcm, BCM43xx_PCICFG_SPROMCTL, spromctl);
763 if (err)
764 goto err_ctlreg;
765 /* We must burn lots of CPU cycles here, but that does not
766 * really matter as one does not write the SPROM every other minute...
767 */
768 printk(KERN_INFO PFX "[ 0%%");
769 mdelay(500);
770 for (i = 0; i < BCM43xx_SPROM_SIZE; i++) {
771 if (i == 16)
772 printk("25%%");
773 else if (i == 32)
774 printk("50%%");
775 else if (i == 48)
776 printk("75%%");
777 else if (i % 2)
778 printk(".");
779 bcm43xx_write16(bcm, BCM43xx_SPROM_BASE + (i * 2), sprom[i]);
efccb647 780 mmiowb();
ea0922b0
MB		 781 mdelay(20);
782 }
783 spromctl &= ~0x10; /* SPROM WRITE enable. */
784 bcm43xx_pci_write_config32(bcm, BCM43xx_PCICFG_SPROMCTL, spromctl);
785 if (err)
786 goto err_ctlreg;
787 mdelay(500);
788 printk("100%% ]\n");
789 printk(KERN_INFO PFX "SPROM written.\n");
790 bcm43xx_controller_restart(bcm, "SPROM update");
791
792 return 0;
793err_ctlreg:
794 printk(KERN_ERR PFX "Could not access SPROM control register.\n");
795 return -ENODEV;
796}
797
798static int bcm43xx_sprom_extract(struct bcm43xx_private *bcm)
799{
f222313a
JL		 800 u16 value;
801 u16 *sprom;
f222313a
JL		 802#ifdef CONFIG_BCM947XX
803 char *c;
804#endif
805
806 sprom = kzalloc(BCM43xx_SPROM_SIZE * sizeof(u16),
807 GFP_KERNEL);
808 if (!sprom) {
ea0922b0 809 printk(KERN_ERR PFX "sprom_extract OOM\n");
f222313a
JL		 810 return -ENOMEM;
811 }
812#ifdef CONFIG_BCM947XX
813 sprom[BCM43xx_SPROM_BOARDFLAGS2] = atoi(nvram_get("boardflags2"));
814 sprom[BCM43xx_SPROM_BOARDFLAGS] = atoi(nvram_get("boardflags"));
815
816 if ((c = nvram_get("il0macaddr")) != NULL)
817 e_aton(c, (char *) &(sprom[BCM43xx_SPROM_IL0MACADDR]));
818
819 if ((c = nvram_get("et1macaddr")) != NULL)
820 e_aton(c, (char *) &(sprom[BCM43xx_SPROM_ET1MACADDR]));
821
822 sprom[BCM43xx_SPROM_PA0B0] = atoi(nvram_get("pa0b0"));
823 sprom[BCM43xx_SPROM_PA0B1] = atoi(nvram_get("pa0b1"));
824 sprom[BCM43xx_SPROM_PA0B2] = atoi(nvram_get("pa0b2"));
825
826 sprom[BCM43xx_SPROM_PA1B0] = atoi(nvram_get("pa1b0"));
827 sprom[BCM43xx_SPROM_PA1B1] = atoi(nvram_get("pa1b1"));
828 sprom[BCM43xx_SPROM_PA1B2] = atoi(nvram_get("pa1b2"));
829
830 sprom[BCM43xx_SPROM_BOARDREV] = atoi(nvram_get("boardrev"));
831#else
ea0922b0 832 bcm43xx_sprom_read(bcm, sprom);
f222313a
JL		 833#endif
834
835 /* boardflags2 */
836 value = sprom[BCM43xx_SPROM_BOARDFLAGS2];
837 bcm->sprom.boardflags2 = value;
838
839 /* il0macaddr */
840 value = sprom[BCM43xx_SPROM_IL0MACADDR + 0];
841 *(((u16 *)bcm->sprom.il0macaddr) + 0) = cpu_to_be16(value);
842 value = sprom[BCM43xx_SPROM_IL0MACADDR + 1];
843 *(((u16 *)bcm->sprom.il0macaddr) + 1) = cpu_to_be16(value);
844 value = sprom[BCM43xx_SPROM_IL0MACADDR + 2];
845 *(((u16 *)bcm->sprom.il0macaddr) + 2) = cpu_to_be16(value);
846
847 /* et0macaddr */
848 value = sprom[BCM43xx_SPROM_ET0MACADDR + 0];
849 *(((u16 *)bcm->sprom.et0macaddr) + 0) = cpu_to_be16(value);
850 value = sprom[BCM43xx_SPROM_ET0MACADDR + 1];
851 *(((u16 *)bcm->sprom.et0macaddr) + 1) = cpu_to_be16(value);
852 value = sprom[BCM43xx_SPROM_ET0MACADDR + 2];
853 *(((u16 *)bcm->sprom.et0macaddr) + 2) = cpu_to_be16(value);
854
855 /* et1macaddr */
856 value = sprom[BCM43xx_SPROM_ET1MACADDR + 0];
857 *(((u16 *)bcm->sprom.et1macaddr) + 0) = cpu_to_be16(value);
858 value = sprom[BCM43xx_SPROM_ET1MACADDR + 1];
859 *(((u16 *)bcm->sprom.et1macaddr) + 1) = cpu_to_be16(value);
860 value = sprom[BCM43xx_SPROM_ET1MACADDR + 2];
861 *(((u16 *)bcm->sprom.et1macaddr) + 2) = cpu_to_be16(value);
862
863 /* ethernet phy settings */
864 value = sprom[BCM43xx_SPROM_ETHPHY];
865 bcm->sprom.et0phyaddr = (value & 0x001F);
866 bcm->sprom.et1phyaddr = (value & 0x03E0) >> 5;
867 bcm->sprom.et0mdcport = (value & (1 << 14)) >> 14;
868 bcm->sprom.et1mdcport = (value & (1 << 15)) >> 15;
869
870 /* boardrev, antennas, locale */
871 value = sprom[BCM43xx_SPROM_BOARDREV];
872 bcm->sprom.boardrev = (value & 0x00FF);
873 bcm->sprom.locale = (value & 0x0F00) >> 8;
874 bcm->sprom.antennas_aphy = (value & 0x3000) >> 12;
875 bcm->sprom.antennas_bgphy = (value & 0xC000) >> 14;
876 if (modparam_locale != -1) {
877 if (modparam_locale >= 0 && modparam_locale <= 11) {
878 bcm->sprom.locale = modparam_locale;
879 printk(KERN_WARNING PFX "Operating with modified "
880 "LocaleCode %u (%s)\n",
881 bcm->sprom.locale,
882 bcm43xx_locale_string(bcm->sprom.locale));
883 } else {
884 printk(KERN_WARNING PFX "Module parameter \"locale\" "
885 "invalid value. (0 - 11)\n");
886 }
887 }
888
889 /* pa0b* */
890 value = sprom[BCM43xx_SPROM_PA0B0];
891 bcm->sprom.pa0b0 = value;
892 value = sprom[BCM43xx_SPROM_PA0B1];
893 bcm->sprom.pa0b1 = value;
894 value = sprom[BCM43xx_SPROM_PA0B2];
895 bcm->sprom.pa0b2 = value;
896
897 /* wl0gpio* */
898 value = sprom[BCM43xx_SPROM_WL0GPIO0];
899 if (value == 0x0000)
900 value = 0xFFFF;
901 bcm->sprom.wl0gpio0 = value & 0x00FF;
902 bcm->sprom.wl0gpio1 = (value & 0xFF00) >> 8;
903 value = sprom[BCM43xx_SPROM_WL0GPIO2];
904 if (value == 0x0000)
905 value = 0xFFFF;
906 bcm->sprom.wl0gpio2 = value & 0x00FF;
907 bcm->sprom.wl0gpio3 = (value & 0xFF00) >> 8;
908
909 /* maxpower */
910 value = sprom[BCM43xx_SPROM_MAXPWR];
911 bcm->sprom.maxpower_aphy = (value & 0xFF00) >> 8;
912 bcm->sprom.maxpower_bgphy = value & 0x00FF;
913
914 /* pa1b* */
915 value = sprom[BCM43xx_SPROM_PA1B0];
916 bcm->sprom.pa1b0 = value;
917 value = sprom[BCM43xx_SPROM_PA1B1];
918 bcm->sprom.pa1b1 = value;
919 value = sprom[BCM43xx_SPROM_PA1B2];
920 bcm->sprom.pa1b2 = value;
921
922 /* idle tssi target */
923 value = sprom[BCM43xx_SPROM_IDL_TSSI_TGT];
924 bcm->sprom.idle_tssi_tgt_aphy = value & 0x00FF;
925 bcm->sprom.idle_tssi_tgt_bgphy = (value & 0xFF00) >> 8;
926
927 /* boardflags */
928 value = sprom[BCM43xx_SPROM_BOARDFLAGS];
929 if (value == 0xFFFF)
930 value = 0x0000;
931 bcm->sprom.boardflags = value;
b3db5e55
MB		 932 /* boardflags workarounds */
933 if (bcm->board_vendor == PCI_VENDOR_ID_DELL &&
934 bcm->chip_id == 0x4301 &&
935 bcm->board_revision == 0x74)
936 bcm->sprom.boardflags |= BCM43xx_BFL_BTCOEXIST;
937 if (bcm->board_vendor == PCI_VENDOR_ID_APPLE &&
938 bcm->board_type == 0x4E &&
939 bcm->board_revision > 0x40)
940 bcm->sprom.boardflags |= BCM43xx_BFL_PACTRL;
f222313a
JL		 941
942 /* antenna gain */
943 value = sprom[BCM43xx_SPROM_ANTENNA_GAIN];
944 if (value == 0x0000 || value == 0xFFFF)
945 value = 0x0202;
946 /* convert values to Q5.2 */
947 bcm->sprom.antennagain_aphy = ((value & 0xFF00) >> 8) * 4;
948 bcm->sprom.antennagain_bgphy = (value & 0x00FF) * 4;
949
950 kfree(sprom);
951
952 return 0;
953}
954
869aaab1 955static int bcm43xx_geo_init(struct bcm43xx_private *bcm)
f222313a 956{
869aaab1 957 struct ieee80211_geo *geo;
f222313a
JL		 958 struct ieee80211_channel *chan;
959 int have_a = 0, have_bg = 0;
e9357c05 960 int i;
9e4a375b 961 u8 channel;
f222313a
JL		 962 struct bcm43xx_phyinfo *phy;
963 const char *iso_country;
964
869aaab1
MB		 965 geo = kzalloc(sizeof(*geo), GFP_KERNEL);
966 if (!geo)
967 return -ENOMEM;
968
e9357c05
MB		 969 for (i = 0; i < bcm->nr_80211_available; i++) {
970 phy = &(bcm->core_80211_ext[i].phy);
f222313a
JL		 971 switch (phy->type) {
972 case BCM43xx_PHYTYPE_B:
973 case BCM43xx_PHYTYPE_G:
974 have_bg = 1;
975 break;
976 case BCM43xx_PHYTYPE_A:
977 have_a = 1;
978 break;
979 default:
980 assert(0);
981 }
982 }
983 iso_country = bcm43xx_locale_iso(bcm->sprom.locale);
984
985 if (have_a) {
869aaab1
MB		 986 for (i = 0, channel = IEEE80211_52GHZ_MIN_CHANNEL;
987 channel <= IEEE80211_52GHZ_MAX_CHANNEL; channel++) {
988 chan = &geo->a[i++];
10d8dd88 989 chan->freq = bcm43xx_channel_to_freq_a(channel);
f222313a 990 chan->channel = channel;
f222313a 991 }
869aaab1 992 geo->a_channels = i;
f222313a
JL		 993 }
994 if (have_bg) {
869aaab1
MB		 995 for (i = 0, channel = IEEE80211_24GHZ_MIN_CHANNEL;
996 channel <= IEEE80211_24GHZ_MAX_CHANNEL; channel++) {
997 chan = &geo->bg[i++];
10d8dd88 998 chan->freq = bcm43xx_channel_to_freq_bg(channel);
f222313a 999 chan->channel = channel;
f222313a 1000 }
869aaab1 1001 geo->bg_channels = i;
f222313a 1002 }
869aaab1 1003 memcpy(geo->name, iso_country, 2);
f222313a 1004 if (0 /*TODO: Outdoor use only */)
869aaab1 1005 geo->name[2] = 'O';
f222313a 1006 else if (0 /*TODO: Indoor use only */)
869aaab1 1007 geo->name[2] = 'I';
f222313a 1008 else
869aaab1
MB		 1009 geo->name[2] = ' ';
1010 geo->name[3] = '\0';
1011
1012 ieee80211_set_geo(bcm->ieee, geo);
1013 kfree(geo);
f222313a 1014
869aaab1 1015 return 0;
f222313a
JL		 1016}
1017
1018/* DummyTransmission function, as documented on
1019 * http://bcm-specs.sipsolutions.net/DummyTransmission
1020 */
1021void bcm43xx_dummy_transmission(struct bcm43xx_private *bcm)
1022{
e9357c05
MB		 1023 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
1024 struct bcm43xx_radioinfo *radio = bcm43xx_current_radio(bcm);
f222313a
JL		 1025 unsigned int i, max_loop;
1026 u16 value = 0;
1027 u32 buffer[5] = {
1028 0x00000000,
1029 0x0000D400,
1030 0x00000000,
1031 0x00000001,
1032 0x00000000,
1033 };
1034
489423c8 1035 switch (phy->type) {
f222313a
JL		 1036 case BCM43xx_PHYTYPE_A:
1037 max_loop = 0x1E;
1038 buffer[0] = 0xCC010200;
1039 break;
1040 case BCM43xx_PHYTYPE_B:
1041 case BCM43xx_PHYTYPE_G:
1042 max_loop = 0xFA;
1043 buffer[0] = 0x6E840B00;
1044 break;
1045 default:
1046 assert(0);
1047 return;
1048 }
1049
1050 for (i = 0; i < 5; i++)
1051 bcm43xx_ram_write(bcm, i * 4, buffer[i]);
1052
1053 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD); /* dummy read */
1054
1055 bcm43xx_write16(bcm, 0x0568, 0x0000);
1056 bcm43xx_write16(bcm, 0x07C0, 0x0000);
489423c8 1057 bcm43xx_write16(bcm, 0x050C, ((phy->type == BCM43xx_PHYTYPE_A) ? 1 : 0));
f222313a
JL		 1058 bcm43xx_write16(bcm, 0x0508, 0x0000);
1059 bcm43xx_write16(bcm, 0x050A, 0x0000);
1060 bcm43xx_write16(bcm, 0x054C, 0x0000);
1061 bcm43xx_write16(bcm, 0x056A, 0x0014);
1062 bcm43xx_write16(bcm, 0x0568, 0x0826);
1063 bcm43xx_write16(bcm, 0x0500, 0x0000);
1064 bcm43xx_write16(bcm, 0x0502, 0x0030);
1065
73733847
MB		 1066 if (radio->version == 0x2050 && radio->revision <= 0x5)
1067 bcm43xx_radio_write16(bcm, 0x0051, 0x0017);
f222313a
JL		 1068 for (i = 0x00; i < max_loop; i++) {
1069 value = bcm43xx_read16(bcm, 0x050E);
73733847 1070 if (value & 0x0080)
f222313a
JL		 1071 break;
1072 udelay(10);
1073 }
1074 for (i = 0x00; i < 0x0A; i++) {
1075 value = bcm43xx_read16(bcm, 0x050E);
73733847 1076 if (value & 0x0400)
f222313a
JL		 1077 break;
1078 udelay(10);
1079 }
1080 for (i = 0x00; i < 0x0A; i++) {
1081 value = bcm43xx_read16(bcm, 0x0690);
73733847 1082 if (!(value & 0x0100))
f222313a
JL		 1083 break;
1084 udelay(10);
1085 }
73733847
MB		 1086 if (radio->version == 0x2050 && radio->revision <= 0x5)
1087 bcm43xx_radio_write16(bcm, 0x0051, 0x0037);
f222313a
JL		 1088}
1089
1090static void key_write(struct bcm43xx_private *bcm,
1091 u8 index, u8 algorithm, const u16 *key)
1092{
1093 unsigned int i, basic_wep = 0;
1094 u32 offset;
1095 u16 value;
1096
1097 /* Write associated key information */
1098 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x100 + (index * 2),
1099 ((index << 4) | (algorithm & 0x0F)));
1100
1101 /* The first 4 WEP keys need extra love */
1102 if (((algorithm == BCM43xx_SEC_ALGO_WEP) ||
1103 (algorithm == BCM43xx_SEC_ALGO_WEP104)) && (index < 4))
1104 basic_wep = 1;
1105
1106 /* Write key payload, 8 little endian words */
1107 offset = bcm->security_offset + (index * BCM43xx_SEC_KEYSIZE);
1108 for (i = 0; i < (BCM43xx_SEC_KEYSIZE / sizeof(u16)); i++) {
1109 value = cpu_to_le16(key[i]);
1110 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED,
1111 offset + (i * 2), value);
1112
1113 if (!basic_wep)
1114 continue;
1115
1116 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED,
1117 offset + (i * 2) + 4 * BCM43xx_SEC_KEYSIZE,
1118 value);
1119 }
1120}
1121
1122static void keymac_write(struct bcm43xx_private *bcm,
1123 u8 index, const u32 *addr)
1124{
1125 /* for keys 0-3 there is no associated mac address */
1126 if (index < 4)
1127 return;
1128
1129 index -= 4;
1130 if (bcm->current_core->rev >= 5) {
1131 bcm43xx_shm_write32(bcm,
1132 BCM43xx_SHM_HWMAC,
1133 index * 2,
1134 cpu_to_be32(*addr));
1135 bcm43xx_shm_write16(bcm,
1136 BCM43xx_SHM_HWMAC,
1137 (index * 2) + 1,
1138 cpu_to_be16(*((u16 *)(addr + 1))));
1139 } else {
1140 if (index < 8) {
1141 TODO(); /* Put them in the macaddress filter */
1142 } else {
1143 TODO();
1144 /* Put them BCM43xx_SHM_SHARED, stating index 0x0120.
1145 Keep in mind to update the count of keymacs in 0x003E as well! */
1146 }
1147 }
1148}
1149
1150static int bcm43xx_key_write(struct bcm43xx_private *bcm,
1151 u8 index, u8 algorithm,
1152 const u8 *_key, int key_len,
1153 const u8 *mac_addr)
1154{
1155 u8 key[BCM43xx_SEC_KEYSIZE] = { 0 };
1156
1157 if (index >= ARRAY_SIZE(bcm->key))
1158 return -EINVAL;
1159 if (key_len > ARRAY_SIZE(key))
1160 return -EINVAL;
1161 if (algorithm < 1 || algorithm > 5)
1162 return -EINVAL;
1163
1164 memcpy(key, _key, key_len);
1165 key_write(bcm, index, algorithm, (const u16 *)key);
1166 keymac_write(bcm, index, (const u32 *)mac_addr);
1167
1168 bcm->key[index].algorithm = algorithm;
1169
1170 return 0;
1171}
1172
1173static void bcm43xx_clear_keys(struct bcm43xx_private *bcm)
1174{
1175 static const u32 zero_mac[2] = { 0 };
1176 unsigned int i,j, nr_keys = 54;
1177 u16 offset;
1178
1179 if (bcm->current_core->rev < 5)
1180 nr_keys = 16;
1181 assert(nr_keys <= ARRAY_SIZE(bcm->key));
1182
1183 for (i = 0; i < nr_keys; i++) {
1184 bcm->key[i].enabled = 0;
1185 /* returns for i < 4 immediately */
1186 keymac_write(bcm, i, zero_mac);
1187 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED,
1188 0x100 + (i * 2), 0x0000);
1189 for (j = 0; j < 8; j++) {
1190 offset = bcm->security_offset + (j * 4) + (i * BCM43xx_SEC_KEYSIZE);
1191 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED,
1192 offset, 0x0000);
1193 }
1194 }
1195 dprintk(KERN_INFO PFX "Keys cleared\n");
1196}
1197
f222313a
JL		 1198/* Lowlevel core-switch function. This is only to be used in
1199 * bcm43xx_switch_core() and bcm43xx_probe_cores()
1200 */
1201static int _switch_core(struct bcm43xx_private *bcm, int core)
1202{
1203 int err;
1204 int attempts = 0;
489423c8 1205 u32 current_core;
f222313a
JL		 1206
1207 assert(core >= 0);
489423c8
MB		 1208 while (1) {
1209 err = bcm43xx_pci_write_config32(bcm, BCM43xx_PCICFG_ACTIVE_CORE,
f222313a 1210 (core * 0x1000) + 0x18000000);
489423c8
MB		 1211 if (unlikely(err))
1212 goto error;
1213 err = bcm43xx_pci_read_config32(bcm, BCM43xx_PCICFG_ACTIVE_CORE,
1214 &current_core);
1215 if (unlikely(err))
1216 goto error;
1217 current_core = (current_core - 0x18000000) / 0x1000;
1218 if (current_core == core)
1219 break;
1220
1221 if (unlikely(attempts++ > BCM43xx_SWITCH_CORE_MAX_RETRIES))
1222 goto error;
1223 udelay(10);
1224 }
f222313a 1225#ifdef CONFIG_BCM947XX
489423c8
MB		 1226 if (bcm->pci_dev->bus->number == 0)
1227 bcm->current_core_offset = 0x1000 * core;
1228 else
1229 bcm->current_core_offset = 0;
f222313a 1230#endif
f222313a 1231
489423c8
MB		 1232 return 0;
1233error:
1234 printk(KERN_ERR PFX "Failed to switch to core %d\n", core);
1235 return -ENODEV;
f222313a
JL		 1236}
1237
1238int bcm43xx_switch_core(struct bcm43xx_private *bcm, struct bcm43xx_coreinfo *new_core)
1239{
1240 int err;
1241
489423c8 1242 if (unlikely(!new_core))
f222313a 1243 return 0;
e9357c05 1244 if (!new_core->available)
f222313a
JL		 1245 return -ENODEV;
1246 if (bcm->current_core == new_core)
1247 return 0;
1248 err = _switch_core(bcm, new_core->index);
e9357c05
MB		 1249 if (unlikely(err))
1250 goto out;
f222313a 1251
e9357c05
MB		 1252 bcm->current_core = new_core;
1253 bcm->current_80211_core_idx = -1;
1254 if (new_core->id == BCM43xx_COREID_80211)
1255 bcm->current_80211_core_idx = (int)(new_core - &(bcm->core_80211[0]));
1256
1257out:
f222313a
JL		 1258 return err;
1259}
1260
489423c8 1261static int bcm43xx_core_enabled(struct bcm43xx_private *bcm)
f222313a
JL		 1262{
1263 u32 value;
1264
1265 value = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATELOW);
1266 value &= BCM43xx_SBTMSTATELOW_CLOCK | BCM43xx_SBTMSTATELOW_RESET
1267 | BCM43xx_SBTMSTATELOW_REJECT;
1268
1269 return (value == BCM43xx_SBTMSTATELOW_CLOCK);
1270}
1271
1272/* disable current core */
1273static int bcm43xx_core_disable(struct bcm43xx_private *bcm, u32 core_flags)
1274{
1275 u32 sbtmstatelow;
1276 u32 sbtmstatehigh;
1277 int i;
1278
1279 /* fetch sbtmstatelow from core information registers */
1280 sbtmstatelow = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATELOW);
1281
1282 /* core is already in reset */
1283 if (sbtmstatelow & BCM43xx_SBTMSTATELOW_RESET)
1284 goto out;
1285
1286 if (sbtmstatelow & BCM43xx_SBTMSTATELOW_CLOCK) {
1287 sbtmstatelow = BCM43xx_SBTMSTATELOW_CLOCK |
1288 BCM43xx_SBTMSTATELOW_REJECT;
1289 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1290
1291 for (i = 0; i < 1000; i++) {
1292 sbtmstatelow = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATELOW);
1293 if (sbtmstatelow & BCM43xx_SBTMSTATELOW_REJECT) {
1294 i = -1;
1295 break;
1296 }
1297 udelay(10);
1298 }
1299 if (i != -1) {
1300 printk(KERN_ERR PFX "Error: core_disable() REJECT timeout!\n");
1301 return -EBUSY;
1302 }
1303
1304 for (i = 0; i < 1000; i++) {
1305 sbtmstatehigh = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATEHIGH);
1306 if (!(sbtmstatehigh & BCM43xx_SBTMSTATEHIGH_BUSY)) {
1307 i = -1;
1308 break;
1309 }
1310 udelay(10);
1311 }
1312 if (i != -1) {
1313 printk(KERN_ERR PFX "Error: core_disable() BUSY timeout!\n");
1314 return -EBUSY;
1315 }
1316
1317 sbtmstatelow = BCM43xx_SBTMSTATELOW_FORCE_GATE_CLOCK |
1318 BCM43xx_SBTMSTATELOW_REJECT |
1319 BCM43xx_SBTMSTATELOW_RESET |
1320 BCM43xx_SBTMSTATELOW_CLOCK |
1321 core_flags;
1322 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1323 udelay(10);
1324 }
1325
1326 sbtmstatelow = BCM43xx_SBTMSTATELOW_RESET |
1327 BCM43xx_SBTMSTATELOW_REJECT |
1328 core_flags;
1329 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1330
1331out:
e9357c05
MB		 1332 bcm->current_core->enabled = 0;
1333
f222313a
JL		 1334 return 0;
1335}
1336
1337/* enable (reset) current core */
1338static int bcm43xx_core_enable(struct bcm43xx_private *bcm, u32 core_flags)
1339{
1340 u32 sbtmstatelow;
1341 u32 sbtmstatehigh;
1342 u32 sbimstate;
1343 int err;
1344
1345 err = bcm43xx_core_disable(bcm, core_flags);
1346 if (err)
1347 goto out;
1348
1349 sbtmstatelow = BCM43xx_SBTMSTATELOW_CLOCK |
1350 BCM43xx_SBTMSTATELOW_RESET |
1351 BCM43xx_SBTMSTATELOW_FORCE_GATE_CLOCK |
1352 core_flags;
1353 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1354 udelay(1);
1355
1356 sbtmstatehigh = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATEHIGH);
1357 if (sbtmstatehigh & BCM43xx_SBTMSTATEHIGH_SERROR) {
1358 sbtmstatehigh = 0x00000000;
1359 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATEHIGH, sbtmstatehigh);
1360 }
1361
1362 sbimstate = bcm43xx_read32(bcm, BCM43xx_CIR_SBIMSTATE);
1363 if (sbimstate & (BCM43xx_SBIMSTATE_IB_ERROR | BCM43xx_SBIMSTATE_TIMEOUT)) {
1364 sbimstate &= ~(BCM43xx_SBIMSTATE_IB_ERROR | BCM43xx_SBIMSTATE_TIMEOUT);
1365 bcm43xx_write32(bcm, BCM43xx_CIR_SBIMSTATE, sbimstate);
1366 }
1367
1368 sbtmstatelow = BCM43xx_SBTMSTATELOW_CLOCK |
1369 BCM43xx_SBTMSTATELOW_FORCE_GATE_CLOCK |
1370 core_flags;
1371 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1372 udelay(1);
1373
1374 sbtmstatelow = BCM43xx_SBTMSTATELOW_CLOCK | core_flags;
1375 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1376 udelay(1);
1377
e9357c05 1378 bcm->current_core->enabled = 1;
f222313a
JL		 1379 assert(err == 0);
1380out:
1381 return err;
1382}
1383
1384/* http://bcm-specs.sipsolutions.net/80211CoreReset */
1385void bcm43xx_wireless_core_reset(struct bcm43xx_private *bcm, int connect_phy)
1386{
1387 u32 flags = 0x00040000;
1388
77db31ea
MB		 1389 if ((bcm43xx_core_enabled(bcm)) &&
1390 !bcm43xx_using_pio(bcm)) {
f222313a
JL		 1391//FIXME: Do we _really_ want #ifndef CONFIG_BCM947XX here?
1392#ifndef CONFIG_BCM947XX
1393 /* reset all used DMA controllers. */
1394 bcm43xx_dmacontroller_tx_reset(bcm, BCM43xx_MMIO_DMA1_BASE);
1395 bcm43xx_dmacontroller_tx_reset(bcm, BCM43xx_MMIO_DMA2_BASE);
1396 bcm43xx_dmacontroller_tx_reset(bcm, BCM43xx_MMIO_DMA3_BASE);
1397 bcm43xx_dmacontroller_tx_reset(bcm, BCM43xx_MMIO_DMA4_BASE);
1398 bcm43xx_dmacontroller_rx_reset(bcm, BCM43xx_MMIO_DMA1_BASE);
1399 if (bcm->current_core->rev < 5)
1400 bcm43xx_dmacontroller_rx_reset(bcm, BCM43xx_MMIO_DMA4_BASE);
1401#endif
1402 }
78ff56a0 1403 if (bcm43xx_status(bcm) == BCM43xx_STAT_SHUTTINGDOWN) {
f222313a
JL		 1404 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD,
1405 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD)
1406 & ~(BCM43xx_SBF_MAC_ENABLED | 0x00000002));
1407 } else {
1408 if (connect_phy)
1409 flags |= 0x20000000;
1410 bcm43xx_phy_connect(bcm, connect_phy);
1411 bcm43xx_core_enable(bcm, flags);
1412 bcm43xx_write16(bcm, 0x03E6, 0x0000);
1413 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD,
1414 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD)
1415 | BCM43xx_SBF_400);
1416 }
1417}
1418
1419static void bcm43xx_wireless_core_disable(struct bcm43xx_private *bcm)
1420{
1421 bcm43xx_radio_turn_off(bcm);
1422 bcm43xx_write16(bcm, 0x03E6, 0x00F4);
1423 bcm43xx_core_disable(bcm, 0);
1424}
1425
1426/* Mark the current 80211 core inactive.
1427 * "active_80211_core" is the other 80211 core, which is used.
1428 */
1429static int bcm43xx_wireless_core_mark_inactive(struct bcm43xx_private *bcm,
1430 struct bcm43xx_coreinfo *active_80211_core)
1431{
1432 u32 sbtmstatelow;
1433 struct bcm43xx_coreinfo *old_core;
1434 int err = 0;
1435
1436 bcm43xx_interrupt_disable(bcm, BCM43xx_IRQ_ALL);
1437 bcm43xx_radio_turn_off(bcm);
1438 sbtmstatelow = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATELOW);
1439 sbtmstatelow &= ~0x200a0000;
1440 sbtmstatelow |= 0xa0000;
1441 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1442 udelay(1);
1443 sbtmstatelow = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATELOW);
1444 sbtmstatelow &= ~0xa0000;
1445 sbtmstatelow |= 0x80000;
1446 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1447 udelay(1);
1448
e9357c05 1449 if (bcm43xx_current_phy(bcm)->type == BCM43xx_PHYTYPE_G) {
f222313a
JL		 1450 old_core = bcm->current_core;
1451 err = bcm43xx_switch_core(bcm, active_80211_core);
1452 if (err)
1453 goto out;
1454 sbtmstatelow = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATELOW);
1455 sbtmstatelow &= ~0x20000000;
1456 sbtmstatelow |= 0x20000000;
1457 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, sbtmstatelow);
1458 err = bcm43xx_switch_core(bcm, old_core);
1459 }
1460
1461out:
1462 return err;
1463}
1464
489423c8 1465static void handle_irq_transmit_status(struct bcm43xx_private *bcm)
f222313a
JL		 1466{
1467 u32 v0, v1;
1468 u16 tmp;
1469 struct bcm43xx_xmitstatus stat;
1470
f222313a
JL		 1471 while (1) {
1472 v0 = bcm43xx_read32(bcm, BCM43xx_MMIO_XMITSTAT_0);
1473 if (!v0)
1474 break;
1475 v1 = bcm43xx_read32(bcm, BCM43xx_MMIO_XMITSTAT_1);
1476
1477 stat.cookie = (v0 >> 16) & 0x0000FFFF;
1478 tmp = (u16)((v0 & 0xFFF0) | ((v0 & 0xF) >> 1));
1479 stat.flags = tmp & 0xFF;
1480 stat.cnt1 = (tmp & 0x0F00) >> 8;
1481 stat.cnt2 = (tmp & 0xF000) >> 12;
1482 stat.seq = (u16)(v1 & 0xFFFF);
1483 stat.unknown = (u16)((v1 >> 16) & 0xFF);
1484
1485 bcm43xx_debugfs_log_txstat(bcm, &stat);
1486
1487 if (stat.flags & BCM43xx_TXSTAT_FLAG_IGNORE)
1488 continue;
1489 if (!(stat.flags & BCM43xx_TXSTAT_FLAG_ACK)) {
1490 //TODO: packet was not acked (was lost)
1491 }
1492 //TODO: There are more (unknown) flags to test. see bcm43xx_main.h
1493
77db31ea 1494 if (bcm43xx_using_pio(bcm))
f222313a
JL		 1495 bcm43xx_pio_handle_xmitstatus(bcm, &stat);
1496 else
1497 bcm43xx_dma_handle_xmitstatus(bcm, &stat);
1498 }
1499}
1500
489423c8 1501static void bcm43xx_generate_noise_sample(struct bcm43xx_private *bcm)
f222313a
JL		 1502{
1503 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x408, 0x7F7F);
1504 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x40A, 0x7F7F);
1505 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS2_BITFIELD,
1506 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS2_BITFIELD) | (1 << 4));
1507 assert(bcm->noisecalc.core_at_start == bcm->current_core);
e9357c05 1508 assert(bcm->noisecalc.channel_at_start == bcm43xx_current_radio(bcm)->channel);
f222313a
JL		 1509}
1510
1511static void bcm43xx_calculate_link_quality(struct bcm43xx_private *bcm)
1512{
1513 /* Top half of Link Quality calculation. */
1514
1515 if (bcm->noisecalc.calculation_running)
1516 return;
1517 bcm->noisecalc.core_at_start = bcm->current_core;
e9357c05 1518 bcm->noisecalc.channel_at_start = bcm43xx_current_radio(bcm)->channel;
f222313a
JL		 1519 bcm->noisecalc.calculation_running = 1;
1520 bcm->noisecalc.nr_samples = 0;
1521
1522 bcm43xx_generate_noise_sample(bcm);
1523}
1524
489423c8 1525static void handle_irq_noise(struct bcm43xx_private *bcm)
f222313a 1526{
e9357c05 1527 struct bcm43xx_radioinfo *radio = bcm43xx_current_radio(bcm);
f222313a
JL		 1528 u16 tmp;
1529 u8 noise[4];
1530 u8 i, j;
1531 s32 average;
1532
1533 /* Bottom half of Link Quality calculation. */
1534
1535 assert(bcm->noisecalc.calculation_running);
1536 if (bcm->noisecalc.core_at_start != bcm->current_core ||
1537 bcm->noisecalc.channel_at_start != radio->channel)
1538 goto drop_calculation;
1539 tmp = bcm43xx_shm_read16(bcm, BCM43xx_SHM_SHARED, 0x408);
1540 noise[0] = (tmp & 0x00FF);
1541 noise[1] = (tmp & 0xFF00) >> 8;
1542 tmp = bcm43xx_shm_read16(bcm, BCM43xx_SHM_SHARED, 0x40A);
1543 noise[2] = (tmp & 0x00FF);
1544 noise[3] = (tmp & 0xFF00) >> 8;
1545 if (noise[0] == 0x7F || noise[1] == 0x7F ||
1546 noise[2] == 0x7F || noise[3] == 0x7F)
1547 goto generate_new;
1548
1549 /* Get the noise samples. */
1550 assert(bcm->noisecalc.nr_samples <= 8);
1551 i = bcm->noisecalc.nr_samples;
1552 noise[0] = limit_value(noise[0], 0, ARRAY_SIZE(radio->nrssi_lt) - 1);
1553 noise[1] = limit_value(noise[1], 0, ARRAY_SIZE(radio->nrssi_lt) - 1);
1554 noise[2] = limit_value(noise[2], 0, ARRAY_SIZE(radio->nrssi_lt) - 1);
1555 noise[3] = limit_value(noise[3], 0, ARRAY_SIZE(radio->nrssi_lt) - 1);
1556 bcm->noisecalc.samples[i][0] = radio->nrssi_lt[noise[0]];
1557 bcm->noisecalc.samples[i][1] = radio->nrssi_lt[noise[1]];
1558 bcm->noisecalc.samples[i][2] = radio->nrssi_lt[noise[2]];
1559 bcm->noisecalc.samples[i][3] = radio->nrssi_lt[noise[3]];
1560 bcm->noisecalc.nr_samples++;
1561 if (bcm->noisecalc.nr_samples == 8) {
1562 /* Calculate the Link Quality by the noise samples. */
1563 average = 0;
1564 for (i = 0; i < 8; i++) {
1565 for (j = 0; j < 4; j++)
1566 average += bcm->noisecalc.samples[i][j];
1567 }
1568 average /= (8 * 4);
1569 average *= 125;
1570 average += 64;
1571 average /= 128;
72fb851e 1572
f222313a
JL		 1573 tmp = bcm43xx_shm_read16(bcm, BCM43xx_SHM_SHARED, 0x40C);
1574 tmp = (tmp / 128) & 0x1F;
1575 if (tmp >= 8)
1576 average += 2;
1577 else
1578 average -= 25;
1579 if (tmp == 8)
1580 average -= 72;
1581 else
1582 average -= 48;
1583
72fb851e
MB		 1584/* FIXME: This is wrong, but people want fancy stats. well... */
1585bcm->stats.noise = average;
f222313a
JL		 1586 if (average > -65)
1587 bcm->stats.link_quality = 0;
1588 else if (average > -75)
1589 bcm->stats.link_quality = 1;
1590 else if (average > -85)
1591 bcm->stats.link_quality = 2;
1592 else
1593 bcm->stats.link_quality = 3;
1594// dprintk(KERN_INFO PFX "Link Quality: %u (avg was %d)\n", bcm->stats.link_quality, average);
1595drop_calculation:
1596 bcm->noisecalc.calculation_running = 0;
1597 return;
1598 }
1599generate_new:
1600 bcm43xx_generate_noise_sample(bcm);
1601}
1602
489423c8 1603static void handle_irq_ps(struct bcm43xx_private *bcm)
f222313a
JL		 1604{
1605 if (bcm->ieee->iw_mode == IW_MODE_MASTER) {
1606 ///TODO: PS TBTT
1607 } else {
1608 if (1/*FIXME: the last PSpoll frame was sent successfully */)
1609 bcm43xx_power_saving_ctl_bits(bcm, -1, -1);
1610 }
1611 if (bcm->ieee->iw_mode == IW_MODE_ADHOC)
1612 bcm->reg124_set_0x4 = 1;
1613 //FIXME else set to false?
1614}
1615
489423c8 1616static void handle_irq_reg124(struct bcm43xx_private *bcm)
f222313a
JL		 1617{
1618 if (!bcm->reg124_set_0x4)
1619 return;
1620 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS2_BITFIELD,
1621 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS2_BITFIELD)
1622 | 0x4);
1623 //FIXME: reset reg124_set_0x4 to false?
1624}
1625
489423c8 1626static void handle_irq_pmq(struct bcm43xx_private *bcm)
f222313a
JL		 1627{
1628 u32 tmp;
1629
1630 //TODO: AP mode.
1631
1632 while (1) {
1633 tmp = bcm43xx_read32(bcm, BCM43xx_MMIO_PS_STATUS);
1634 if (!(tmp & 0x00000008))
1635 break;
1636 }
1637 /* 16bit write is odd, but correct. */
1638 bcm43xx_write16(bcm, BCM43xx_MMIO_PS_STATUS, 0x0002);
1639}
1640
1641static void bcm43xx_generate_beacon_template(struct bcm43xx_private *bcm,
1642 u16 ram_offset, u16 shm_size_offset)
1643{
1644 u32 value;
1645 u16 size = 0;
1646
1647 /* Timestamp. */
1648 //FIXME: assumption: The chip sets the timestamp
1649 value = 0;
1650 bcm43xx_ram_write(bcm, ram_offset++, value);
1651 bcm43xx_ram_write(bcm, ram_offset++, value);
1652 size += 8;
1653
1654 /* Beacon Interval / Capability Information */
1655 value = 0x0000;//FIXME: Which interval?
1656 value |= (1 << 0) << 16; /* ESS */
1657 value |= (1 << 2) << 16; /* CF Pollable */ //FIXME?
1658 value |= (1 << 3) << 16; /* CF Poll Request */ //FIXME?
1659 if (!bcm->ieee->open_wep)
1660 value |= (1 << 4) << 16; /* Privacy */
1661 bcm43xx_ram_write(bcm, ram_offset++, value);
1662 size += 4;
1663
1664 /* SSID */
1665 //TODO
1666
1667 /* FH Parameter Set */
1668 //TODO
1669
1670 /* DS Parameter Set */
1671 //TODO
1672
1673 /* CF Parameter Set */
1674 //TODO
1675
1676 /* TIM */
1677 //TODO
1678
1679 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, shm_size_offset, size);
1680}
1681
489423c8 1682static void handle_irq_beacon(struct bcm43xx_private *bcm)
f222313a
JL		 1683{
1684 u32 status;
1685
1686 bcm->irq_savedstate &= ~BCM43xx_IRQ_BEACON;
1687 status = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS2_BITFIELD);
1688
1689 if ((status & 0x1) && (status & 0x2)) {
1690 /* ACK beacon IRQ. */
1691 bcm43xx_write32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON,
1692 BCM43xx_IRQ_BEACON);
1693 bcm->irq_savedstate |= BCM43xx_IRQ_BEACON;
1694 return;
1695 }
1696 if (!(status & 0x1)) {
1697 bcm43xx_generate_beacon_template(bcm, 0x68, 0x18);
1698 status |= 0x1;
1699 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS2_BITFIELD, status);
1700 }
1701 if (!(status & 0x2)) {
1702 bcm43xx_generate_beacon_template(bcm, 0x468, 0x1A);
1703 status |= 0x2;
1704 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS2_BITFIELD, status);
1705 }
1706}
1707
f222313a
JL		 1708/* Interrupt handler bottom-half */
1709static void bcm43xx_interrupt_tasklet(struct bcm43xx_private *bcm)
1710{
1711 u32 reason;
1712 u32 dma_reason[4];
1713 int activity = 0;
1714 unsigned long flags;
1715
1716#ifdef CONFIG_BCM43XX_DEBUG
1717 u32 _handled = 0x00000000;
1718# define bcmirq_handled(irq) do { _handled |= (irq); } while (0)
1719#else
1720# define bcmirq_handled(irq) do { /* nothing */ } while (0)
1721#endif /* CONFIG_BCM43XX_DEBUG*/
1722
78ff56a0 1723 bcm43xx_lock_irqonly(bcm, flags);
f222313a
JL		 1724 reason = bcm->irq_reason;
1725 dma_reason[0] = bcm->dma_reason[0];
1726 dma_reason[1] = bcm->dma_reason[1];
1727 dma_reason[2] = bcm->dma_reason[2];
1728 dma_reason[3] = bcm->dma_reason[3];
1729
1730 if (unlikely(reason & BCM43xx_IRQ_XMIT_ERROR)) {
1731 /* TX error. We get this when Template Ram is written in wrong endianess
1732 * in dummy_tx(). We also get this if something is wrong with the TX header
1733 * on DMA or PIO queues.
1734 * Maybe we get this in other error conditions, too.
1735 */
73733847 1736 printkl(KERN_ERR PFX "FATAL ERROR: BCM43xx_IRQ_XMIT_ERROR\n");
f222313a
JL		 1737 bcmirq_handled(BCM43xx_IRQ_XMIT_ERROR);
1738 }
73733847
MB		 1739 if (unlikely((dma_reason[0] & BCM43xx_DMAIRQ_FATALMASK) |
1740 (dma_reason[1] & BCM43xx_DMAIRQ_FATALMASK) |
1741 (dma_reason[2] & BCM43xx_DMAIRQ_FATALMASK) |
1742 (dma_reason[3] & BCM43xx_DMAIRQ_FATALMASK))) {
1743 printkl(KERN_ERR PFX "FATAL ERROR: Fatal DMA error: "
1744 "0x%08X, 0x%08X, 0x%08X, 0x%08X\n",
1745 dma_reason[0], dma_reason[1],
1746 dma_reason[2], dma_reason[3]);
1747 bcm43xx_controller_restart(bcm, "DMA error");
78ff56a0
MB		 1748 mmiowb();
1749 bcm43xx_unlock_irqonly(bcm, flags);
73733847
MB		 1750 return;
1751 }
1752 if (unlikely((dma_reason[0] & BCM43xx_DMAIRQ_NONFATALMASK) |
1753 (dma_reason[1] & BCM43xx_DMAIRQ_NONFATALMASK) |
1754 (dma_reason[2] & BCM43xx_DMAIRQ_NONFATALMASK) |
1755 (dma_reason[3] & BCM43xx_DMAIRQ_NONFATALMASK))) {
1756 printkl(KERN_ERR PFX "DMA error: "
1757 "0x%08X, 0x%08X, 0x%08X, 0x%08X\n",
1758 dma_reason[0], dma_reason[1],
1759 dma_reason[2], dma_reason[3]);
1760 }
f222313a
JL		 1761
1762 if (reason & BCM43xx_IRQ_PS) {
1763 handle_irq_ps(bcm);
1764 bcmirq_handled(BCM43xx_IRQ_PS);
1765 }
1766
1767 if (reason & BCM43xx_IRQ_REG124) {
1768 handle_irq_reg124(bcm);
1769 bcmirq_handled(BCM43xx_IRQ_REG124);
1770 }
1771
1772 if (reason & BCM43xx_IRQ_BEACON) {
1773 if (bcm->ieee->iw_mode == IW_MODE_MASTER)
1774 handle_irq_beacon(bcm);
1775 bcmirq_handled(BCM43xx_IRQ_BEACON);
1776 }
1777
1778 if (reason & BCM43xx_IRQ_PMQ) {
1779 handle_irq_pmq(bcm);
1780 bcmirq_handled(BCM43xx_IRQ_PMQ);
1781 }
1782
1783 if (reason & BCM43xx_IRQ_SCAN) {
1784 /*TODO*/
1785 //bcmirq_handled(BCM43xx_IRQ_SCAN);
1786 }
1787
1788 if (reason & BCM43xx_IRQ_NOISE) {
1789 handle_irq_noise(bcm);
1790 bcmirq_handled(BCM43xx_IRQ_NOISE);
1791 }
1792
1793 /* Check the DMA reason registers for received data. */
1794 assert(!(dma_reason[1] & BCM43xx_DMAIRQ_RX_DONE));
1795 assert(!(dma_reason[2] & BCM43xx_DMAIRQ_RX_DONE));
1796 if (dma_reason[0] & BCM43xx_DMAIRQ_RX_DONE) {
77db31ea 1797 if (bcm43xx_using_pio(bcm))
e9357c05 1798 bcm43xx_pio_rx(bcm43xx_current_pio(bcm)->queue0);
f222313a 1799 else
e9357c05 1800 bcm43xx_dma_rx(bcm43xx_current_dma(bcm)->rx_ring0);
dcfd720b 1801 /* We intentionally don't set "activity" to 1, here. */
f222313a
JL		 1802 }
1803 if (dma_reason[3] & BCM43xx_DMAIRQ_RX_DONE) {
e1b1b581 1804 if (bcm43xx_using_pio(bcm))
e9357c05 1805 bcm43xx_pio_rx(bcm43xx_current_pio(bcm)->queue3);
e1b1b581 1806 else
e9357c05 1807 bcm43xx_dma_rx(bcm43xx_current_dma(bcm)->rx_ring1);
e1b1b581 1808 activity = 1;
f222313a
JL		 1809 }
1810 bcmirq_handled(BCM43xx_IRQ_RX);
1811
1812 if (reason & BCM43xx_IRQ_XMIT_STATUS) {
e1b1b581
MB		 1813 handle_irq_transmit_status(bcm);
1814 activity = 1;
f222313a
JL		 1815 //TODO: In AP mode, this also causes sending of powersave responses.
1816 bcmirq_handled(BCM43xx_IRQ_XMIT_STATUS);
1817 }
1818
f222313a
JL		 1819 /* IRQ_PIO_WORKAROUND is handled in the top-half. */
1820 bcmirq_handled(BCM43xx_IRQ_PIO_WORKAROUND);
1821#ifdef CONFIG_BCM43XX_DEBUG
1822 if (unlikely(reason & ~_handled)) {
1823 printkl(KERN_WARNING PFX
1824 "Unhandled IRQ! Reason: 0x%08x, Unhandled: 0x%08x, "
1825 "DMA: 0x%08x, 0x%08x, 0x%08x, 0x%08x\n",
1826 reason, (reason & ~_handled),
1827 dma_reason[0], dma_reason[1],
1828 dma_reason[2], dma_reason[3]);
1829 }
1830#endif
1831#undef bcmirq_handled
1832
1833 if (!modparam_noleds)
1834 bcm43xx_leds_update(bcm, activity);
1835 bcm43xx_interrupt_enable(bcm, bcm->irq_savedstate);
78ff56a0
MB		 1836 mmiowb();
1837 bcm43xx_unlock_irqonly(bcm, flags);
f222313a
JL		 1838}
1839
0ac59dae
MB		 1840static void pio_irq_workaround(struct bcm43xx_private *bcm,
1841 u16 base, int queueidx)
f222313a 1842{
0ac59dae
MB		 1843 u16 rxctl;
1844
1845 rxctl = bcm43xx_read16(bcm, base + BCM43xx_PIO_RXCTL);
1846 if (rxctl & BCM43xx_PIO_RXCTL_DATAAVAILABLE)
1847 bcm->dma_reason[queueidx] |= BCM43xx_DMAIRQ_RX_DONE;
1848 else
1849 bcm->dma_reason[queueidx] &= ~BCM43xx_DMAIRQ_RX_DONE;
1850}
f222313a 1851
0ac59dae
MB		 1852static void bcm43xx_interrupt_ack(struct bcm43xx_private *bcm, u32 reason)
1853{
77db31ea 1854 if (bcm43xx_using_pio(bcm) &&
f222313a
JL		 1855 (bcm->current_core->rev < 3) &&
1856 (!(reason & BCM43xx_IRQ_PIO_WORKAROUND))) {
1857 /* Apply a PIO specific workaround to the dma_reasons */
0ac59dae
MB		 1858 pio_irq_workaround(bcm, BCM43xx_MMIO_PIO1_BASE, 0);
1859 pio_irq_workaround(bcm, BCM43xx_MMIO_PIO2_BASE, 1);
1860 pio_irq_workaround(bcm, BCM43xx_MMIO_PIO3_BASE, 2);
1861 pio_irq_workaround(bcm, BCM43xx_MMIO_PIO4_BASE, 3);
f222313a
JL		 1862 }
1863
0ac59dae 1864 bcm43xx_write32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON, reason);
f222313a
JL		 1865
1866 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA1_REASON,
1867 bcm->dma_reason[0]);
1868 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA2_REASON,
1869 bcm->dma_reason[1]);
1870 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA3_REASON,
1871 bcm->dma_reason[2]);
1872 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA4_REASON,
1873 bcm->dma_reason[3]);
1874}
1875
1876/* Interrupt handler top-half */
1877static irqreturn_t bcm43xx_interrupt_handler(int irq, void *dev_id, struct pt_regs *regs)
1878{
efccb647 1879 irqreturn_t ret = IRQ_HANDLED;
f222313a 1880 struct bcm43xx_private *bcm = dev_id;
0ac59dae 1881 u32 reason;
f222313a
JL		 1882
1883 if (!bcm)
1884 return IRQ_NONE;
1885
78ff56a0 1886 spin_lock(&bcm->irq_lock);
f222313a 1887
a1d79aaa
MB		 1888 /* Only accept IRQs, if we are initialized properly.
1889 * This avoids an RX race while initializing.
1890 * We should probably not enable IRQs before we are initialized
1891 * completely, but some careful work is needed to fix this. I think it
1892 * is best to stay with this cheap workaround for now... .
1893 */
1894 if (unlikely(bcm43xx_status(bcm) != BCM43xx_STAT_INITIALIZED))
1895 goto out;
1896
f222313a
JL		 1897 reason = bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON);
1898 if (reason == 0xffffffff) {
1899 /* irq not for us (shared irq) */
efccb647
MB		 1900 ret = IRQ_NONE;
1901 goto out;
f222313a 1902 }
0ac59dae
MB		 1903 reason &= bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_MASK);
1904 if (!reason)
efccb647 1905 goto out;
f222313a 1906
0ac59dae
MB		 1907 bcm->dma_reason[0] = bcm43xx_read32(bcm, BCM43xx_MMIO_DMA1_REASON)
1908 & 0x0001dc00;
1909 bcm->dma_reason[1] = bcm43xx_read32(bcm, BCM43xx_MMIO_DMA2_REASON)
1910 & 0x0000dc00;
1911 bcm->dma_reason[2] = bcm43xx_read32(bcm, BCM43xx_MMIO_DMA3_REASON)
1912 & 0x0000dc00;
1913 bcm->dma_reason[3] = bcm43xx_read32(bcm, BCM43xx_MMIO_DMA4_REASON)
1914 & 0x0001dc00;
1915
1916 bcm43xx_interrupt_ack(bcm, reason);
f222313a 1917
a1d79aaa
MB		 1918 /* disable all IRQs. They are enabled again in the bottom half. */
1919 bcm->irq_savedstate = bcm43xx_interrupt_disable(bcm, BCM43xx_IRQ_ALL);
1920 /* save the reason code and call our bottom half. */
1921 bcm->irq_reason = reason;
1922 tasklet_schedule(&bcm->isr_tasklet);
f222313a 1923
efccb647
MB		 1924out:
1925 mmiowb();
78ff56a0 1926 spin_unlock(&bcm->irq_lock);
f222313a 1927
efccb647 1928 return ret;
f222313a
JL		 1929}
1930
a4a600d3 1931static void bcm43xx_release_firmware(struct bcm43xx_private *bcm, int force)
f222313a 1932{
a4a600d3 1933 if (bcm->firmware_norelease && !force)
f222313a
JL		 1934 return; /* Suspending or controller reset. */
1935 release_firmware(bcm->ucode);
1936 bcm->ucode = NULL;
1937 release_firmware(bcm->pcm);
1938 bcm->pcm = NULL;
1939 release_firmware(bcm->initvals0);
1940 bcm->initvals0 = NULL;
1941 release_firmware(bcm->initvals1);
1942 bcm->initvals1 = NULL;
1943}
1944
1945static int bcm43xx_request_firmware(struct bcm43xx_private *bcm)
1946{
e9357c05 1947 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
f222313a
JL		 1948 u8 rev = bcm->current_core->rev;
1949 int err = 0;
1950 int nr;
1951 char buf[22 + sizeof(modparam_fwpostfix) - 1] = { 0 };
1952
1953 if (!bcm->ucode) {
1954 snprintf(buf, ARRAY_SIZE(buf), "bcm43xx_microcode%d%s.fw",
1955 (rev >= 5 ? 5 : rev),
1956 modparam_fwpostfix);
1957 err = request_firmware(&bcm->ucode, buf, &bcm->pci_dev->dev);
1958 if (err) {
1959 printk(KERN_ERR PFX
1960 "Error: Microcode \"%s\" not available or load failed.\n",
1961 buf);
1962 goto error;
1963 }
1964 }
1965
1966 if (!bcm->pcm) {
1967 snprintf(buf, ARRAY_SIZE(buf),
1968 "bcm43xx_pcm%d%s.fw",
1969 (rev < 5 ? 4 : 5),
1970 modparam_fwpostfix);
1971 err = request_firmware(&bcm->pcm, buf, &bcm->pci_dev->dev);
1972 if (err) {
1973 printk(KERN_ERR PFX
1974 "Error: PCM \"%s\" not available or load failed.\n",
1975 buf);
1976 goto error;
1977 }
1978 }
1979
1980 if (!bcm->initvals0) {
1981 if (rev == 2 || rev == 4) {
1982 switch (phy->type) {
1983 case BCM43xx_PHYTYPE_A:
1984 nr = 3;
1985 break;
1986 case BCM43xx_PHYTYPE_B:
1987 case BCM43xx_PHYTYPE_G:
1988 nr = 1;
1989 break;
1990 default:
1991 goto err_noinitval;
1992 }
1993
1994 } else if (rev >= 5) {
1995 switch (phy->type) {
1996 case BCM43xx_PHYTYPE_A:
1997 nr = 7;
1998 break;
1999 case BCM43xx_PHYTYPE_B:
2000 case BCM43xx_PHYTYPE_G:
2001 nr = 5;
2002 break;
2003 default:
2004 goto err_noinitval;
2005 }
2006 } else
2007 goto err_noinitval;
2008 snprintf(buf, ARRAY_SIZE(buf), "bcm43xx_initval%02d%s.fw",
2009 nr, modparam_fwpostfix);
2010
2011 err = request_firmware(&bcm->initvals0, buf, &bcm->pci_dev->dev);
2012 if (err) {
2013 printk(KERN_ERR PFX
2014 "Error: InitVals \"%s\" not available or load failed.\n",
2015 buf);
2016 goto error;
2017 }
2018 if (bcm->initvals0->size % sizeof(struct bcm43xx_initval)) {
2019 printk(KERN_ERR PFX "InitVals fileformat error.\n");
2020 goto error;
2021 }
2022 }
2023
2024 if (!bcm->initvals1) {
2025 if (rev >= 5) {
2026 u32 sbtmstatehigh;
2027
2028 switch (phy->type) {
2029 case BCM43xx_PHYTYPE_A:
2030 sbtmstatehigh = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATEHIGH);
2031 if (sbtmstatehigh & 0x00010000)
2032 nr = 9;
2033 else
2034 nr = 10;
2035 break;
2036 case BCM43xx_PHYTYPE_B:
2037 case BCM43xx_PHYTYPE_G:
2038 nr = 6;
2039 break;
2040 default:
2041 goto err_noinitval;
2042 }
2043 snprintf(buf, ARRAY_SIZE(buf), "bcm43xx_initval%02d%s.fw",
2044 nr, modparam_fwpostfix);
2045
2046 err = request_firmware(&bcm->initvals1, buf, &bcm->pci_dev->dev);
2047 if (err) {
2048 printk(KERN_ERR PFX
2049 "Error: InitVals \"%s\" not available or load failed.\n",
2050 buf);
2051 goto error;
2052 }
2053 if (bcm->initvals1->size % sizeof(struct bcm43xx_initval)) {
2054 printk(KERN_ERR PFX "InitVals fileformat error.\n");
2055 goto error;
2056 }
2057 }
2058 }
2059
2060out:
2061 return err;
2062error:
a4a600d3 2063 bcm43xx_release_firmware(bcm, 1);
f222313a
JL		 2064 goto out;
2065err_noinitval:
2066 printk(KERN_ERR PFX "Error: No InitVals available!\n");
2067 err = -ENOENT;
2068 goto error;
2069}
2070
2071static void bcm43xx_upload_microcode(struct bcm43xx_private *bcm)
2072{
2073 const u32 *data;
2074 unsigned int i, len;
2075
f222313a
JL		 2076 /* Upload Microcode. */
2077 data = (u32 *)(bcm->ucode->data);
2078 len = bcm->ucode->size / sizeof(u32);
2079 bcm43xx_shm_control_word(bcm, BCM43xx_SHM_UCODE, 0x0000);
2080 for (i = 0; i < len; i++) {
2081 bcm43xx_write32(bcm, BCM43xx_MMIO_SHM_DATA,
2082 be32_to_cpu(data[i]));
2083 udelay(10);
2084 }
2085
2086 /* Upload PCM data. */
2087 data = (u32 *)(bcm->pcm->data);
2088 len = bcm->pcm->size / sizeof(u32);
2089 bcm43xx_shm_control_word(bcm, BCM43xx_SHM_PCM, 0x01ea);
2090 bcm43xx_write32(bcm, BCM43xx_MMIO_SHM_DATA, 0x00004000);
2091 bcm43xx_shm_control_word(bcm, BCM43xx_SHM_PCM, 0x01eb);
2092 for (i = 0; i < len; i++) {
2093 bcm43xx_write32(bcm, BCM43xx_MMIO_SHM_DATA,
2094 be32_to_cpu(data[i]));
2095 udelay(10);
2096 }
f222313a
JL		 2097}
2098
a4a600d3
MB		 2099static int bcm43xx_write_initvals(struct bcm43xx_private *bcm,
2100 const struct bcm43xx_initval *data,
2101 const unsigned int len)
f222313a
JL		 2102{
2103 u16 offset, size;
2104 u32 value;
2105 unsigned int i;
2106
2107 for (i = 0; i < len; i++) {
2108 offset = be16_to_cpu(data[i].offset);
2109 size = be16_to_cpu(data[i].size);
2110 value = be32_to_cpu(data[i].value);
2111
a4a600d3
MB		 2112 if (unlikely(offset >= 0x1000))
2113 goto err_format;
2114 if (size == 2) {
2115 if (unlikely(value & 0xFFFF0000))
2116 goto err_format;
2117 bcm43xx_write16(bcm, offset, (u16)value);
2118 } else if (size == 4) {
f222313a 2119 bcm43xx_write32(bcm, offset, value);
a4a600d3
MB		 2120 } else
2121 goto err_format;
f222313a 2122 }
a4a600d3
MB		 2123
2124 return 0;
2125
2126err_format:
2127 printk(KERN_ERR PFX "InitVals (bcm43xx_initvalXX.fw) file-format error. "
2128 "Please fix your bcm43xx firmware files.\n");
2129 return -EPROTO;
f222313a
JL		 2130}
2131
a4a600d3 2132static int bcm43xx_upload_initvals(struct bcm43xx_private *bcm)
f222313a 2133{
a4a600d3
MB		 2134 int err;
2135
a4a600d3
MB		 2136 err = bcm43xx_write_initvals(bcm, (struct bcm43xx_initval *)bcm->initvals0->data,
2137 bcm->initvals0->size / sizeof(struct bcm43xx_initval));
2138 if (err)
2139 goto out;
f222313a 2140 if (bcm->initvals1) {
a4a600d3
MB		 2141 err = bcm43xx_write_initvals(bcm, (struct bcm43xx_initval *)bcm->initvals1->data,
2142 bcm->initvals1->size / sizeof(struct bcm43xx_initval));
2143 if (err)
2144 goto out;
f222313a 2145 }
a4a600d3 2146out:
a4a600d3 2147 return err;
f222313a
JL		 2148}
2149
12a37687
JS		 2150#ifdef CONFIG_BCM947XX
2151static struct pci_device_id bcm43xx_47xx_ids[] = {
2152 { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4324) },
2153 { 0 }
2154};
2155#endif
2156
f222313a
JL		 2157static int bcm43xx_initialize_irq(struct bcm43xx_private *bcm)
2158{
2159 int res;
2160 unsigned int i;
2161 u32 data;
2162
2163 bcm->irq = bcm->pci_dev->irq;
2164#ifdef CONFIG_BCM947XX
2165 if (bcm->pci_dev->bus->number == 0) {
12a37687
JS		 2166 struct pci_dev *d;
2167 struct pci_device_id *id;
2168 for (id = bcm43xx_47xx_ids; id->vendor; id++) {
2169 d = pci_get_device(id->vendor, id->device, NULL);
2170 if (d != NULL) {
2171 bcm->irq = d->irq;
2172 pci_dev_put(d);
2173 break;
2174 }
f222313a
JL		 2175 }
2176 }
2177#endif
2178 res = request_irq(bcm->irq, bcm43xx_interrupt_handler,
1fb9df5d 2179 IRQF_SHARED, KBUILD_MODNAME, bcm);
f222313a
JL		 2180 if (res) {
2181 printk(KERN_ERR PFX "Cannot register IRQ%d\n", bcm->irq);
489423c8 2182 return -ENODEV;
f222313a
JL		 2183 }
2184 bcm43xx_write32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON, 0xffffffff);
2185 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD, 0x00020402);
2186 i = 0;
2187 while (1) {
2188 data = bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON);
2189 if (data == BCM43xx_IRQ_READY)
2190 break;
2191 i++;
2192 if (i >= BCM43xx_IRQWAIT_MAX_RETRIES) {
2193 printk(KERN_ERR PFX "Card IRQ register not responding. "
2194 "Giving up.\n");
2195 free_irq(bcm->irq, bcm);
2196 return -ENODEV;
2197 }
2198 udelay(10);
2199 }
2200 // dummy read
2201 bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON);
2202
2203 return 0;
2204}
2205
2206/* Switch to the core used to write the GPIO register.
2207 * This is either the ChipCommon, or the PCI core.
2208 */
489423c8 2209static int switch_to_gpio_core(struct bcm43xx_private *bcm)
f222313a
JL		 2210{
2211 int err;
2212
2213 /* Where to find the GPIO register depends on the chipset.
2214 * If it has a ChipCommon, its register at offset 0x6c is the GPIO
2215 * control register. Otherwise the register at offset 0x6c in the
2216 * PCI core is the GPIO control register.
2217 */
2218 err = bcm43xx_switch_core(bcm, &bcm->core_chipcommon);
2219 if (err == -ENODEV) {
2220 err = bcm43xx_switch_core(bcm, &bcm->core_pci);
489423c8 2221 if (unlikely(err == -ENODEV)) {
f222313a
JL		 2222 printk(KERN_ERR PFX "gpio error: "
2223 "Neither ChipCommon nor PCI core available!\n");
714eece7
MB		 2224 }
2225 }
f222313a 2226
714eece7 2227 return err;
f222313a
JL		 2228}
2229
2230/* Initialize the GPIOs
2231 * http://bcm-specs.sipsolutions.net/GPIO
2232 */
2233static int bcm43xx_gpio_init(struct bcm43xx_private *bcm)
2234{
2235 struct bcm43xx_coreinfo *old_core;
2236 int err;
714eece7 2237 u32 mask, set;
f222313a 2238
714eece7
MB		 2239 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD,
2240 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD)
2241 & 0xFFFF3FFF);
f222313a 2242
714eece7 2243 bcm43xx_leds_switch_all(bcm, 0);
f222313a
JL		 2244 bcm43xx_write16(bcm, BCM43xx_MMIO_GPIO_MASK,
2245 bcm43xx_read16(bcm, BCM43xx_MMIO_GPIO_MASK) | 0x000F);
2246
714eece7
MB		 2247 mask = 0x0000001F;
2248 set = 0x0000000F;
f222313a 2249 if (bcm->chip_id == 0x4301) {
714eece7
MB		 2250 mask |= 0x0060;
2251 set |= 0x0060;
2252 }
2253 if (0 /* FIXME: conditional unknown */) {
2254 bcm43xx_write16(bcm, BCM43xx_MMIO_GPIO_MASK,
2255 bcm43xx_read16(bcm, BCM43xx_MMIO_GPIO_MASK)
2256 | 0x0100);
2257 mask |= 0x0180;
2258 set |= 0x0180;
f222313a
JL		 2259 }
2260 if (bcm->sprom.boardflags & BCM43xx_BFL_PACTRL) {
714eece7
MB		 2261 bcm43xx_write16(bcm, BCM43xx_MMIO_GPIO_MASK,
2262 bcm43xx_read16(bcm, BCM43xx_MMIO_GPIO_MASK)
2263 | 0x0200);
2264 mask |= 0x0200;
2265 set |= 0x0200;
f222313a 2266 }
714eece7
MB		 2267 if (bcm->current_core->rev >= 2)
2268 mask |= 0x0010; /* FIXME: This is redundant. */
f222313a 2269
714eece7
MB		 2270 old_core = bcm->current_core;
2271 err = switch_to_gpio_core(bcm);
2272 if (err)
2273 goto out;
f222313a 2274 bcm43xx_write32(bcm, BCM43xx_GPIO_CONTROL,
714eece7 2275 (bcm43xx_read32(bcm, BCM43xx_GPIO_CONTROL) & mask) | set);
f222313a 2276 err = bcm43xx_switch_core(bcm, old_core);
714eece7
MB		 2277out:
2278 return err;
f222313a
JL		 2279}
2280
2281/* Turn off all GPIO stuff. Call this on module unload, for example. */
2282static int bcm43xx_gpio_cleanup(struct bcm43xx_private *bcm)
2283{
2284 struct bcm43xx_coreinfo *old_core;
2285 int err;
2286
2287 old_core = bcm->current_core;
2288 err = switch_to_gpio_core(bcm);
2289 if (err)
2290 return err;
2291 bcm43xx_write32(bcm, BCM43xx_GPIO_CONTROL, 0x00000000);
2292 err = bcm43xx_switch_core(bcm, old_core);
2293 assert(err == 0);
2294
2295 return 0;
2296}
2297
2298/* http://bcm-specs.sipsolutions.net/EnableMac */
2299void bcm43xx_mac_enable(struct bcm43xx_private *bcm)
2300{
2301 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD,
2302 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD)
2303 | BCM43xx_SBF_MAC_ENABLED);
2304 bcm43xx_write32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON, BCM43xx_IRQ_READY);
2305 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD); /* dummy read */
2306 bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON); /* dummy read */
2307 bcm43xx_power_saving_ctl_bits(bcm, -1, -1);
2308}
2309
2310/* http://bcm-specs.sipsolutions.net/SuspendMAC */
2311void bcm43xx_mac_suspend(struct bcm43xx_private *bcm)
2312{
2313 int i;
2314 u32 tmp;
2315
2316 bcm43xx_power_saving_ctl_bits(bcm, -1, 1);
2317 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD,
2318 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD)
2319 & ~BCM43xx_SBF_MAC_ENABLED);
2320 bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON); /* dummy read */
921e485f 2321 for (i = 100000; i; i--) {
f222313a 2322 tmp = bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON);
921e485f
MB		 2323 if (tmp & BCM43xx_IRQ_READY)
2324 return;
f222313a
JL		 2325 udelay(10);
2326 }
921e485f 2327 printkl(KERN_ERR PFX "MAC suspend failed\n");
f222313a
JL		 2328}
2329
2330void bcm43xx_set_iwmode(struct bcm43xx_private *bcm,
2331 int iw_mode)
2332{
2333 unsigned long flags;
6ab5b8e6 2334 struct net_device *net_dev = bcm->net_dev;
f222313a 2335 u32 status;
6ab5b8e6 2336 u16 value;
f222313a
JL		 2337
2338 spin_lock_irqsave(&bcm->ieee->lock, flags);
2339 bcm->ieee->iw_mode = iw_mode;
2340 spin_unlock_irqrestore(&bcm->ieee->lock, flags);
2341 if (iw_mode == IW_MODE_MONITOR)
6ab5b8e6 2342 net_dev->type = ARPHRD_IEEE80211;
f222313a 2343 else
6ab5b8e6 2344 net_dev->type = ARPHRD_ETHER;
f222313a 2345
f222313a
JL		 2346 status = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
2347 /* Reset status to infrastructured mode */
2348 status &= ~(BCM43xx_SBF_MODE_AP | BCM43xx_SBF_MODE_MONITOR);
6ab5b8e6
MB		 2349 status &= ~BCM43xx_SBF_MODE_PROMISC;
2350 status |= BCM43xx_SBF_MODE_NOTADHOC;
2351
2352/* FIXME: Always enable promisc mode, until we get the MAC filters working correctly. */
2353status |= BCM43xx_SBF_MODE_PROMISC;
f222313a
JL		 2354
2355 switch (iw_mode) {
2356 case IW_MODE_MONITOR:
6ab5b8e6
MB		 2357 status |= BCM43xx_SBF_MODE_MONITOR;
2358 status |= BCM43xx_SBF_MODE_PROMISC;
f222313a
JL		 2359 break;
2360 case IW_MODE_ADHOC:
2361 status &= ~BCM43xx_SBF_MODE_NOTADHOC;
2362 break;
2363 case IW_MODE_MASTER:
6ab5b8e6
MB		 2364 status |= BCM43xx_SBF_MODE_AP;
2365 break;
f222313a
JL		 2366 case IW_MODE_SECOND:
2367 case IW_MODE_REPEAT:
6ab5b8e6 2368 TODO(); /* TODO */
f222313a
JL		 2369 break;
2370 case IW_MODE_INFRA:
2371 /* nothing to be done here... */
2372 break;
2373 default:
6ab5b8e6 2374 dprintk(KERN_ERR PFX "Unknown mode in set_iwmode: %d\n", iw_mode);
f222313a 2375 }
6ab5b8e6
MB		 2376 if (net_dev->flags & IFF_PROMISC)
2377 status |= BCM43xx_SBF_MODE_PROMISC;
f222313a 2378 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD, status);
6ab5b8e6
MB		 2379
2380 value = 0x0002;
2381 if (iw_mode != IW_MODE_ADHOC && iw_mode != IW_MODE_MASTER) {
2382 if (bcm->chip_id == 0x4306 && bcm->chip_rev == 3)
2383 value = 0x0064;
2384 else
2385 value = 0x0032;
2386 }
2387 bcm43xx_write16(bcm, 0x0612, value);
f222313a
JL		 2388}
2389
2390/* This is the opposite of bcm43xx_chip_init() */
2391static void bcm43xx_chip_cleanup(struct bcm43xx_private *bcm)
2392{
2393 bcm43xx_radio_turn_off(bcm);
2394 if (!modparam_noleds)
2395 bcm43xx_leds_exit(bcm);
2396 bcm43xx_gpio_cleanup(bcm);
2397 free_irq(bcm->irq, bcm);
a4a600d3 2398 bcm43xx_release_firmware(bcm, 0);
f222313a
JL		 2399}
2400
2401/* Initialize the chip
2402 * http://bcm-specs.sipsolutions.net/ChipInit
2403 */
2404static int bcm43xx_chip_init(struct bcm43xx_private *bcm)
2405{
e9357c05
MB		 2406 struct bcm43xx_radioinfo *radio = bcm43xx_current_radio(bcm);
2407 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
f222313a 2408 int err;
f222313a
JL		 2409 int tmp;
2410 u32 value32;
2411 u16 value16;
2412
2413 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD,
2414 BCM43xx_SBF_CORE_READY
2415 | BCM43xx_SBF_400);
2416
2417 err = bcm43xx_request_firmware(bcm);
2418 if (err)
2419 goto out;
2420 bcm43xx_upload_microcode(bcm);
2421
2422 err = bcm43xx_initialize_irq(bcm);
2423 if (err)
a4a600d3 2424 goto err_release_fw;
f222313a
JL		 2425
2426 err = bcm43xx_gpio_init(bcm);
2427 if (err)
2428 goto err_free_irq;
2429
a4a600d3
MB		 2430 err = bcm43xx_upload_initvals(bcm);
2431 if (err)
2432 goto err_gpio_cleanup;
f222313a
JL		 2433 bcm43xx_radio_turn_on(bcm);
2434
f222313a
JL		 2435 bcm43xx_write16(bcm, 0x03E6, 0x0000);
2436 err = bcm43xx_phy_init(bcm);
2437 if (err)
2438 goto err_radio_off;
2439
2440 /* Select initial Interference Mitigation. */
e9357c05
MB		 2441 tmp = radio->interfmode;
2442 radio->interfmode = BCM43xx_RADIO_INTERFMODE_NONE;
f222313a
JL		 2443 bcm43xx_radio_set_interference_mitigation(bcm, tmp);
2444
2445 bcm43xx_phy_set_antenna_diversity(bcm);
2446 bcm43xx_radio_set_txantenna(bcm, BCM43xx_RADIO_TXANTENNA_DEFAULT);
e9357c05 2447 if (phy->type == BCM43xx_PHYTYPE_B) {
f222313a
JL		 2448 value16 = bcm43xx_read16(bcm, 0x005E);
2449 value16 |= 0x0004;
2450 bcm43xx_write16(bcm, 0x005E, value16);
2451 }
2452 bcm43xx_write32(bcm, 0x0100, 0x01000000);
2453 if (bcm->current_core->rev < 5)
2454 bcm43xx_write32(bcm, 0x010C, 0x01000000);
2455
2456 value32 = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
2457 value32 &= ~ BCM43xx_SBF_MODE_NOTADHOC;
2458 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD, value32);
2459 value32 = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
2460 value32 |= BCM43xx_SBF_MODE_NOTADHOC;
2461 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD, value32);
f222313a 2462
f222313a 2463 value32 = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
6ab5b8e6 2464 value32 |= 0x100000;
f222313a
JL		 2465 bcm43xx_write32(bcm, BCM43xx_MMIO_STATUS_BITFIELD, value32);
2466
77db31ea 2467 if (bcm43xx_using_pio(bcm)) {
f222313a
JL		 2468 bcm43xx_write32(bcm, 0x0210, 0x00000100);
2469 bcm43xx_write32(bcm, 0x0230, 0x00000100);
2470 bcm43xx_write32(bcm, 0x0250, 0x00000100);
2471 bcm43xx_write32(bcm, 0x0270, 0x00000100);
2472 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0034, 0x0000);
2473 }
2474
2475 /* Probe Response Timeout value */
2476 /* FIXME: Default to 0, has to be set by ioctl probably... :-/ */
2477 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0074, 0x0000);
2478
6ab5b8e6
MB		 2479 /* Initially set the wireless operation mode. */
2480 bcm43xx_set_iwmode(bcm, bcm->ieee->iw_mode);
f222313a
JL		 2481
2482 if (bcm->current_core->rev < 3) {
2483 bcm43xx_write16(bcm, 0x060E, 0x0000);
2484 bcm43xx_write16(bcm, 0x0610, 0x8000);
2485 bcm43xx_write16(bcm, 0x0604, 0x0000);
2486 bcm43xx_write16(bcm, 0x0606, 0x0200);
2487 } else {
2488 bcm43xx_write32(bcm, 0x0188, 0x80000000);
2489 bcm43xx_write32(bcm, 0x018C, 0x02000000);
2490 }
2491 bcm43xx_write32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON, 0x00004000);
2492 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA1_IRQ_MASK, 0x0001DC00);
2493 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA2_IRQ_MASK, 0x0000DC00);
2494 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA3_IRQ_MASK, 0x0000DC00);
2495 bcm43xx_write32(bcm, BCM43xx_MMIO_DMA4_IRQ_MASK, 0x0001DC00);
2496
2497 value32 = bcm43xx_read32(bcm, BCM43xx_CIR_SBTMSTATELOW);
2498 value32 |= 0x00100000;
2499 bcm43xx_write32(bcm, BCM43xx_CIR_SBTMSTATELOW, value32);
2500
2501 bcm43xx_write16(bcm, BCM43xx_MMIO_POWERUP_DELAY, bcm43xx_pctl_powerup_delay(bcm));
2502
2503 assert(err == 0);
2504 dprintk(KERN_INFO PFX "Chip initialized\n");
2505out:
2506 return err;
2507
2508err_radio_off:
2509 bcm43xx_radio_turn_off(bcm);
a4a600d3 2510err_gpio_cleanup:
f222313a
JL		 2511 bcm43xx_gpio_cleanup(bcm);
2512err_free_irq:
2513 free_irq(bcm->irq, bcm);
a4a600d3
MB		 2514err_release_fw:
2515 bcm43xx_release_firmware(bcm, 1);
f222313a
JL		 2516 goto out;
2517}
2518
2519/* Validate chip access
2520 * http://bcm-specs.sipsolutions.net/ValidateChipAccess */
2521static int bcm43xx_validate_chip(struct bcm43xx_private *bcm)
2522{
f222313a
JL		 2523 u32 value;
2524 u32 shm_backup;
2525
2526 shm_backup = bcm43xx_shm_read32(bcm, BCM43xx_SHM_SHARED, 0x0000);
2527 bcm43xx_shm_write32(bcm, BCM43xx_SHM_SHARED, 0x0000, 0xAA5555AA);
489423c8
MB		 2528 if (bcm43xx_shm_read32(bcm, BCM43xx_SHM_SHARED, 0x0000) != 0xAA5555AA)
2529 goto error;
f222313a 2530 bcm43xx_shm_write32(bcm, BCM43xx_SHM_SHARED, 0x0000, 0x55AAAA55);
489423c8
MB		 2531 if (bcm43xx_shm_read32(bcm, BCM43xx_SHM_SHARED, 0x0000) != 0x55AAAA55)
2532 goto error;
f222313a
JL		 2533 bcm43xx_shm_write32(bcm, BCM43xx_SHM_SHARED, 0x0000, shm_backup);
2534
2535 value = bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD);
489423c8
MB		 2536 if ((value | 0x80000000) != 0x80000400)
2537 goto error;
f222313a
JL		 2538
2539 value = bcm43xx_read32(bcm, BCM43xx_MMIO_GEN_IRQ_REASON);
489423c8
MB		 2540 if (value != 0x00000000)
2541 goto error;
f222313a 2542
489423c8
MB		 2543 return 0;
2544error:
2545 printk(KERN_ERR PFX "Failed to validate the chipaccess\n");
2546 return -ENODEV;
f222313a
JL		 2547}
2548
8afceb1e 2549static void bcm43xx_init_struct_phyinfo(struct bcm43xx_phyinfo *phy)
e9357c05
MB		 2550{
2551 /* Initialize a "phyinfo" structure. The structure is already
2552 * zeroed out.
2553 */
2554 phy->antenna_diversity = 0xFFFF;
2555 phy->savedpctlreg = 0xFFFF;
2556 phy->minlowsig[0] = 0xFFFF;
2557 phy->minlowsig[1] = 0xFFFF;
2558 spin_lock_init(&phy->lock);
2559}
2560
8afceb1e 2561static void bcm43xx_init_struct_radioinfo(struct bcm43xx_radioinfo *radio)
e9357c05
MB		 2562{
2563 /* Initialize a "radioinfo" structure. The structure is already
2564 * zeroed out.
2565 */
2566 radio->interfmode = BCM43xx_RADIO_INTERFMODE_NONE;
2567 radio->channel = 0xFF;
2568 radio->initial_channel = 0xFF;
2569 radio->lofcal = 0xFFFF;
2570 radio->initval = 0xFFFF;
2571 radio->nrssi[0] = -1000;
2572 radio->nrssi[1] = -1000;
2573}
2574
f222313a
JL		 2575static int bcm43xx_probe_cores(struct bcm43xx_private *bcm)
2576{
2577 int err, i;
2578 int current_core;
2579 u32 core_vendor, core_id, core_rev;
2580 u32 sb_id_hi, chip_id_32 = 0;
2581 u16 pci_device, chip_id_16;
2582 u8 core_count;
2583
2584 memset(&bcm->core_chipcommon, 0, sizeof(struct bcm43xx_coreinfo));
2585 memset(&bcm->core_pci, 0, sizeof(struct bcm43xx_coreinfo));
f222313a
JL		 2586 memset(&bcm->core_80211, 0, sizeof(struct bcm43xx_coreinfo)
2587 * BCM43xx_MAX_80211_CORES);
e9357c05
MB		 2588 memset(&bcm->core_80211_ext, 0, sizeof(struct bcm43xx_coreinfo_80211)
2589 * BCM43xx_MAX_80211_CORES);
2590 bcm->current_80211_core_idx = -1;
2591 bcm->nr_80211_available = 0;
2592 bcm->current_core = NULL;
2593 bcm->active_80211_core = NULL;
f222313a
JL		 2594
2595 /* map core 0 */
2596 err = _switch_core(bcm, 0);
2597 if (err)
2598 goto out;
2599
2600 /* fetch sb_id_hi from core information registers */
2601 sb_id_hi = bcm43xx_read32(bcm, BCM43xx_CIR_SB_ID_HI);
2602
2603 core_id = (sb_id_hi & 0xFFF0) >> 4;
2604 core_rev = (sb_id_hi & 0xF);
2605 core_vendor = (sb_id_hi & 0xFFFF0000) >> 16;
2606
2607 /* if present, chipcommon is always core 0; read the chipid from it */
2608 if (core_id == BCM43xx_COREID_CHIPCOMMON) {
2609 chip_id_32 = bcm43xx_read32(bcm, 0);
2610 chip_id_16 = chip_id_32 & 0xFFFF;
e9357c05 2611 bcm->core_chipcommon.available = 1;
f222313a
JL		 2612 bcm->core_chipcommon.id = core_id;
2613 bcm->core_chipcommon.rev = core_rev;
2614 bcm->core_chipcommon.index = 0;
2615 /* While we are at it, also read the capabilities. */
2616 bcm->chipcommon_capabilities = bcm43xx_read32(bcm, BCM43xx_CHIPCOMMON_CAPABILITIES);
2617 } else {
2618 /* without a chipCommon, use a hard coded table. */
2619 pci_device = bcm->pci_dev->device;
2620 if (pci_device == 0x4301)
2621 chip_id_16 = 0x4301;
2622 else if ((pci_device >= 0x4305) && (pci_device <= 0x4307))
2623 chip_id_16 = 0x4307;
2624 else if ((pci_device >= 0x4402) && (pci_device <= 0x4403))
2625 chip_id_16 = 0x4402;
2626 else if ((pci_device >= 0x4610) && (pci_device <= 0x4615))
2627 chip_id_16 = 0x4610;
2628 else if ((pci_device >= 0x4710) && (pci_device <= 0x4715))
2629 chip_id_16 = 0x4710;
2630#ifdef CONFIG_BCM947XX
2631 else if ((pci_device >= 0x4320) && (pci_device <= 0x4325))
2632 chip_id_16 = 0x4309;
2633#endif
2634 else {
2635 printk(KERN_ERR PFX "Could not determine Chip ID\n");
2636 return -ENODEV;
2637 }
2638 }
2639
2640 /* ChipCommon with Core Rev >=4 encodes number of cores,
2641 * otherwise consult hardcoded table */
2642 if ((core_id == BCM43xx_COREID_CHIPCOMMON) && (core_rev >= 4)) {
2643 core_count = (chip_id_32 & 0x0F000000) >> 24;
2644 } else {
2645 switch (chip_id_16) {
2646 case 0x4610:
2647 case 0x4704:
2648 case 0x4710:
2649 core_count = 9;
2650 break;
2651 case 0x4310:
2652 core_count = 8;
2653 break;
2654 case 0x5365:
2655 core_count = 7;
2656 break;
2657 case 0x4306:
2658 core_count = 6;
2659 break;
2660 case 0x4301:
2661 case 0x4307:
2662 core_count = 5;
2663 break;
2664 case 0x4402:
2665 core_count = 3;
2666 break;
2667 default:
2668 /* SOL if we get here */
2669 assert(0);
2670 core_count = 1;
2671 }
2672 }
2673
2674 bcm->chip_id = chip_id_16;
adc40e97
MB		 2675 bcm->chip_rev = (chip_id_32 & 0x000F0000) >> 16;
2676 bcm->chip_package = (chip_id_32 & 0x00F00000) >> 20;
f222313a
JL		 2677
2678 dprintk(KERN_INFO PFX "Chip ID 0x%x, rev 0x%x\n",
2679 bcm->chip_id, bcm->chip_rev);
2680 dprintk(KERN_INFO PFX "Number of cores: %d\n", core_count);
e9357c05 2681 if (bcm->core_chipcommon.available) {
f222313a
JL		 2682 dprintk(KERN_INFO PFX "Core 0: ID 0x%x, rev 0x%x, vendor 0x%x, %s\n",
2683 core_id, core_rev, core_vendor,
2684 bcm43xx_core_enabled(bcm) ? "enabled" : "disabled");
2685 }
2686
e9357c05 2687 if (bcm->core_chipcommon.available)
f222313a
JL		 2688 current_core = 1;
2689 else
2690 current_core = 0;
2691 for ( ; current_core < core_count; current_core++) {
2692 struct bcm43xx_coreinfo *core;
e9357c05 2693 struct bcm43xx_coreinfo_80211 *ext_80211;
f222313a
JL		 2694
2695 err = _switch_core(bcm, current_core);
2696 if (err)
2697 goto out;
2698 /* Gather information */
2699 /* fetch sb_id_hi from core information registers */
2700 sb_id_hi = bcm43xx_read32(bcm, BCM43xx_CIR_SB_ID_HI);
2701
2702 /* extract core_id, core_rev, core_vendor */
2703 core_id = (sb_id_hi & 0xFFF0) >> 4;
2704 core_rev = (sb_id_hi & 0xF);
2705 core_vendor = (sb_id_hi & 0xFFFF0000) >> 16;
2706
2707 dprintk(KERN_INFO PFX "Core %d: ID 0x%x, rev 0x%x, vendor 0x%x, %s\n",
2708 current_core, core_id, core_rev, core_vendor,
2709 bcm43xx_core_enabled(bcm) ? "enabled" : "disabled" );
2710
2711 core = NULL;
2712 switch (core_id) {
2713 case BCM43xx_COREID_PCI:
2714 core = &bcm->core_pci;
e9357c05 2715 if (core->available) {
f222313a
JL		 2716 printk(KERN_WARNING PFX "Multiple PCI cores found.\n");
2717 continue;
2718 }
2719 break;
f222313a
JL		 2720 case BCM43xx_COREID_80211:
2721 for (i = 0; i < BCM43xx_MAX_80211_CORES; i++) {
2722 core = &(bcm->core_80211[i]);
e9357c05
MB		 2723 ext_80211 = &(bcm->core_80211_ext[i]);
2724 if (!core->available)
f222313a
JL		 2725 break;
2726 core = NULL;
2727 }
2728 if (!core) {
2729 printk(KERN_WARNING PFX "More than %d cores of type 802.11 found.\n",
2730 BCM43xx_MAX_80211_CORES);
2731 continue;
2732 }
2733 if (i != 0) {
2734 /* More than one 80211 core is only supported
2735 * by special chips.
2736 * There are chips with two 80211 cores, but with
2737 * dangling pins on the second core. Be careful
2738 * and ignore these cores here.
2739 */
2740 if (bcm->pci_dev->device != 0x4324) {
2741 dprintk(KERN_INFO PFX "Ignoring additional 802.11 core.\n");
2742 continue;
2743 }
2744 }
2745 switch (core_rev) {
2746 case 2:
2747 case 4:
2748 case 5:
2749 case 6:
2750 case 7:
2751 case 9:
2752 break;
2753 default:
2754 printk(KERN_ERR PFX "Error: Unsupported 80211 core revision %u\n",
2755 core_rev);
2756 err = -ENODEV;
2757 goto out;
2758 }
e9357c05
MB		 2759 bcm->nr_80211_available++;
2760 bcm43xx_init_struct_phyinfo(&ext_80211->phy);
2761 bcm43xx_init_struct_radioinfo(&ext_80211->radio);
f222313a
JL		 2762 break;
2763 case BCM43xx_COREID_CHIPCOMMON:
2764 printk(KERN_WARNING PFX "Multiple CHIPCOMMON cores found.\n");
2765 break;
f222313a
JL		 2766 }
2767 if (core) {
e9357c05 2768 core->available = 1;
f222313a
JL		 2769 core->id = core_id;
2770 core->rev = core_rev;
2771 core->index = current_core;
2772 }
2773 }
2774
e9357c05 2775 if (!bcm->core_80211[0].available) {
f222313a
JL		 2776 printk(KERN_ERR PFX "Error: No 80211 core found!\n");
2777 err = -ENODEV;
2778 goto out;
2779 }
2780
2781 err = bcm43xx_switch_core(bcm, &bcm->core_80211[0]);
2782
2783 assert(err == 0);
2784out:
2785 return err;
2786}
2787
2788static void bcm43xx_gen_bssid(struct bcm43xx_private *bcm)
2789{
2790 const u8 *mac = (const u8*)(bcm->net_dev->dev_addr);
2791 u8 *bssid = bcm->ieee->bssid;
2792
2793 switch (bcm->ieee->iw_mode) {
2794 case IW_MODE_ADHOC:
2795 random_ether_addr(bssid);
2796 break;
2797 case IW_MODE_MASTER:
2798 case IW_MODE_INFRA:
2799 case IW_MODE_REPEAT:
2800 case IW_MODE_SECOND:
2801 case IW_MODE_MONITOR:
2802 memcpy(bssid, mac, ETH_ALEN);
2803 break;
2804 default:
2805 assert(0);
2806 }
2807}
2808
2809static void bcm43xx_rate_memory_write(struct bcm43xx_private *bcm,
2810 u16 rate,
2811 int is_ofdm)
2812{
2813 u16 offset;
2814
2815 if (is_ofdm) {
2816 offset = 0x480;
2817 offset += (bcm43xx_plcp_get_ratecode_ofdm(rate) & 0x000F) * 2;
2818 }
2819 else {
2820 offset = 0x4C0;
2821 offset += (bcm43xx_plcp_get_ratecode_cck(rate) & 0x000F) * 2;
2822 }
2823 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, offset + 0x20,
2824 bcm43xx_shm_read16(bcm, BCM43xx_SHM_SHARED, offset));
2825}
2826
2827static void bcm43xx_rate_memory_init(struct bcm43xx_private *bcm)
2828{
e9357c05 2829 switch (bcm43xx_current_phy(bcm)->type) {
f222313a
JL		 2830 case BCM43xx_PHYTYPE_A:
2831 case BCM43xx_PHYTYPE_G:
2832 bcm43xx_rate_memory_write(bcm, IEEE80211_OFDM_RATE_6MB, 1);
2833 bcm43xx_rate_memory_write(bcm, IEEE80211_OFDM_RATE_12MB, 1);
2834 bcm43xx_rate_memory_write(bcm, IEEE80211_OFDM_RATE_18MB, 1);
2835 bcm43xx_rate_memory_write(bcm, IEEE80211_OFDM_RATE_24MB, 1);
2836 bcm43xx_rate_memory_write(bcm, IEEE80211_OFDM_RATE_36MB, 1);
2837 bcm43xx_rate_memory_write(bcm, IEEE80211_OFDM_RATE_48MB, 1);
2838 bcm43xx_rate_memory_write(bcm, IEEE80211_OFDM_RATE_54MB, 1);
2839 case BCM43xx_PHYTYPE_B:
2840 bcm43xx_rate_memory_write(bcm, IEEE80211_CCK_RATE_1MB, 0);
2841 bcm43xx_rate_memory_write(bcm, IEEE80211_CCK_RATE_2MB, 0);
2842 bcm43xx_rate_memory_write(bcm, IEEE80211_CCK_RATE_5MB, 0);
2843 bcm43xx_rate_memory_write(bcm, IEEE80211_CCK_RATE_11MB, 0);
2844 break;
2845 default:
2846 assert(0);
2847 }
2848}
2849
2850static void bcm43xx_wireless_core_cleanup(struct bcm43xx_private *bcm)
2851{
2852 bcm43xx_chip_cleanup(bcm);
2853 bcm43xx_pio_free(bcm);
2854 bcm43xx_dma_free(bcm);
2855
e9357c05 2856 bcm->current_core->initialized = 0;
f222313a
JL		 2857}
2858
2859/* http://bcm-specs.sipsolutions.net/80211Init */
2860static int bcm43xx_wireless_core_init(struct bcm43xx_private *bcm)
2861{
e9357c05
MB		 2862 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
2863 struct bcm43xx_radioinfo *radio = bcm43xx_current_radio(bcm);
f222313a
JL		 2864 u32 ucodeflags;
2865 int err;
2866 u32 sbimconfiglow;
2867 u8 limit;
2868
2869 if (bcm->chip_rev < 5) {
2870 sbimconfiglow = bcm43xx_read32(bcm, BCM43xx_CIR_SBIMCONFIGLOW);
2871 sbimconfiglow &= ~ BCM43xx_SBIMCONFIGLOW_REQUEST_TOUT_MASK;
2872 sbimconfiglow &= ~ BCM43xx_SBIMCONFIGLOW_SERVICE_TOUT_MASK;
2873 if (bcm->bustype == BCM43xx_BUSTYPE_PCI)
2874 sbimconfiglow |= 0x32;
2875 else if (bcm->bustype == BCM43xx_BUSTYPE_SB)
2876 sbimconfiglow |= 0x53;
2877 else
2878 assert(0);
2879 bcm43xx_write32(bcm, BCM43xx_CIR_SBIMCONFIGLOW, sbimconfiglow);
2880 }
2881
2882 bcm43xx_phy_calibrate(bcm);
2883 err = bcm43xx_chip_init(bcm);
2884 if (err)
2885 goto out;
2886
2887 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0016, bcm->current_core->rev);
2888 ucodeflags = bcm43xx_shm_read32(bcm, BCM43xx_SHM_SHARED, BCM43xx_UCODEFLAGS_OFFSET);
2889
2890 if (0 /*FIXME: which condition has to be used here? */)
2891 ucodeflags |= 0x00000010;
2892
2893 /* HW decryption needs to be set now */
2894 ucodeflags |= 0x40000000;
2895
e9357c05 2896 if (phy->type == BCM43xx_PHYTYPE_G) {
f222313a 2897 ucodeflags |= BCM43xx_UCODEFLAG_UNKBGPHY;
e9357c05 2898 if (phy->rev == 1)
f222313a
JL		 2899 ucodeflags |= BCM43xx_UCODEFLAG_UNKGPHY;
2900 if (bcm->sprom.boardflags & BCM43xx_BFL_PACTRL)
2901 ucodeflags |= BCM43xx_UCODEFLAG_UNKPACTRL;
e9357c05 2902 } else if (phy->type == BCM43xx_PHYTYPE_B) {
f222313a 2903 ucodeflags |= BCM43xx_UCODEFLAG_UNKBGPHY;
e9357c05 2904 if (phy->rev >= 2 && radio->version == 0x2050)
f222313a
JL		 2905 ucodeflags &= ~BCM43xx_UCODEFLAG_UNKGPHY;
2906 }
2907
2908 if (ucodeflags != bcm43xx_shm_read32(bcm, BCM43xx_SHM_SHARED,
2909 BCM43xx_UCODEFLAGS_OFFSET)) {
2910 bcm43xx_shm_write32(bcm, BCM43xx_SHM_SHARED,
2911 BCM43xx_UCODEFLAGS_OFFSET, ucodeflags);
2912 }
2913
2914 /* Short/Long Retry Limit.
2915 * The retry-limit is a 4-bit counter. Enforce this to avoid overflowing
2916 * the chip-internal counter.
2917 */
2918 limit = limit_value(modparam_short_retry, 0, 0xF);
2919 bcm43xx_shm_write32(bcm, BCM43xx_SHM_WIRELESS, 0x0006, limit);
2920 limit = limit_value(modparam_long_retry, 0, 0xF);
2921 bcm43xx_shm_write32(bcm, BCM43xx_SHM_WIRELESS, 0x0007, limit);
2922
2923 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0044, 3);
2924 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0046, 2);
2925
2926 bcm43xx_rate_memory_init(bcm);
2927
2928 /* Minimum Contention Window */
e9357c05 2929 if (phy->type == BCM43xx_PHYTYPE_B)
f222313a
JL		 2930 bcm43xx_shm_write32(bcm, BCM43xx_SHM_WIRELESS, 0x0003, 0x0000001f);
2931 else
2932 bcm43xx_shm_write32(bcm, BCM43xx_SHM_WIRELESS, 0x0003, 0x0000000f);
2933 /* Maximum Contention Window */
2934 bcm43xx_shm_write32(bcm, BCM43xx_SHM_WIRELESS, 0x0004, 0x000003ff);
2935
2936 bcm43xx_gen_bssid(bcm);
2937 bcm43xx_write_mac_bssid_templates(bcm);
2938
2939 if (bcm->current_core->rev >= 5)
2940 bcm43xx_write16(bcm, 0x043C, 0x000C);
2941
77db31ea 2942 if (bcm43xx_using_pio(bcm))
f222313a 2943 err = bcm43xx_pio_init(bcm);
77db31ea
MB		 2944 else
2945 err = bcm43xx_dma_init(bcm);
2946 if (err)
2947 goto err_chip_cleanup;
f222313a
JL		 2948 bcm43xx_write16(bcm, 0x0612, 0x0050);
2949 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0416, 0x0050);
2950 bcm43xx_shm_write16(bcm, BCM43xx_SHM_SHARED, 0x0414, 0x01F4);
2951
2952 bcm43xx_mac_enable(bcm);
2953 bcm43xx_interrupt_enable(bcm, bcm->irq_savedstate);
2954
e9357c05 2955 bcm->current_core->initialized = 1;
f222313a
JL		 2956out:
2957 return err;
2958
2959err_chip_cleanup:
2960 bcm43xx_chip_cleanup(bcm);
2961 goto out;
2962}
2963
2964static int bcm43xx_chipset_attach(struct bcm43xx_private *bcm)
2965{
2966 int err;
2967 u16 pci_status;
2968
2969 err = bcm43xx_pctl_set_crystal(bcm, 1);
2970 if (err)
2971 goto out;
2972 bcm43xx_pci_read_config16(bcm, PCI_STATUS, &pci_status);
2973 bcm43xx_pci_write_config16(bcm, PCI_STATUS, pci_status & ~PCI_STATUS_SIG_TARGET_ABORT);
2974
2975out:
2976 return err;
2977}
2978
2979static void bcm43xx_chipset_detach(struct bcm43xx_private *bcm)
2980{
2981 bcm43xx_pctl_set_clock(bcm, BCM43xx_PCTL_CLK_SLOW);
2982 bcm43xx_pctl_set_crystal(bcm, 0);
2983}
2984
489423c8
MB		 2985static void bcm43xx_pcicore_broadcast_value(struct bcm43xx_private *bcm,
2986 u32 address,
2987 u32 data)
f222313a
JL		 2988{
2989 bcm43xx_write32(bcm, BCM43xx_PCICORE_BCAST_ADDR, address);
2990 bcm43xx_write32(bcm, BCM43xx_PCICORE_BCAST_DATA, data);
2991}
2992
2993static int bcm43xx_pcicore_commit_settings(struct bcm43xx_private *bcm)
2994{
2995 int err;
2996 struct bcm43xx_coreinfo *old_core;
2997
2998 old_core = bcm->current_core;
2999 err = bcm43xx_switch_core(bcm, &bcm->core_pci);
3000 if (err)
3001 goto out;
3002
3003 bcm43xx_pcicore_broadcast_value(bcm, 0xfd8, 0x00000000);
3004
3005 bcm43xx_switch_core(bcm, old_core);
3006 assert(err == 0);
3007out:
3008 return err;
3009}
3010
3011/* Make an I/O Core usable. "core_mask" is the bitmask of the cores to enable.
3012 * To enable core 0, pass a core_mask of 1<<0
3013 */
3014static int bcm43xx_setup_backplane_pci_connection(struct bcm43xx_private *bcm,
3015 u32 core_mask)
3016{
3017 u32 backplane_flag_nr;
3018 u32 value;
3019 struct bcm43xx_coreinfo *old_core;
3020 int err = 0;
3021
3022 value = bcm43xx_read32(bcm, BCM43xx_CIR_SBTPSFLAG);
3023 backplane_flag_nr = value & BCM43xx_BACKPLANE_FLAG_NR_MASK;
3024
3025 old_core = bcm->current_core;
3026 err = bcm43xx_switch_core(bcm, &bcm->core_pci);
3027 if (err)
3028 goto out;
3029
3030 if (bcm->core_pci.rev < 6) {
3031 value = bcm43xx_read32(bcm, BCM43xx_CIR_SBINTVEC);
3032 value |= (1 << backplane_flag_nr);
3033 bcm43xx_write32(bcm, BCM43xx_CIR_SBINTVEC, value);
3034 } else {
3035 err = bcm43xx_pci_read_config32(bcm, BCM43xx_PCICFG_ICR, &value);
3036 if (err) {
3037 printk(KERN_ERR PFX "Error: ICR setup failure!\n");
3038 goto out_switch_back;
3039 }
3040 value |= core_mask << 8;
3041 err = bcm43xx_pci_write_config32(bcm, BCM43xx_PCICFG_ICR, value);
3042 if (err) {
3043 printk(KERN_ERR PFX "Error: ICR setup failure!\n");
3044 goto out_switch_back;
3045 }
3046 }
3047
3048 value = bcm43xx_read32(bcm, BCM43xx_PCICORE_SBTOPCI2);
3049 value |= BCM43xx_SBTOPCI2_PREFETCH | BCM43xx_SBTOPCI2_BURST;
3050 bcm43xx_write32(bcm, BCM43xx_PCICORE_SBTOPCI2, value);
3051
3052 if (bcm->core_pci.rev < 5) {
3053 value = bcm43xx_read32(bcm, BCM43xx_CIR_SBIMCONFIGLOW);
3054 value |= (2 << BCM43xx_SBIMCONFIGLOW_SERVICE_TOUT_SHIFT)
3055 & BCM43xx_SBIMCONFIGLOW_SERVICE_TOUT_MASK;
3056 value |= (3 << BCM43xx_SBIMCONFIGLOW_REQUEST_TOUT_SHIFT)
3057 & BCM43xx_SBIMCONFIGLOW_REQUEST_TOUT_MASK;
3058 bcm43xx_write32(bcm, BCM43xx_CIR_SBIMCONFIGLOW, value);
3059 err = bcm43xx_pcicore_commit_settings(bcm);
3060 assert(err == 0);
3061 }
3062
3063out_switch_back:
3064 err = bcm43xx_switch_core(bcm, old_core);
3065out:
3066 return err;
3067}
3068
3069static void bcm43xx_softmac_init(struct bcm43xx_private *bcm)
3070{
3071 ieee80211softmac_start(bcm->net_dev);
3072}
3073
ab4977f8 3074static void bcm43xx_periodic_every120sec(struct bcm43xx_private *bcm)
f222313a 3075{
e9357c05 3076 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
f222313a 3077
ab4977f8
MB		 3078 if (phy->type != BCM43xx_PHYTYPE_G || phy->rev < 2)
3079 return;
f222313a 3080
ab4977f8
MB		 3081 bcm43xx_mac_suspend(bcm);
3082 bcm43xx_phy_lo_g_measure(bcm);
3083 bcm43xx_mac_enable(bcm);
f222313a
JL		 3084}
3085
ab4977f8 3086static void bcm43xx_periodic_every60sec(struct bcm43xx_private *bcm)
f222313a 3087{
f222313a
JL		 3088 bcm43xx_phy_lo_mark_all_unused(bcm);
3089 if (bcm->sprom.boardflags & BCM43xx_BFL_RSSI) {
3090 bcm43xx_mac_suspend(bcm);
3091 bcm43xx_calc_nrssi_slope(bcm);
3092 bcm43xx_mac_enable(bcm);
3093 }
f222313a
JL		 3094}
3095
ab4977f8 3096static void bcm43xx_periodic_every30sec(struct bcm43xx_private *bcm)
f222313a 3097{
ab4977f8
MB		 3098 /* Update device statistics. */
3099 bcm43xx_calculate_link_quality(bcm);
3100}
f222313a 3101
ab4977f8
MB		 3102static void bcm43xx_periodic_every15sec(struct bcm43xx_private *bcm)
3103{
e9357c05
MB		 3104 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
3105 struct bcm43xx_radioinfo *radio = bcm43xx_current_radio(bcm);
f222313a 3106
ab4977f8
MB		 3107 if (phy->type == BCM43xx_PHYTYPE_G) {
3108 //TODO: update_aci_moving_average
3109 if (radio->aci_enable && radio->aci_wlan_automatic) {
3110 bcm43xx_mac_suspend(bcm);
3111 if (!radio->aci_enable && 1 /*TODO: not scanning? */) {
3112 if (0 /*TODO: bunch of conditions*/) {
3113 bcm43xx_radio_set_interference_mitigation(bcm,
3114 BCM43xx_RADIO_INTERFMODE_MANUALWLAN);
3115 }
3116 } else if (1/*TODO*/) {
3117 /*
3118 if ((aci_average > 1000) && !(bcm43xx_radio_aci_scan(bcm))) {
3119 bcm43xx_radio_set_interference_mitigation(bcm,
3120 BCM43xx_RADIO_INTERFMODE_NONE);
3121 }
3122 */
3123 }
3124 bcm43xx_mac_enable(bcm);
3125 } else if (radio->interfmode == BCM43xx_RADIO_INTERFMODE_NONWLAN &&
3126 phy->rev == 1) {
3127 //TODO: implement rev1 workaround
3128 }
f222313a 3129 }
ab4977f8
MB		 3130 bcm43xx_phy_xmitpower(bcm); //FIXME: unless scanning?
3131 //TODO for APHY (temperature?)
f222313a
JL		 3132}
3133
91769e7d 3134static void do_periodic_work(struct bcm43xx_private *bcm)
f222313a 3135{
ab4977f8 3136 unsigned int state;
f222313a 3137
ab4977f8
MB		 3138 state = bcm->periodic_state;
3139 if (state % 8 == 0)
3140 bcm43xx_periodic_every120sec(bcm);
3141 if (state % 4 == 0)
3142 bcm43xx_periodic_every60sec(bcm);
3143 if (state % 2 == 0)
3144 bcm43xx_periodic_every30sec(bcm);
91769e7d
MB		 3145 if (state % 1 == 0)
3146 bcm43xx_periodic_every15sec(bcm);
ab4977f8
MB		 3147 bcm->periodic_state = state + 1;
3148
78ff56a0 3149 schedule_delayed_work(&bcm->periodic_work, HZ * 15);
91769e7d 3150}
f222313a 3151
91769e7d
MB		 3152/* Estimate a "Badness" value based on the periodic work
3153 * state-machine state. "Badness" is worse (bigger), if the
3154 * periodic work will take longer.
3155 */
3156static int estimate_periodic_work_badness(unsigned int state)
3157{
3158 int badness = 0;
3159
3160 if (state % 8 == 0) /* every 120 sec */
3161 badness += 10;
3162 if (state % 4 == 0) /* every 60 sec */
3163 badness += 5;
3164 if (state % 2 == 0) /* every 30 sec */
3165 badness += 1;
3166 if (state % 1 == 0) /* every 15 sec */
3167 badness += 1;
3168
3169#define BADNESS_LIMIT 4
3170 return badness;
3171}
3172
3173static void bcm43xx_periodic_work_handler(void *d)
3174{
3175 struct bcm43xx_private *bcm = d;
3176 unsigned long flags;
3177 u32 savedirqs = 0;
3178 int badness;
3179
3180 badness = estimate_periodic_work_badness(bcm->periodic_state);
3181 if (badness > BADNESS_LIMIT) {
3182 /* Periodic work will take a long time, so we want it to
3183 * be preemtible.
3184 */
3185 bcm43xx_lock_irqonly(bcm, flags);
3186 netif_stop_queue(bcm->net_dev);
3187 if (bcm43xx_using_pio(bcm))
3188 bcm43xx_pio_freeze_txqueues(bcm);
3189 savedirqs = bcm43xx_interrupt_disable(bcm, BCM43xx_IRQ_ALL);
3190 bcm43xx_unlock_irqonly(bcm, flags);
3191 bcm43xx_lock_noirq(bcm);
3192 bcm43xx_synchronize_irq(bcm);
3193 } else {
3194 /* Periodic work should take short time, so we want low
3195 * locking overhead.
3196 */
3197 bcm43xx_lock_irqsafe(bcm, flags);
3198 }
3199
3200 do_periodic_work(bcm);
3201
3202 if (badness > BADNESS_LIMIT) {
3203 bcm43xx_lock_irqonly(bcm, flags);
3204 if (likely(bcm43xx_status(bcm) == BCM43xx_STAT_INITIALIZED)) {
3205 tasklet_enable(&bcm->isr_tasklet);
3206 bcm43xx_interrupt_enable(bcm, savedirqs);
3207 if (bcm43xx_using_pio(bcm))
3208 bcm43xx_pio_thaw_txqueues(bcm);
3209 }
3210 netif_wake_queue(bcm->net_dev);
3211 mmiowb();
3212 bcm43xx_unlock_irqonly(bcm, flags);
3213 bcm43xx_unlock_noirq(bcm);
3214 } else {
3215 mmiowb();
3216 bcm43xx_unlock_irqsafe(bcm, flags);
3217 }
f222313a
JL		 3218}
3219
f222313a
JL		 3220static void bcm43xx_periodic_tasks_delete(struct bcm43xx_private *bcm)
3221{
78ff56a0 3222 cancel_rearming_delayed_work(&bcm->periodic_work);
f222313a
JL		 3223}
3224
f222313a
JL		 3225static void bcm43xx_periodic_tasks_setup(struct bcm43xx_private *bcm)
3226{
78ff56a0 3227 struct work_struct *work = &(bcm->periodic_work);
f222313a 3228
78ff56a0
MB		 3229 assert(bcm43xx_status(bcm) == BCM43xx_STAT_INITIALIZED);
3230 INIT_WORK(work, bcm43xx_periodic_work_handler, bcm);
3231 schedule_work(work);
f222313a
JL		 3232}
3233
3234static void bcm43xx_security_init(struct bcm43xx_private *bcm)
3235{
3236 bcm->security_offset = bcm43xx_shm_read16(bcm, BCM43xx_SHM_SHARED,
3237 0x0056) * 2;
3238 bcm43xx_clear_keys(bcm);
3239}
3240
71c0cd70
MB		 3241static int bcm43xx_rng_read(struct hwrng *rng, u32 *data)
3242{
3243 struct bcm43xx_private *bcm = (struct bcm43xx_private *)rng->priv;
3244 unsigned long flags;
3245
3246 bcm43xx_lock_irqonly(bcm, flags);
3247 *data = bcm43xx_read16(bcm, BCM43xx_MMIO_RNG);
3248 bcm43xx_unlock_irqonly(bcm, flags);
3249
3250 return (sizeof(u16));
3251}
3252
3253static void bcm43xx_rng_exit(struct bcm43xx_private *bcm)
3254{
3255 hwrng_unregister(&bcm->rng);
3256}
3257
3258static int bcm43xx_rng_init(struct bcm43xx_private *bcm)
3259{
3260 int err;
3261
3262 snprintf(bcm->rng_name, ARRAY_SIZE(bcm->rng_name),
3263 "%s_%s", KBUILD_MODNAME, bcm->net_dev->name);
3264 bcm->rng.name = bcm->rng_name;
3265 bcm->rng.data_read = bcm43xx_rng_read;
3266 bcm->rng.priv = (unsigned long)bcm;
3267 err = hwrng_register(&bcm->rng);
3268 if (err)
3269 printk(KERN_ERR PFX "RNG init failed (%d)\n", err);
3270
3271 return err;
3272}
3273
f222313a
JL		 3274/* This is the opposite of bcm43xx_init_board() */
3275static void bcm43xx_free_board(struct bcm43xx_private *bcm)
3276{
3277 int i, err;
f222313a 3278
78ff56a0 3279 bcm43xx_lock_noirq(bcm);
367f899a 3280 bcm43xx_sysfs_unregister(bcm);
ab4977f8
MB		 3281 bcm43xx_periodic_tasks_delete(bcm);
3282
78ff56a0 3283 bcm43xx_set_status(bcm, BCM43xx_STAT_SHUTTINGDOWN);
f222313a 3284
71c0cd70 3285 bcm43xx_rng_exit(bcm);
f222313a 3286 for (i = 0; i < BCM43xx_MAX_80211_CORES; i++) {
e9357c05 3287 if (!bcm->core_80211[i].available)
f222313a 3288 continue;
e9357c05 3289 if (!bcm->core_80211[i].initialized)
f222313a
JL		 3290 continue;
3291
3292 err = bcm43xx_switch_core(bcm, &bcm->core_80211[i]);
3293 assert(err == 0);
3294 bcm43xx_wireless_core_cleanup(bcm);
3295 }
3296
3297 bcm43xx_pctl_set_crystal(bcm, 0);
3298
78ff56a0
MB		 3299 bcm43xx_set_status(bcm, BCM43xx_STAT_UNINIT);
3300 bcm43xx_unlock_noirq(bcm);
f222313a
JL		 3301}
3302
3303static int bcm43xx_init_board(struct bcm43xx_private *bcm)
3304{
3305 int i, err;
f222313a 3306 int connect_phy;
f222313a
JL		 3307
3308 might_sleep();
3309
78ff56a0
MB		 3310 bcm43xx_lock_noirq(bcm);
3311 bcm43xx_set_status(bcm, BCM43xx_STAT_INITIALIZING);
f222313a
JL		 3312
3313 err = bcm43xx_pctl_set_crystal(bcm, 1);
3314 if (err)
3315 goto out;
3316 err = bcm43xx_pctl_init(bcm);
3317 if (err)
3318 goto err_crystal_off;
3319 err = bcm43xx_pctl_set_clock(bcm, BCM43xx_PCTL_CLK_FAST);
3320 if (err)
3321 goto err_crystal_off;
3322
3323 tasklet_enable(&bcm->isr_tasklet);
e9357c05 3324 for (i = 0; i < bcm->nr_80211_available; i++) {
f222313a
JL		 3325 err = bcm43xx_switch_core(bcm, &bcm->core_80211[i]);
3326 assert(err != -ENODEV);
3327 if (err)
3328 goto err_80211_unwind;
3329
3330 /* Enable the selected wireless core.
3331 * Connect PHY only on the first core.
3332 */
3333 if (!bcm43xx_core_enabled(bcm)) {
e9357c05
MB		 3334 if (bcm->nr_80211_available == 1) {
3335 connect_phy = bcm43xx_current_phy(bcm)->connected;
f222313a
JL		 3336 } else {
3337 if (i == 0)
3338 connect_phy = 1;
3339 else
3340 connect_phy = 0;
3341 }
3342 bcm43xx_wireless_core_reset(bcm, connect_phy);
3343 }
3344
3345 if (i != 0)
3346 bcm43xx_wireless_core_mark_inactive(bcm, &bcm->core_80211[0]);
3347
3348 err = bcm43xx_wireless_core_init(bcm);
3349 if (err)
3350 goto err_80211_unwind;
3351
3352 if (i != 0) {
3353 bcm43xx_mac_suspend(bcm);
3354 bcm43xx_interrupt_disable(bcm, BCM43xx_IRQ_ALL);
3355 bcm43xx_radio_turn_off(bcm);
3356 }
3357 }
3358 bcm->active_80211_core = &bcm->core_80211[0];
e9357c05 3359 if (bcm->nr_80211_available >= 2) {
f222313a
JL		 3360 bcm43xx_switch_core(bcm, &bcm->core_80211[0]);
3361 bcm43xx_mac_enable(bcm);
3362 }
71c0cd70
MB		 3363 err = bcm43xx_rng_init(bcm);
3364 if (err)
3365 goto err_80211_unwind;
f222313a
JL		 3366 bcm43xx_macfilter_clear(bcm, BCM43xx_MACFILTER_ASSOC);
3367 bcm43xx_macfilter_set(bcm, BCM43xx_MACFILTER_SELF, (u8 *)(bcm->net_dev->dev_addr));
3368 dprintk(KERN_INFO PFX "80211 cores initialized\n");
3369 bcm43xx_security_init(bcm);
3370 bcm43xx_softmac_init(bcm);
3371
3372 bcm43xx_pctl_set_clock(bcm, BCM43xx_PCTL_CLK_DYNAMIC);
3373
e9357c05 3374 if (bcm43xx_current_radio(bcm)->initial_channel != 0xFF) {
f222313a 3375 bcm43xx_mac_suspend(bcm);
e9357c05 3376 bcm43xx_radio_selectchannel(bcm, bcm43xx_current_radio(bcm)->initial_channel, 0);
f222313a
JL		 3377 bcm43xx_mac_enable(bcm);
3378 }
cad2b31a
MB		 3379
3380 /* Initialization of the board is done. Flag it as such. */
78ff56a0 3381 bcm43xx_set_status(bcm, BCM43xx_STAT_INITIALIZED);
cad2b31a 3382
f222313a 3383 bcm43xx_periodic_tasks_setup(bcm);
367f899a
MB		 3384 bcm43xx_sysfs_register(bcm);
3385 //FIXME: check for bcm43xx_sysfs_register failure. This function is a bit messy regarding unwinding, though...
f222313a 3386
bc519f30
DW		 3387 /*FIXME: This should be handled by softmac instead. */
3388 schedule_work(&bcm->softmac->associnfo.work);
3389
f222313a
JL		 3390 assert(err == 0);
3391out:
78ff56a0
MB		 3392 bcm43xx_unlock_noirq(bcm);
3393
f222313a
JL		 3394 return err;
3395
3396err_80211_unwind:
3397 tasklet_disable(&bcm->isr_tasklet);
3398 /* unwind all 80211 initialization */
e9357c05
MB		 3399 for (i = 0; i < bcm->nr_80211_available; i++) {
3400 if (!bcm->core_80211[i].initialized)
f222313a
JL		 3401 continue;
3402 bcm43xx_interrupt_disable(bcm, BCM43xx_IRQ_ALL);
3403 bcm43xx_wireless_core_cleanup(bcm);
3404 }
3405err_crystal_off:
3406 bcm43xx_pctl_set_crystal(bcm, 0);
3407 goto out;
3408}
3409
3410static void bcm43xx_detach_board(struct bcm43xx_private *bcm)
3411{
3412 struct pci_dev *pci_dev = bcm->pci_dev;
3413 int i;
3414
3415 bcm43xx_chipset_detach(bcm);
3416 /* Do _not_ access the chip, after it is detached. */
cc935710 3417 pci_iounmap(pci_dev, bcm->mmio_addr);
f222313a
JL		 3418 pci_release_regions(pci_dev);
3419 pci_disable_device(pci_dev);
3420
3421 /* Free allocated structures/fields */
3422 for (i = 0; i < BCM43xx_MAX_80211_CORES; i++) {
e9357c05
MB		 3423 kfree(bcm->core_80211_ext[i].phy._lo_pairs);
3424 if (bcm->core_80211_ext[i].phy.dyn_tssi_tbl)
3425 kfree(bcm->core_80211_ext[i].phy.tssi2dbm);
f222313a
JL		 3426 }
3427}
3428
3429static int bcm43xx_read_phyinfo(struct bcm43xx_private *bcm)
3430{
e9357c05 3431 struct bcm43xx_phyinfo *phy = bcm43xx_current_phy(bcm);
f222313a
JL		 3432 u16 value;
3433 u8 phy_version;
3434 u8 phy_type;
3435 u8 phy_rev;
3436 int phy_rev_ok = 1;
3437 void *p;
3438
3439 value = bcm43xx_read16(bcm, BCM43xx_MMIO_PHY_VER);
3440
3441 phy_version = (value & 0xF000) >> 12;
3442 phy_type = (value & 0x0F00) >> 8;
3443 phy_rev = (value & 0x000F);
3444
3445 dprintk(KERN_INFO PFX "Detected PHY: Version: %x, Type %x, Revision %x\n",
3446 phy_version, phy_type, phy_rev);
3447
3448 switch (phy_type) {
3449 case BCM43xx_PHYTYPE_A:
3450 if (phy_rev >= 4)
3451 phy_rev_ok = 0;
3452 /*FIXME: We need to switch the ieee->modulation, etc.. flags,
3453 * if we switch 80211 cores after init is done.
3454 * As we do not implement on the fly switching between
3455 * wireless cores, I will leave this as a future task.
3456 */
3457 bcm->ieee->modulation = IEEE80211_OFDM_MODULATION;
3458 bcm->ieee->mode = IEEE_A;
3459 bcm->ieee->freq_band = IEEE80211_52GHZ_BAND |
3460 IEEE80211_24GHZ_BAND;
3461 break;
3462 case BCM43xx_PHYTYPE_B:
3463 if (phy_rev != 2 && phy_rev != 4 && phy_rev != 6 && phy_rev != 7)
3464 phy_rev_ok = 0;
3465 bcm->ieee->modulation = IEEE80211_CCK_MODULATION;
3466 bcm->ieee->mode = IEEE_B;
3467 bcm->ieee->freq_band = IEEE80211_24GHZ_BAND;
3468 break;
3469 case BCM43xx_PHYTYPE_G:
3470 if (phy_rev > 7)
3471 phy_rev_ok = 0;
3472 bcm->ieee->modulation = IEEE80211_OFDM_MODULATION |
3473 IEEE80211_CCK_MODULATION;
3474 bcm->ieee->mode = IEEE_G;
3475 bcm->ieee->freq_band = IEEE80211_24GHZ_BAND;
3476 break;
3477 default:
3478 printk(KERN_ERR PFX "Error: Unknown PHY Type %x\n",
3479 phy_type);
3480 return -ENODEV;
3481 };
3482 if (!phy_rev_ok) {
3483 printk(KERN_WARNING PFX "Invalid PHY Revision %x\n",
3484 phy_rev);
3485 }
3486
489423c8
MB		 3487 phy->version = phy_version;
3488 phy->type = phy_type;
3489 phy->rev = phy_rev;
f222313a
JL		 3490 if ((phy_type == BCM43xx_PHYTYPE_B) || (phy_type == BCM43xx_PHYTYPE_G)) {
3491 p = kzalloc(sizeof(struct bcm43xx_lopair) * BCM43xx_LO_COUNT,
3492 GFP_KERNEL);
3493 if (!p)
3494 return -ENOMEM;
489423c8 3495 phy->_lo_pairs = p;
f222313a
JL		 3496 }
3497
3498 return 0;
3499}
3500
3501static int bcm43xx_attach_board(struct bcm43xx_private *bcm)
3502{
3503 struct pci_dev *pci_dev = bcm->pci_dev;
3504 struct net_device *net_dev = bcm->net_dev;
3505 int err;
3506 int i;
f222313a
JL		 3507 u32 coremask;
3508
3509 err = pci_enable_device(pci_dev);
3510 if (err) {
cc935710 3511 printk(KERN_ERR PFX "pci_enable_device() failed\n");
f222313a
JL		 3512 goto out;
3513 }
65f3f191 3514 err = pci_request_regions(pci_dev, KBUILD_MODNAME);
f222313a 3515 if (err) {
cc935710 3516 printk(KERN_ERR PFX "pci_request_regions() failed\n");
f222313a
JL		 3517 goto err_pci_disable;
3518 }
f222313a
JL		 3519 /* enable PCI bus-mastering */
3520 pci_set_master(pci_dev);
cc935710 3521 bcm->mmio_addr = pci_iomap(pci_dev, 0, ~0UL);
4a1821e4 3522 if (!bcm->mmio_addr) {
cc935710 3523 printk(KERN_ERR PFX "pci_iomap() failed\n");
f222313a
JL		 3524 err = -EIO;
3525 goto err_pci_release;
3526 }
4a1821e4 3527 net_dev->base_addr = (unsigned long)bcm->mmio_addr;
f222313a
JL		 3528
3529 bcm43xx_pci_read_config16(bcm, PCI_SUBSYSTEM_VENDOR_ID,
3530 &bcm->board_vendor);
3531 bcm43xx_pci_read_config16(bcm, PCI_SUBSYSTEM_ID,
3532 &bcm->board_type);
3533 bcm43xx_pci_read_config16(bcm, PCI_REVISION_ID,
3534 &bcm->board_revision);
3535
3536 err = bcm43xx_chipset_attach(bcm);
3537 if (err)
3538 goto err_iounmap;
3539 err = bcm43xx_pctl_init(bcm);
3540 if (err)
3541 goto err_chipset_detach;
3542 err = bcm43xx_probe_cores(bcm);
3543 if (err)
3544 goto err_chipset_detach;
3545
f222313a
JL		 3546 /* Attach all IO cores to the backplane. */
3547 coremask = 0;
e9357c05 3548 for (i = 0; i < bcm->nr_80211_available; i++)
f222313a
JL		 3549 coremask |= (1 << bcm->core_80211[i].index);
3550 //FIXME: Also attach some non80211 cores?
3551 err = bcm43xx_setup_backplane_pci_connection(bcm, coremask);
3552 if (err) {
3553 printk(KERN_ERR PFX "Backplane->PCI connection failed!\n");
3554 goto err_chipset_detach;
3555 }
3556
ea0922b0 3557 err = bcm43xx_sprom_extract(bcm);
f222313a
JL		 3558 if (err)
3559 goto err_chipset_detach;
3560 err = bcm43xx_leds_init(bcm);
3561 if (err)
3562 goto err_chipset_detach;
3563
e9357c05 3564 for (i = 0; i < bcm->nr_80211_available; i++) {
f222313a
JL		 3565 err = bcm43xx_switch_core(bcm, &bcm->core_80211[i]);
3566 assert(err != -ENODEV);
3567 if (err)
3568 goto err_80211_unwind;
3569
3570 /* Enable the selected wireless core.
3571 * Connect PHY only on the first core.
3572 */
3573 bcm43xx_wireless_core_reset(bcm, (i == 0));
3574
3575 err = bcm43xx_read_phyinfo(bcm);
3576 if (err && (i == 0))
3577 goto err_80211_unwind;
3578
3579 err = bcm43xx_read_radioinfo(bcm);
3580 if (err && (i == 0))
3581 goto err_80211_unwind;
3582
3583 err = bcm43xx_validate_chip(bcm);
3584 if (err && (i == 0))
3585 goto err_80211_unwind;
3586
3587 bcm43xx_radio_turn_off(bcm);
3588 err = bcm43xx_phy_init_tssi2dbm_table(bcm);
3589 if (err)
3590 goto err_80211_unwind;
3591 bcm43xx_wireless_core_disable(bcm);
3592 }
869aaab1
MB		 3593 err = bcm43xx_geo_init(bcm);
3594 if (err)
3595 goto err_80211_unwind;
f222313a
JL		 3596 bcm43xx_pctl_set_crystal(bcm, 0);
3597
3598 /* Set the MAC address in the networking subsystem */
f9f7b960 3599 if (is_valid_ether_addr(bcm->sprom.et1macaddr))
f222313a
JL		 3600 memcpy(bcm->net_dev->dev_addr, bcm->sprom.et1macaddr, 6);
3601 else
3602 memcpy(bcm->net_dev->dev_addr, bcm->sprom.il0macaddr, 6);
3603
f222313a
JL		 3604 snprintf(bcm->nick, IW_ESSID_MAX_SIZE,
3605 "Broadcom %04X", bcm->chip_id);
3606
3607 assert(err == 0);
3608out:
3609 return err;
3610
3611err_80211_unwind:
3612 for (i = 0; i < BCM43xx_MAX_80211_CORES; i++) {
e9357c05
MB		 3613 kfree(bcm->core_80211_ext[i].phy._lo_pairs);
3614 if (bcm->core_80211_ext[i].phy.dyn_tssi_tbl)
3615 kfree(bcm->core_80211_ext[i].phy.tssi2dbm);
f222313a
JL		 3616 }
3617err_chipset_detach:
3618 bcm43xx_chipset_detach(bcm);
3619err_iounmap:
cc935710 3620 pci_iounmap(pci_dev, bcm->mmio_addr);
f222313a
JL		 3621err_pci_release:
3622 pci_release_regions(pci_dev);
3623err_pci_disable:
3624 pci_disable_device(pci_dev);
3625 goto out;
3626}
3627
f222313a
JL		 3628/* Do the Hardware IO operations to send the txb */
3629static inline int bcm43xx_tx(struct bcm43xx_private *bcm,
3630 struct ieee80211_txb *txb)
3631{
3632 int err = -ENODEV;
3633
77db31ea
MB		 3634 if (bcm43xx_using_pio(bcm))
3635 err = bcm43xx_pio_tx(bcm, txb);
f222313a 3636 else
ea72ab22 3637 err = bcm43xx_dma_tx(bcm, txb);
b79367a5 3638 bcm->net_dev->trans_start = jiffies;
f222313a
JL		 3639
3640 return err;
3641}
3642
3643static void bcm43xx_ieee80211_set_chan(struct net_device *net_dev,
3644 u8 channel)
3645{
3646 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
ec483781 3647 struct bcm43xx_radioinfo *radio;
f222313a
JL		 3648 unsigned long flags;
3649
78ff56a0
MB		 3650 bcm43xx_lock_irqsafe(bcm, flags);
3651 if (bcm43xx_status(bcm) == BCM43xx_STAT_INITIALIZED) {
ec483781
MB		 3652 bcm43xx_mac_suspend(bcm);
3653 bcm43xx_radio_selectchannel(bcm, channel, 0);
3654 bcm43xx_mac_enable(bcm);
3655 } else {
3656 radio = bcm43xx_current_radio(bcm);
3657 radio->initial_channel = channel;
3658 }
78ff56a0 3659 bcm43xx_unlock_irqsafe(bcm, flags);
f222313a
JL		 3660}
3661
3662/* set_security() callback in struct ieee80211_device */
3663static void bcm43xx_ieee80211_set_security(struct net_device *net_dev,
3664 struct ieee80211_security *sec)
3665{
3666 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
3667 struct ieee80211_security *secinfo = &bcm->ieee->sec;
3668 unsigned long flags;
3669 int keyidx;
3670
ff7562aa 3671 dprintk(KERN_INFO PFX "set security called");
efccb647 3672
78ff56a0 3673 bcm43xx_lock_irqsafe(bcm, flags);
efccb647 3674
f222313a
JL		 3675 for (keyidx = 0; keyidx<WEP_KEYS; keyidx++)
3676 if (sec->flags & (1<<keyidx)) {
3677 secinfo->encode_alg[keyidx] = sec->encode_alg[keyidx];
3678 secinfo->key_sizes[keyidx] = sec->key_sizes[keyidx];
3679 memcpy(secinfo->keys[keyidx], sec->keys[keyidx], SCM_KEY_LEN);
3680 }
3681
3682 if (sec->flags & SEC_ACTIVE_KEY) {
3683 secinfo->active_key = sec->active_key;
ff7562aa 3684 dprintk(", .active_key = %d", sec->active_key);
f222313a
JL		 3685 }
3686 if (sec->flags & SEC_UNICAST_GROUP) {
3687 secinfo->unicast_uses_group = sec->unicast_uses_group;
ff7562aa 3688 dprintk(", .unicast_uses_group = %d", sec->unicast_uses_group);
f222313a
JL		 3689 }
3690 if (sec->flags & SEC_LEVEL) {
3691 secinfo->level = sec->level;
ff7562aa 3692 dprintk(", .level = %d", sec->level);
f222313a
JL		 3693 }
3694 if (sec->flags & SEC_ENABLED) {
3695 secinfo->enabled = sec->enabled;
ff7562aa 3696 dprintk(", .enabled = %d", sec->enabled);
f222313a
JL		 3697 }
3698 if (sec->flags & SEC_ENCRYPT) {
3699 secinfo->encrypt = sec->encrypt;
ff7562aa 3700 dprintk(", .encrypt = %d", sec->encrypt);
f222313a 3701 }
43592194
DD		 3702 if (sec->flags & SEC_AUTH_MODE) {
3703 secinfo->auth_mode = sec->auth_mode;
3704 dprintk(", .auth_mode = %d\n", sec->auth_mode);
3705 }
ff7562aa 3706 dprintk("\n");
78ff56a0
MB		 3707 if (bcm43xx_status(bcm) == BCM43xx_STAT_INITIALIZED &&
3708 !bcm->ieee->host_encrypt) {
f222313a
JL		 3709 if (secinfo->enabled) {
3710 /* upload WEP keys to hardware */
3711 char null_address[6] = { 0 };
3712 u8 algorithm = 0;
3713 for (keyidx = 0; keyidx<WEP_KEYS; keyidx++) {
3714 if (!(sec->flags & (1<<keyidx)))
3715 continue;
3716 switch (sec->encode_alg[keyidx]) {
3717 case SEC_ALG_NONE: algorithm = BCM43xx_SEC_ALGO_NONE; break;
3718 case SEC_ALG_WEP:
3719 algorithm = BCM43xx_SEC_ALGO_WEP;
3720 if (secinfo->key_sizes[keyidx] == 13)
3721 algorithm = BCM43xx_SEC_ALGO_WEP104;
3722 break;
3723 case SEC_ALG_TKIP:
3724 FIXME();
3725 algorithm = BCM43xx_SEC_ALGO_TKIP;
3726 break;
3727 case SEC_ALG_CCMP:
3728 FIXME();
3729 algorithm = BCM43xx_SEC_ALGO_AES;
3730 break;
3731 default:
3732 assert(0);
3733 break;
3734 }
3735 bcm43xx_key_write(bcm, keyidx, algorithm, sec->keys[keyidx], secinfo->key_sizes[keyidx], &null_address[0]);
3736 bcm->key[keyidx].enabled = 1;
3737 bcm->key[keyidx].algorithm = algorithm;
3738 }
3739 } else
3740 bcm43xx_clear_keys(bcm);
3741 }
78ff56a0 3742 bcm43xx_unlock_irqsafe(bcm, flags);
f222313a
JL		 3743}
3744
3745/* hard_start_xmit() callback in struct ieee80211_device */
3746static int bcm43xx_ieee80211_hard_start_xmit(struct ieee80211_txb *txb,
3747 struct net_device *net_dev,
3748 int pri)
3749{
3750 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
3751 int err = -ENODEV;
3752 unsigned long flags;
3753
78ff56a0
MB		 3754 bcm43xx_lock_irqonly(bcm, flags);
3755 if (likely(bcm43xx_status(bcm) == BCM43xx_STAT_INITIALIZED))
f222313a 3756 err = bcm43xx_tx(bcm, txb);
78ff56a0 3757 bcm43xx_unlock_irqonly(bcm, flags);
f222313a
JL		 3758
3759 return err;
3760}
3761
3762static struct net_device_stats * bcm43xx_net_get_stats(struct net_device *net_dev)
3763{
3764 return &(bcm43xx_priv(net_dev)->ieee->stats);
3765}
3766
3767static void bcm43xx_net_tx_timeout(struct net_device *net_dev)
3768{
3769 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
efccb647 3770 unsigned long flags;
f222313a 3771
78ff56a0 3772 bcm43xx_lock_irqonly(bcm, flags);
f222313a 3773 bcm43xx_controller_restart(bcm, "TX timeout");
78ff56a0 3774 bcm43xx_unlock_irqonly(bcm, flags);
f222313a
JL		 3775}
3776
3777#ifdef CONFIG_NET_POLL_CONTROLLER
3778static void bcm43xx_net_poll_controller(struct net_device *net_dev)
3779{
3780 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
3781 unsigned long flags;
3782
3783 local_irq_save(flags);
3784 bcm43xx_interrupt_handler(bcm->irq, bcm, NULL);
3785 local_irq_restore(flags);
3786}
3787#endif /* CONFIG_NET_POLL_CONTROLLER */
3788
3789static int bcm43xx_net_open(struct net_device *net_dev)
3790{
3791 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
3792
3793 return bcm43xx_init_board(bcm);
3794}
3795
3796static int bcm43xx_net_stop(struct net_device *net_dev)
3797{
3798 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
91769e7d 3799 int err;
f222313a
JL		 3800
3801 ieee80211softmac_stop(net_dev);
91769e7d
MB		 3802 err = bcm43xx_disable_interrupts_sync(bcm, NULL);
3803 assert(!err);
f222313a
JL		 3804 bcm43xx_free_board(bcm);
3805
3806 return 0;
3807}
3808
77db31ea
MB		 3809static int bcm43xx_init_private(struct bcm43xx_private *bcm,
3810 struct net_device *net_dev,
ab4977f8 3811 struct pci_dev *pci_dev)
f222313a 3812{
4d5a9e0e
MB		 3813 int err;
3814
78ff56a0 3815 bcm43xx_set_status(bcm, BCM43xx_STAT_UNINIT);
f222313a
JL		 3816 bcm->ieee = netdev_priv(net_dev);
3817 bcm->softmac = ieee80211_priv(net_dev);
3818 bcm->softmac->set_channel = bcm43xx_ieee80211_set_chan;
f222313a 3819
f222313a
JL		 3820 bcm->irq_savedstate = BCM43xx_IRQ_INITIAL;
3821 bcm->pci_dev = pci_dev;
3822 bcm->net_dev = net_dev;
4d5a9e0e 3823 bcm->bad_frames_preempt = modparam_bad_frames_preempt;
78ff56a0
MB		 3824 spin_lock_init(&bcm->irq_lock);
3825 mutex_init(&bcm->mutex);
f222313a
JL		 3826 tasklet_init(&bcm->isr_tasklet,
3827 (void (*)(unsigned long))bcm43xx_interrupt_tasklet,
3828 (unsigned long)bcm);
3829 tasklet_disable_nosync(&bcm->isr_tasklet);
3830 if (modparam_pio) {
77db31ea 3831 bcm->__using_pio = 1;
f222313a 3832 } else {
4d5a9e0e
MB		 3833 err = pci_set_dma_mask(pci_dev, DMA_30BIT_MASK);
3834 err |= pci_set_consistent_dma_mask(pci_dev, DMA_30BIT_MASK);
3835 if (err) {
77db31ea 3836#ifdef CONFIG_BCM43XX_PIO
f222313a 3837 printk(KERN_WARNING PFX "DMA not supported. Falling back to PIO.\n");
77db31ea
MB		 3838 bcm->__using_pio = 1;
3839#else
3840 printk(KERN_ERR PFX "FATAL: DMA not supported and PIO not configured. "
3841 "Recompile the driver with PIO support, please.\n");
3842 return -ENODEV;
3843#endif /* CONFIG_BCM43XX_PIO */
f222313a
JL		 3844 }
3845 }
3846 bcm->rts_threshold = BCM43xx_DEFAULT_RTS_THRESHOLD;
3847
3848 /* default to sw encryption for now */
3849 bcm->ieee->host_build_iv = 0;
3850 bcm->ieee->host_encrypt = 1;
3851 bcm->ieee->host_decrypt = 1;
3852
3853 bcm->ieee->iw_mode = BCM43xx_INITIAL_IWMODE;
3854 bcm->ieee->tx_headroom = sizeof(struct bcm43xx_txhdr);
3855 bcm->ieee->set_security = bcm43xx_ieee80211_set_security;
3856 bcm->ieee->hard_start_xmit = bcm43xx_ieee80211_hard_start_xmit;
77db31ea
MB		 3857
3858 return 0;
f222313a
JL		 3859}
3860
3861static int __devinit bcm43xx_init_one(struct pci_dev *pdev,
3862 const struct pci_device_id *ent)
3863{
3864 struct net_device *net_dev;
3865 struct bcm43xx_private *bcm;
f222313a
JL		 3866 int err;
3867
3868#ifdef CONFIG_BCM947XX
3869 if ((pdev->bus->number == 0) && (pdev->device != 0x0800))
3870 return -ENODEV;
3871#endif
3872
3873#ifdef DEBUG_SINGLE_DEVICE_ONLY
3874 if (strcmp(pci_name(pdev), DEBUG_SINGLE_DEVICE_ONLY))
3875 return -ENODEV;
3876#endif
3877
3878 net_dev = alloc_ieee80211softmac(sizeof(*bcm));
3879 if (!net_dev) {
3880 printk(KERN_ERR PFX
3881 "could not allocate ieee80211 device %s\n",
3882 pci_name(pdev));
3883 err = -ENOMEM;
3884 goto out;
3885 }
3886 /* initialize the net_device struct */
3887 SET_MODULE_OWNER(net_dev);
3888 SET_NETDEV_DEV(net_dev, &pdev->dev);
3889
3890 net_dev->open = bcm43xx_net_open;
3891 net_dev->stop = bcm43xx_net_stop;
3892 net_dev->get_stats = bcm43xx_net_get_stats;
3893 net_dev->tx_timeout = bcm43xx_net_tx_timeout;
3894#ifdef CONFIG_NET_POLL_CONTROLLER
3895 net_dev->poll_controller = bcm43xx_net_poll_controller;
3896#endif
3897 net_dev->wireless_handlers = &bcm43xx_wx_handlers_def;
3898 net_dev->irq = pdev->irq;
6465ce1b 3899 SET_ETHTOOL_OPS(net_dev, &bcm43xx_ethtool_ops);
f222313a
JL		 3900
3901 /* initialize the bcm43xx_private struct */
3902 bcm = bcm43xx_priv(net_dev);
3903 memset(bcm, 0, sizeof(*bcm));
ab4977f8 3904 err = bcm43xx_init_private(bcm, net_dev, pdev);
77db31ea 3905 if (err)
ab4977f8 3906 goto err_free_netdev;
f222313a
JL		 3907
3908 pci_set_drvdata(pdev, net_dev);
3909
3910 err = bcm43xx_attach_board(bcm);
3911 if (err)
ab4977f8 3912 goto err_free_netdev;
f222313a
JL		 3913
3914 err = register_netdev(net_dev);
3915 if (err) {
3916 printk(KERN_ERR PFX "Cannot register net device, "
3917 "aborting.\n");
3918 err = -ENOMEM;
3919 goto err_detach_board;
3920 }
3921
3922 bcm43xx_debugfs_add_device(bcm);
3923
3924 assert(err == 0);
3925out:
3926 return err;
3927
3928err_detach_board:
3929 bcm43xx_detach_board(bcm);
f222313a
JL		 3930err_free_netdev:
3931 free_ieee80211softmac(net_dev);
3932 goto out;
3933}
3934
3935static void __devexit bcm43xx_remove_one(struct pci_dev *pdev)
3936{
3937 struct net_device *net_dev = pci_get_drvdata(pdev);
3938 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
3939
3940 bcm43xx_debugfs_remove_device(bcm);
3941 unregister_netdev(net_dev);
3942 bcm43xx_detach_board(bcm);
3943 assert(bcm->ucode == NULL);
f222313a
JL		 3944 free_ieee80211softmac(net_dev);
3945}
3946
3947/* Hard-reset the chip. Do not call this directly.
3948 * Use bcm43xx_controller_restart()
3949 */
3950static void bcm43xx_chip_reset(void *_bcm)
3951{
3952 struct bcm43xx_private *bcm = _bcm;
3953 struct net_device *net_dev = bcm->net_dev;
3954 struct pci_dev *pci_dev = bcm->pci_dev;
f222313a 3955 int err;
78ff56a0 3956 int was_initialized = (bcm43xx_status(bcm) == BCM43xx_STAT_INITIALIZED);
f222313a
JL		 3957
3958 netif_stop_queue(bcm->net_dev);
3959 tasklet_disable(&bcm->isr_tasklet);
3960
3961 bcm->firmware_norelease = 1;
3962 if (was_initialized)
3963 bcm43xx_free_board(bcm);
3964 bcm->firmware_norelease = 0;
3965 bcm43xx_detach_board(bcm);
ab4977f8 3966 err = bcm43xx_init_private(bcm, net_dev, pci_dev);
77db31ea
MB		 3967 if (err)
3968 goto failure;
f222313a
JL		 3969 err = bcm43xx_attach_board(bcm);
3970 if (err)
3971 goto failure;
3972 if (was_initialized) {
3973 err = bcm43xx_init_board(bcm);
3974 if (err)
3975 goto failure;
3976 }
3977 netif_wake_queue(bcm->net_dev);
3978 printk(KERN_INFO PFX "Controller restarted\n");
3979
3980 return;
3981failure:
3982 printk(KERN_ERR PFX "Controller restart failed\n");
3983}
3984
3985/* Hard-reset the chip.
3986 * This can be called from interrupt or process context.
3987 * Make sure to _not_ re-enable device interrupts after this has been called.
3988*/
3989void bcm43xx_controller_restart(struct bcm43xx_private *bcm, const char *reason)
3990{
78ff56a0 3991 bcm43xx_set_status(bcm, BCM43xx_STAT_RESTARTING);
f222313a 3992 bcm43xx_interrupt_disable(bcm, BCM43xx_IRQ_ALL);
73733847 3993 bcm43xx_read32(bcm, BCM43xx_MMIO_STATUS_BITFIELD); /* dummy read */
f222313a
JL		 3994 printk(KERN_ERR PFX "Controller RESET (%s) ...\n", reason);
3995 INIT_WORK(&bcm->restart_work, bcm43xx_chip_reset, bcm);
ab4977f8 3996 schedule_work(&bcm->restart_work);
f222313a
JL		 3997}
3998
3999#ifdef CONFIG_PM
4000
4001static int bcm43xx_suspend(struct pci_dev *pdev, pm_message_t state)
4002{
4003 struct net_device *net_dev = pci_get_drvdata(pdev);
4004 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
4005 unsigned long flags;
4006 int try_to_shutdown = 0, err;
4007
4008 dprintk(KERN_INFO PFX "Suspending...\n");
4009
78ff56a0
MB		 4010 bcm43xx_lock_irqsafe(bcm, flags);
4011 bcm->was_initialized = (bcm43xx_status(bcm) == BCM43xx_STAT_INITIALIZED);
4012 if (bcm->was_initialized)
f222313a 4013 try_to_shutdown = 1;
78ff56a0 4014 bcm43xx_unlock_irqsafe(bcm, flags);
f222313a
JL		 4015
4016 netif_device_detach(net_dev);
4017 if (try_to_shutdown) {
4018 ieee80211softmac_stop(net_dev);
4019 err = bcm43xx_disable_interrupts_sync(bcm, &bcm->irq_savedstate);
4020 if (unlikely(err)) {
4021 dprintk(KERN_ERR PFX "Suspend failed.\n");
4022 return -EAGAIN;
4023 }
4024 bcm->firmware_norelease = 1;
4025 bcm43xx_free_board(bcm);
4026 bcm->firmware_norelease = 0;
4027 }
4028 bcm43xx_chipset_detach(bcm);
4029
4030 pci_save_state(pdev);
4031 pci_disable_device(pdev);
4032 pci_set_power_state(pdev, pci_choose_state(pdev, state));
4033
4034 dprintk(KERN_INFO PFX "Device suspended.\n");
4035
4036 return 0;
4037}
4038
4039static int bcm43xx_resume(struct pci_dev *pdev)
4040{
4041 struct net_device *net_dev = pci_get_drvdata(pdev);
4042 struct bcm43xx_private *bcm = bcm43xx_priv(net_dev);
4043 int err = 0;
4044
4045 dprintk(KERN_INFO PFX "Resuming...\n");
4046
4047 pci_set_power_state(pdev, 0);
4048 pci_enable_device(pdev);
4049 pci_restore_state(pdev);
4050
4051 bcm43xx_chipset_attach(bcm);
4052 if (bcm->was_initialized) {
4053 bcm->irq_savedstate = BCM43xx_IRQ_INITIAL;
4054 err = bcm43xx_init_board(bcm);
4055 }
4056 if (err) {
4057 printk(KERN_ERR PFX "Resume failed!\n");
4058 return err;
4059 }
4060
4061 netif_device_attach(net_dev);
4062
f222313a
JL		 4063 dprintk(KERN_INFO PFX "Device resumed.\n");
4064
4065 return 0;
4066}
4067
4068#endif /* CONFIG_PM */
4069
4070static struct pci_driver bcm43xx_pci_driver = {
65f3f191 4071 .name = KBUILD_MODNAME,
f222313a
JL		 4072 .id_table = bcm43xx_pci_tbl,
4073 .probe = bcm43xx_init_one,
4074 .remove = __devexit_p(bcm43xx_remove_one),
4075#ifdef CONFIG_PM
4076 .suspend = bcm43xx_suspend,
4077 .resume = bcm43xx_resume,
4078#endif /* CONFIG_PM */
4079};
4080
4081static int __init bcm43xx_init(void)
4082{
65f3f191 4083 printk(KERN_INFO KBUILD_MODNAME " driver\n");
f222313a
JL		 4084 bcm43xx_debugfs_init();
4085 return pci_register_driver(&bcm43xx_pci_driver);
4086}
4087
4088static void __exit bcm43xx_exit(void)
4089{
4090 pci_unregister_driver(&bcm43xx_pci_driver);
4091 bcm43xx_debugfs_exit();
4092}
4093
4094module_init(bcm43xx_init)
4095module_exit(bcm43xx_exit)
Linux kernel - Deliverables
This page took 0.24804 seconds and 5 git commands to generate.