Commit | Line | Data |
---|---|---|
b481de9c ZY |
1 | /****************************************************************************** |
2 | * | |
128e63ef | 3 | * Copyright(c) 2003 - 2013 Intel Corporation. All rights reserved. |
b481de9c ZY |
4 | * |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
759ef89f | 25 | * Intel Linux Wireless <ilw@linux.intel.com> |
b481de9c ZY |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
27 | * | |
28 | *****************************************************************************/ | |
69b8797f JP |
29 | |
30 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt | |
31 | ||
b481de9c ZY |
32 | #include <linux/kernel.h> |
33 | #include <linux/module.h> | |
b481de9c | 34 | #include <linux/init.h> |
5a0e3ad6 | 35 | #include <linux/slab.h> |
b481de9c | 36 | #include <linux/delay.h> |
d43c36dc | 37 | #include <linux/sched.h> |
b481de9c ZY |
38 | #include <linux/skbuff.h> |
39 | #include <linux/netdevice.h> | |
b481de9c ZY |
40 | #include <linux/etherdevice.h> |
41 | #include <linux/if_arp.h> | |
42 | ||
b481de9c ZY |
43 | #include <net/mac80211.h> |
44 | ||
45 | #include <asm/div64.h> | |
46 | ||
26a7ca9a JB |
47 | #include "iwl-eeprom-read.h" |
48 | #include "iwl-eeprom-parse.h" | |
3395f6e9 | 49 | #include "iwl-io.h" |
c85eb619 | 50 | #include "iwl-trans.h" |
d0f76d68 | 51 | #include "iwl-op-mode.h" |
82575102 | 52 | #include "iwl-drv.h" |
65de7e84 | 53 | #include "iwl-modparams.h" |
dada03ca | 54 | #include "iwl-prph.h" |
416e1438 | 55 | |
1023fdc4 JB |
56 | #include "dev.h" |
57 | #include "calib.h" | |
58 | #include "agn.h" | |
59 | ||
dada03ca | 60 | |
b481de9c ZY |
61 | /****************************************************************************** |
62 | * | |
63 | * module boiler plate | |
64 | * | |
65 | ******************************************************************************/ | |
66 | ||
b481de9c ZY |
67 | /* |
68 | * module name, copyright, version, etc. | |
b481de9c | 69 | */ |
d783b061 | 70 | #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux" |
b481de9c | 71 | |
0a6857e7 | 72 | #ifdef CONFIG_IWLWIFI_DEBUG |
b481de9c ZY |
73 | #define VD "d" |
74 | #else | |
75 | #define VD | |
76 | #endif | |
77 | ||
81963d68 | 78 | #define DRV_VERSION IWLWIFI_VERSION VD |
b481de9c | 79 | |
b481de9c ZY |
80 | |
81 | MODULE_DESCRIPTION(DRV_DESCRIPTION); | |
82 | MODULE_VERSION(DRV_VERSION); | |
a7b75207 | 83 | MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR); |
b481de9c ZY |
84 | MODULE_LICENSE("GPL"); |
85 | ||
b1abedad JB |
86 | static const struct iwl_op_mode_ops iwl_dvm_ops; |
87 | ||
5b9f8cd3 | 88 | void iwl_update_chain_flags(struct iwl_priv *priv) |
5da4b55f | 89 | { |
246ed355 | 90 | struct iwl_rxon_context *ctx; |
5da4b55f | 91 | |
e3f10cea WYG |
92 | for_each_context(priv, ctx) { |
93 | iwlagn_set_rxon_chain(priv, ctx); | |
94 | if (ctx->active.rx_chain != ctx->staging.rx_chain) | |
95 | iwlagn_commit_rxon(priv, ctx); | |
246ed355 | 96 | } |
5da4b55f MA |
97 | } |
98 | ||
47ff65c4 DH |
99 | /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */ |
100 | static void iwl_set_beacon_tim(struct iwl_priv *priv, | |
77834543 JB |
101 | struct iwl_tx_beacon_cmd *tx_beacon_cmd, |
102 | u8 *beacon, u32 frame_size) | |
47ff65c4 DH |
103 | { |
104 | u16 tim_idx; | |
105 | struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon; | |
106 | ||
107 | /* | |
108 | * The index is relative to frame start but we start looking at the | |
109 | * variable-length part of the beacon. | |
110 | */ | |
111 | tim_idx = mgmt->u.beacon.variable - beacon; | |
112 | ||
113 | /* Parse variable-length elements of beacon to find WLAN_EID_TIM */ | |
114 | while ((tim_idx < (frame_size - 2)) && | |
115 | (beacon[tim_idx] != WLAN_EID_TIM)) | |
116 | tim_idx += beacon[tim_idx+1] + 2; | |
117 | ||
118 | /* If TIM field was found, set variables */ | |
119 | if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) { | |
120 | tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx); | |
121 | tx_beacon_cmd->tim_size = beacon[tim_idx+1]; | |
122 | } else | |
123 | IWL_WARN(priv, "Unable to find TIM Element in beacon\n"); | |
124 | } | |
125 | ||
8a98d49e | 126 | int iwlagn_send_beacon_cmd(struct iwl_priv *priv) |
4bf64efd TW |
127 | { |
128 | struct iwl_tx_beacon_cmd *tx_beacon_cmd; | |
8a98d49e JB |
129 | struct iwl_host_cmd cmd = { |
130 | .id = REPLY_TX_BEACON, | |
e419d62d | 131 | .flags = CMD_SYNC, |
8a98d49e | 132 | }; |
0b5b3ff1 | 133 | struct ieee80211_tx_info *info; |
47ff65c4 DH |
134 | u32 frame_size; |
135 | u32 rate_flags; | |
136 | u32 rate; | |
8a98d49e | 137 | |
47ff65c4 DH |
138 | /* |
139 | * We have to set up the TX command, the TX Beacon command, and the | |
140 | * beacon contents. | |
141 | */ | |
4bf64efd | 142 | |
b1eea297 | 143 | lockdep_assert_held(&priv->mutex); |
76d04815 JB |
144 | |
145 | if (!priv->beacon_ctx) { | |
146 | IWL_ERR(priv, "trying to build beacon w/o beacon context!\n"); | |
950094cb | 147 | return 0; |
76d04815 JB |
148 | } |
149 | ||
8a98d49e JB |
150 | if (WARN_ON(!priv->beacon_skb)) |
151 | return -EINVAL; | |
152 | ||
4ce7cc2b JB |
153 | /* Allocate beacon command */ |
154 | if (!priv->beacon_cmd) | |
155 | priv->beacon_cmd = kzalloc(sizeof(*tx_beacon_cmd), GFP_KERNEL); | |
156 | tx_beacon_cmd = priv->beacon_cmd; | |
8a98d49e JB |
157 | if (!tx_beacon_cmd) |
158 | return -ENOMEM; | |
159 | ||
160 | frame_size = priv->beacon_skb->len; | |
4bf64efd | 161 | |
47ff65c4 | 162 | /* Set up TX command fields */ |
4bf64efd | 163 | tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size); |
76d04815 | 164 | tx_beacon_cmd->tx.sta_id = priv->beacon_ctx->bcast_sta_id; |
47ff65c4 DH |
165 | tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE; |
166 | tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK | | |
167 | TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK; | |
4bf64efd | 168 | |
47ff65c4 | 169 | /* Set up TX beacon command fields */ |
4ce7cc2b | 170 | iwl_set_beacon_tim(priv, tx_beacon_cmd, priv->beacon_skb->data, |
77834543 | 171 | frame_size); |
4bf64efd | 172 | |
47ff65c4 | 173 | /* Set up packet rate and flags */ |
0b5b3ff1 JB |
174 | info = IEEE80211_SKB_CB(priv->beacon_skb); |
175 | ||
176 | /* | |
177 | * Let's set up the rate at least somewhat correctly; | |
178 | * it will currently not actually be used by the uCode, | |
179 | * it uses the broadcast station's rate instead. | |
180 | */ | |
181 | if (info->control.rates[0].idx < 0 || | |
182 | info->control.rates[0].flags & IEEE80211_TX_RC_MCS) | |
183 | rate = 0; | |
184 | else | |
185 | rate = info->control.rates[0].idx; | |
186 | ||
0e1654fa | 187 | priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant, |
b7998c8b | 188 | priv->nvm_data->valid_tx_ant); |
47ff65c4 | 189 | rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant); |
0b5b3ff1 JB |
190 | |
191 | /* In mac80211, rates for 5 GHz start at 0 */ | |
192 | if (info->band == IEEE80211_BAND_5GHZ) | |
193 | rate += IWL_FIRST_OFDM_RATE; | |
194 | else if (rate >= IWL_FIRST_CCK_RATE && rate <= IWL_LAST_CCK_RATE) | |
47ff65c4 | 195 | rate_flags |= RATE_MCS_CCK_MSK; |
0b5b3ff1 JB |
196 | |
197 | tx_beacon_cmd->tx.rate_n_flags = | |
198 | iwl_hw_set_rate_n_flags(rate, rate_flags); | |
4bf64efd | 199 | |
8a98d49e | 200 | /* Submit command */ |
4ce7cc2b | 201 | cmd.len[0] = sizeof(*tx_beacon_cmd); |
3fa50738 | 202 | cmd.data[0] = tx_beacon_cmd; |
4ce7cc2b JB |
203 | cmd.dataflags[0] = IWL_HCMD_DFL_NOCOPY; |
204 | cmd.len[1] = frame_size; | |
205 | cmd.data[1] = priv->beacon_skb->data; | |
206 | cmd.dataflags[1] = IWL_HCMD_DFL_NOCOPY; | |
7aaa1d79 | 207 | |
e10a0533 | 208 | return iwl_dvm_send_cmd(priv, &cmd); |
a8e74e27 SO |
209 | } |
210 | ||
5b9f8cd3 | 211 | static void iwl_bg_beacon_update(struct work_struct *work) |
b481de9c | 212 | { |
c79dd5b5 TW |
213 | struct iwl_priv *priv = |
214 | container_of(work, struct iwl_priv, beacon_update); | |
b481de9c ZY |
215 | struct sk_buff *beacon; |
216 | ||
b1eea297 | 217 | mutex_lock(&priv->mutex); |
76d04815 JB |
218 | if (!priv->beacon_ctx) { |
219 | IWL_ERR(priv, "updating beacon w/o beacon context!\n"); | |
220 | goto out; | |
221 | } | |
b481de9c | 222 | |
60744f62 JB |
223 | if (priv->beacon_ctx->vif->type != NL80211_IFTYPE_AP) { |
224 | /* | |
225 | * The ucode will send beacon notifications even in | |
226 | * IBSS mode, but we don't want to process them. But | |
227 | * we need to defer the type check to here due to | |
228 | * requiring locking around the beacon_ctx access. | |
229 | */ | |
230 | goto out; | |
231 | } | |
232 | ||
76d04815 JB |
233 | /* Pull updated AP beacon from mac80211. will fail if not in AP mode */ |
234 | beacon = ieee80211_beacon_get(priv->hw, priv->beacon_ctx->vif); | |
b481de9c | 235 | if (!beacon) { |
77834543 | 236 | IWL_ERR(priv, "update beacon failed -- keeping old\n"); |
76d04815 | 237 | goto out; |
b481de9c ZY |
238 | } |
239 | ||
b481de9c | 240 | /* new beacon skb is allocated every time; dispose previous.*/ |
77834543 | 241 | dev_kfree_skb(priv->beacon_skb); |
b481de9c | 242 | |
12e934dc | 243 | priv->beacon_skb = beacon; |
b481de9c | 244 | |
2295c66b | 245 | iwlagn_send_beacon_cmd(priv); |
76d04815 | 246 | out: |
b1eea297 | 247 | mutex_unlock(&priv->mutex); |
b481de9c ZY |
248 | } |
249 | ||
fbba9410 WYG |
250 | static void iwl_bg_bt_runtime_config(struct work_struct *work) |
251 | { | |
252 | struct iwl_priv *priv = | |
253 | container_of(work, struct iwl_priv, bt_runtime_config); | |
254 | ||
83626404 | 255 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
fbba9410 WYG |
256 | return; |
257 | ||
258 | /* dont send host command if rf-kill is on */ | |
83626404 | 259 | if (!iwl_is_ready_rf(priv)) |
fbba9410 | 260 | return; |
e55b517c | 261 | iwlagn_send_advance_bt_config(priv); |
fbba9410 WYG |
262 | } |
263 | ||
bee008b7 WYG |
264 | static void iwl_bg_bt_full_concurrency(struct work_struct *work) |
265 | { | |
266 | struct iwl_priv *priv = | |
267 | container_of(work, struct iwl_priv, bt_full_concurrency); | |
246ed355 | 268 | struct iwl_rxon_context *ctx; |
bee008b7 | 269 | |
b1eea297 | 270 | mutex_lock(&priv->mutex); |
dc1a4068 | 271 | |
83626404 | 272 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
dc1a4068 | 273 | goto out; |
bee008b7 WYG |
274 | |
275 | /* dont send host command if rf-kill is on */ | |
83626404 | 276 | if (!iwl_is_ready_rf(priv)) |
dc1a4068 | 277 | goto out; |
bee008b7 WYG |
278 | |
279 | IWL_DEBUG_INFO(priv, "BT coex in %s mode\n", | |
280 | priv->bt_full_concurrent ? | |
281 | "full concurrency" : "3-wire"); | |
282 | ||
283 | /* | |
284 | * LQ & RXON updated cmds must be sent before BT Config cmd | |
285 | * to avoid 3-wire collisions | |
286 | */ | |
246ed355 | 287 | for_each_context(priv, ctx) { |
e3f10cea | 288 | iwlagn_set_rxon_chain(priv, ctx); |
805a3b81 | 289 | iwlagn_commit_rxon(priv, ctx); |
246ed355 | 290 | } |
bee008b7 | 291 | |
e55b517c | 292 | iwlagn_send_advance_bt_config(priv); |
dc1a4068 | 293 | out: |
b1eea297 | 294 | mutex_unlock(&priv->mutex); |
bee008b7 WYG |
295 | } |
296 | ||
1591129d MV |
297 | int iwl_send_statistics_request(struct iwl_priv *priv, u8 flags, bool clear) |
298 | { | |
299 | struct iwl_statistics_cmd statistics_cmd = { | |
300 | .configuration_flags = | |
301 | clear ? IWL_STATS_CONF_CLEAR_STATS : 0, | |
302 | }; | |
303 | ||
304 | if (flags & CMD_ASYNC) | |
305 | return iwl_dvm_send_cmd_pdu(priv, REPLY_STATISTICS_CMD, | |
306 | CMD_ASYNC, | |
307 | sizeof(struct iwl_statistics_cmd), | |
308 | &statistics_cmd); | |
309 | else | |
310 | return iwl_dvm_send_cmd_pdu(priv, REPLY_STATISTICS_CMD, | |
311 | CMD_SYNC, | |
312 | sizeof(struct iwl_statistics_cmd), | |
313 | &statistics_cmd); | |
314 | } | |
315 | ||
4e39317d | 316 | /** |
5b9f8cd3 | 317 | * iwl_bg_statistics_periodic - Timer callback to queue statistics |
4e39317d EG |
318 | * |
319 | * This callback is provided in order to send a statistics request. | |
320 | * | |
321 | * This timer function is continually reset to execute within | |
322 | * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION | |
323 | * was received. We need to ensure we receive the statistics in order | |
324 | * to update the temperature used for calibrating the TXPOWER. | |
325 | */ | |
5b9f8cd3 | 326 | static void iwl_bg_statistics_periodic(unsigned long data) |
4e39317d EG |
327 | { |
328 | struct iwl_priv *priv = (struct iwl_priv *)data; | |
329 | ||
83626404 | 330 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
4e39317d EG |
331 | return; |
332 | ||
61780ee3 | 333 | /* dont send host command if rf-kill is on */ |
83626404 | 334 | if (!iwl_is_ready_rf(priv)) |
61780ee3 MA |
335 | return; |
336 | ||
ef8d5529 | 337 | iwl_send_statistics_request(priv, CMD_ASYNC, false); |
4e39317d EG |
338 | } |
339 | ||
a9e1cb6a WYG |
340 | |
341 | static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base, | |
342 | u32 start_idx, u32 num_events, | |
98d4bf0c | 343 | u32 capacity, u32 mode) |
a9e1cb6a WYG |
344 | { |
345 | u32 i; | |
346 | u32 ptr; /* SRAM byte address of log data */ | |
347 | u32 ev, time, data; /* event log data */ | |
348 | unsigned long reg_flags; | |
349 | ||
350 | if (mode == 0) | |
351 | ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32)); | |
352 | else | |
353 | ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32)); | |
354 | ||
355 | /* Make sure device is powered up for SRAM reads */ | |
e56b04ef | 356 | if (!iwl_trans_grab_nic_access(priv->trans, false, ®_flags)) |
a9e1cb6a | 357 | return; |
a9e1cb6a WYG |
358 | |
359 | /* Set starting address; reads will auto-increment */ | |
68e8dfda | 360 | iwl_write32(priv->trans, HBUS_TARG_MEM_RADDR, ptr); |
a9e1cb6a | 361 | |
98d4bf0c JB |
362 | /* |
363 | * Refuse to read more than would have fit into the log from | |
364 | * the current start_idx. This used to happen due to the race | |
365 | * described below, but now WARN because the code below should | |
366 | * prevent it from happening here. | |
367 | */ | |
368 | if (WARN_ON(num_events > capacity - start_idx)) | |
369 | num_events = capacity - start_idx; | |
370 | ||
a9e1cb6a WYG |
371 | /* |
372 | * "time" is actually "data" for mode 0 (no timestamp). | |
373 | * place event id # at far right for easier visual parsing. | |
374 | */ | |
375 | for (i = 0; i < num_events; i++) { | |
68e8dfda EG |
376 | ev = iwl_read32(priv->trans, HBUS_TARG_MEM_RDAT); |
377 | time = iwl_read32(priv->trans, HBUS_TARG_MEM_RDAT); | |
a9e1cb6a | 378 | if (mode == 0) { |
6c1011e1 | 379 | trace_iwlwifi_dev_ucode_cont_event( |
68e8dfda | 380 | priv->trans->dev, 0, time, ev); |
a9e1cb6a | 381 | } else { |
68e8dfda | 382 | data = iwl_read32(priv->trans, HBUS_TARG_MEM_RDAT); |
6c1011e1 | 383 | trace_iwlwifi_dev_ucode_cont_event( |
68e8dfda | 384 | priv->trans->dev, time, data, ev); |
a9e1cb6a WYG |
385 | } |
386 | } | |
387 | /* Allow device to power down */ | |
e56b04ef | 388 | iwl_trans_release_nic_access(priv->trans, ®_flags); |
a9e1cb6a WYG |
389 | } |
390 | ||
875295f1 | 391 | static void iwl_continuous_event_trace(struct iwl_priv *priv) |
a9e1cb6a WYG |
392 | { |
393 | u32 capacity; /* event log capacity in # entries */ | |
98d4bf0c JB |
394 | struct { |
395 | u32 capacity; | |
396 | u32 mode; | |
397 | u32 wrap_counter; | |
398 | u32 write_counter; | |
399 | } __packed read; | |
a9e1cb6a WYG |
400 | u32 base; /* SRAM byte address of event log header */ |
401 | u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */ | |
402 | u32 num_wraps; /* # times uCode wrapped to top of log */ | |
403 | u32 next_entry; /* index of next entry to be written by uCode */ | |
404 | ||
2fdfc476 | 405 | base = priv->device_pointers.log_event_table; |
4caab328 | 406 | if (iwlagn_hw_valid_rtc_data_addr(base)) { |
4fd442db EG |
407 | iwl_trans_read_mem_bytes(priv->trans, base, |
408 | &read, sizeof(read)); | |
98d4bf0c JB |
409 | capacity = read.capacity; |
410 | mode = read.mode; | |
411 | num_wraps = read.wrap_counter; | |
412 | next_entry = read.write_counter; | |
a9e1cb6a WYG |
413 | } else |
414 | return; | |
415 | ||
98d4bf0c JB |
416 | /* |
417 | * Unfortunately, the uCode doesn't use temporary variables. | |
418 | * Therefore, it can happen that we read next_entry == capacity, | |
419 | * which really means next_entry == 0. | |
420 | */ | |
421 | if (unlikely(next_entry == capacity)) | |
422 | next_entry = 0; | |
423 | /* | |
424 | * Additionally, the uCode increases the write pointer before | |
425 | * the wraps counter, so if the write pointer is smaller than | |
426 | * the old write pointer (wrap occurred) but we read that no | |
427 | * wrap occurred, we actually read between the next_entry and | |
428 | * num_wraps update (this does happen in practice!!) -- take | |
429 | * that into account by increasing num_wraps. | |
430 | */ | |
431 | if (unlikely(next_entry < priv->event_log.next_entry && | |
432 | num_wraps == priv->event_log.num_wraps)) | |
433 | num_wraps++; | |
434 | ||
a9e1cb6a | 435 | if (num_wraps == priv->event_log.num_wraps) { |
98d4bf0c JB |
436 | iwl_print_cont_event_trace( |
437 | priv, base, priv->event_log.next_entry, | |
438 | next_entry - priv->event_log.next_entry, | |
439 | capacity, mode); | |
440 | ||
a9e1cb6a WYG |
441 | priv->event_log.non_wraps_count++; |
442 | } else { | |
98d4bf0c | 443 | if (num_wraps - priv->event_log.num_wraps > 1) |
a9e1cb6a WYG |
444 | priv->event_log.wraps_more_count++; |
445 | else | |
446 | priv->event_log.wraps_once_count++; | |
98d4bf0c | 447 | |
68e8dfda | 448 | trace_iwlwifi_dev_ucode_wrap_event(priv->trans->dev, |
a9e1cb6a WYG |
449 | num_wraps - priv->event_log.num_wraps, |
450 | next_entry, priv->event_log.next_entry); | |
98d4bf0c | 451 | |
a9e1cb6a | 452 | if (next_entry < priv->event_log.next_entry) { |
98d4bf0c JB |
453 | iwl_print_cont_event_trace( |
454 | priv, base, priv->event_log.next_entry, | |
455 | capacity - priv->event_log.next_entry, | |
456 | capacity, mode); | |
a9e1cb6a | 457 | |
98d4bf0c JB |
458 | iwl_print_cont_event_trace( |
459 | priv, base, 0, next_entry, capacity, mode); | |
a9e1cb6a | 460 | } else { |
98d4bf0c JB |
461 | iwl_print_cont_event_trace( |
462 | priv, base, next_entry, | |
463 | capacity - next_entry, | |
464 | capacity, mode); | |
a9e1cb6a | 465 | |
98d4bf0c JB |
466 | iwl_print_cont_event_trace( |
467 | priv, base, 0, next_entry, capacity, mode); | |
a9e1cb6a WYG |
468 | } |
469 | } | |
98d4bf0c | 470 | |
a9e1cb6a WYG |
471 | priv->event_log.num_wraps = num_wraps; |
472 | priv->event_log.next_entry = next_entry; | |
473 | } | |
474 | ||
475 | /** | |
476 | * iwl_bg_ucode_trace - Timer callback to log ucode event | |
477 | * | |
478 | * The timer is continually set to execute every | |
479 | * UCODE_TRACE_PERIOD milliseconds after the last timer expired | |
480 | * this function is to perform continuous uCode event logging operation | |
481 | * if enabled | |
482 | */ | |
483 | static void iwl_bg_ucode_trace(unsigned long data) | |
484 | { | |
485 | struct iwl_priv *priv = (struct iwl_priv *)data; | |
486 | ||
83626404 | 487 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
a9e1cb6a WYG |
488 | return; |
489 | ||
490 | if (priv->event_log.ucode_trace) { | |
491 | iwl_continuous_event_trace(priv); | |
492 | /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */ | |
493 | mod_timer(&priv->ucode_trace, | |
494 | jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD)); | |
495 | } | |
496 | } | |
497 | ||
65550636 WYG |
498 | static void iwl_bg_tx_flush(struct work_struct *work) |
499 | { | |
500 | struct iwl_priv *priv = | |
501 | container_of(work, struct iwl_priv, tx_flush); | |
502 | ||
83626404 | 503 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
65550636 WYG |
504 | return; |
505 | ||
506 | /* do nothing if rf-kill is on */ | |
83626404 | 507 | if (!iwl_is_ready_rf(priv)) |
65550636 WYG |
508 | return; |
509 | ||
c68744fb | 510 | IWL_DEBUG_INFO(priv, "device request: flush all tx frames\n"); |
a4dece9a | 511 | iwlagn_dev_txfifo_flush(priv); |
65550636 WYG |
512 | } |
513 | ||
9eae88fa JB |
514 | /* |
515 | * queue/FIFO/AC mapping definitions | |
516 | */ | |
517 | ||
9eae88fa JB |
518 | static const u8 iwlagn_bss_ac_to_fifo[] = { |
519 | IWL_TX_FIFO_VO, | |
520 | IWL_TX_FIFO_VI, | |
521 | IWL_TX_FIFO_BE, | |
522 | IWL_TX_FIFO_BK, | |
523 | }; | |
524 | ||
525 | static const u8 iwlagn_bss_ac_to_queue[] = { | |
526 | 0, 1, 2, 3, | |
527 | }; | |
528 | ||
529 | static const u8 iwlagn_pan_ac_to_fifo[] = { | |
530 | IWL_TX_FIFO_VO_IPAN, | |
531 | IWL_TX_FIFO_VI_IPAN, | |
532 | IWL_TX_FIFO_BE_IPAN, | |
533 | IWL_TX_FIFO_BK_IPAN, | |
534 | }; | |
535 | ||
536 | static const u8 iwlagn_pan_ac_to_queue[] = { | |
537 | 7, 6, 5, 4, | |
538 | }; | |
539 | ||
aca86268 | 540 | static void iwl_init_context(struct iwl_priv *priv, u32 ucode_flags) |
4d2a5d0e | 541 | { |
4d2a5d0e JB |
542 | int i; |
543 | ||
544 | /* | |
545 | * The default context is always valid, | |
546 | * the PAN context depends on uCode. | |
547 | */ | |
a18f61bc | 548 | priv->valid_contexts = BIT(IWL_RXON_CTX_BSS); |
4d2a5d0e | 549 | if (ucode_flags & IWL_UCODE_TLV_FLAGS_PAN) |
a18f61bc | 550 | priv->valid_contexts |= BIT(IWL_RXON_CTX_PAN); |
4d2a5d0e JB |
551 | |
552 | for (i = 0; i < NUM_IWL_RXON_CTX; i++) | |
553 | priv->contexts[i].ctxid = i; | |
554 | ||
555 | priv->contexts[IWL_RXON_CTX_BSS].always_active = true; | |
556 | priv->contexts[IWL_RXON_CTX_BSS].is_active = true; | |
557 | priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON; | |
558 | priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING; | |
559 | priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC; | |
560 | priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM; | |
561 | priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID; | |
562 | priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY; | |
87272af7 | 563 | priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id = IWLAGN_BROADCAST_ID; |
4d2a5d0e | 564 | priv->contexts[IWL_RXON_CTX_BSS].exclusive_interface_modes = |
57897726 | 565 | BIT(NL80211_IFTYPE_ADHOC) | BIT(NL80211_IFTYPE_MONITOR); |
4d2a5d0e JB |
566 | priv->contexts[IWL_RXON_CTX_BSS].interface_modes = |
567 | BIT(NL80211_IFTYPE_STATION); | |
568 | priv->contexts[IWL_RXON_CTX_BSS].ap_devtype = RXON_DEV_TYPE_AP; | |
569 | priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS; | |
570 | priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS; | |
571 | priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS; | |
9eae88fa JB |
572 | memcpy(priv->contexts[IWL_RXON_CTX_BSS].ac_to_queue, |
573 | iwlagn_bss_ac_to_queue, sizeof(iwlagn_bss_ac_to_queue)); | |
574 | memcpy(priv->contexts[IWL_RXON_CTX_BSS].ac_to_fifo, | |
575 | iwlagn_bss_ac_to_fifo, sizeof(iwlagn_bss_ac_to_fifo)); | |
4d2a5d0e JB |
576 | |
577 | priv->contexts[IWL_RXON_CTX_PAN].rxon_cmd = REPLY_WIPAN_RXON; | |
578 | priv->contexts[IWL_RXON_CTX_PAN].rxon_timing_cmd = | |
579 | REPLY_WIPAN_RXON_TIMING; | |
580 | priv->contexts[IWL_RXON_CTX_PAN].rxon_assoc_cmd = | |
581 | REPLY_WIPAN_RXON_ASSOC; | |
582 | priv->contexts[IWL_RXON_CTX_PAN].qos_cmd = REPLY_WIPAN_QOS_PARAM; | |
583 | priv->contexts[IWL_RXON_CTX_PAN].ap_sta_id = IWL_AP_ID_PAN; | |
584 | priv->contexts[IWL_RXON_CTX_PAN].wep_key_cmd = REPLY_WIPAN_WEPKEY; | |
585 | priv->contexts[IWL_RXON_CTX_PAN].bcast_sta_id = IWLAGN_PAN_BCAST_ID; | |
586 | priv->contexts[IWL_RXON_CTX_PAN].station_flags = STA_FLG_PAN_STATION; | |
4d2a5d0e JB |
587 | priv->contexts[IWL_RXON_CTX_PAN].interface_modes = |
588 | BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_AP); | |
c6baf7fb JB |
589 | |
590 | if (ucode_flags & IWL_UCODE_TLV_FLAGS_P2P) | |
591 | priv->contexts[IWL_RXON_CTX_PAN].interface_modes |= | |
592 | BIT(NL80211_IFTYPE_P2P_CLIENT) | | |
593 | BIT(NL80211_IFTYPE_P2P_GO); | |
594 | ||
4d2a5d0e JB |
595 | priv->contexts[IWL_RXON_CTX_PAN].ap_devtype = RXON_DEV_TYPE_CP; |
596 | priv->contexts[IWL_RXON_CTX_PAN].station_devtype = RXON_DEV_TYPE_2STA; | |
597 | priv->contexts[IWL_RXON_CTX_PAN].unused_devtype = RXON_DEV_TYPE_P2P; | |
9eae88fa JB |
598 | memcpy(priv->contexts[IWL_RXON_CTX_PAN].ac_to_queue, |
599 | iwlagn_pan_ac_to_queue, sizeof(iwlagn_pan_ac_to_queue)); | |
600 | memcpy(priv->contexts[IWL_RXON_CTX_PAN].ac_to_fifo, | |
601 | iwlagn_pan_ac_to_fifo, sizeof(iwlagn_pan_ac_to_fifo)); | |
602 | priv->contexts[IWL_RXON_CTX_PAN].mcast_queue = IWL_IPAN_MCAST_QUEUE; | |
4d2a5d0e JB |
603 | |
604 | BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2); | |
605 | } | |
606 | ||
aca86268 | 607 | static void iwl_rf_kill_ct_config(struct iwl_priv *priv) |
0975cc8f WYG |
608 | { |
609 | struct iwl_ct_kill_config cmd; | |
610 | struct iwl_ct_kill_throttling_config adv_cmd; | |
0975cc8f WYG |
611 | int ret = 0; |
612 | ||
68e8dfda | 613 | iwl_write32(priv->trans, CSR_UCODE_DRV_GP1_CLR, |
0975cc8f | 614 | CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT); |
08ae86ac | 615 | |
0975cc8f WYG |
616 | priv->thermal_throttle.ct_kill_toggle = false; |
617 | ||
0d8877a1 | 618 | if (priv->lib->support_ct_kill_exit) { |
0975cc8f | 619 | adv_cmd.critical_temperature_enter = |
9e295116 | 620 | cpu_to_le32(priv->hw_params.ct_kill_threshold); |
0975cc8f | 621 | adv_cmd.critical_temperature_exit = |
9e295116 | 622 | cpu_to_le32(priv->hw_params.ct_kill_exit_threshold); |
0975cc8f | 623 | |
e10a0533 | 624 | ret = iwl_dvm_send_cmd_pdu(priv, |
e419d62d EG |
625 | REPLY_CT_KILL_CONFIG_CMD, |
626 | CMD_SYNC, sizeof(adv_cmd), &adv_cmd); | |
0975cc8f WYG |
627 | if (ret) |
628 | IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n"); | |
629 | else | |
630 | IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD " | |
d6189124 EG |
631 | "succeeded, critical temperature enter is %d," |
632 | "exit is %d\n", | |
9e295116 JB |
633 | priv->hw_params.ct_kill_threshold, |
634 | priv->hw_params.ct_kill_exit_threshold); | |
0975cc8f WYG |
635 | } else { |
636 | cmd.critical_temperature_R = | |
9e295116 | 637 | cpu_to_le32(priv->hw_params.ct_kill_threshold); |
0975cc8f | 638 | |
e10a0533 | 639 | ret = iwl_dvm_send_cmd_pdu(priv, |
e419d62d EG |
640 | REPLY_CT_KILL_CONFIG_CMD, |
641 | CMD_SYNC, sizeof(cmd), &cmd); | |
0975cc8f WYG |
642 | if (ret) |
643 | IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n"); | |
644 | else | |
645 | IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD " | |
d6189124 EG |
646 | "succeeded, " |
647 | "critical temperature is %d\n", | |
9e295116 | 648 | priv->hw_params.ct_kill_threshold); |
0975cc8f WYG |
649 | } |
650 | } | |
651 | ||
6d6a1afd SZ |
652 | static int iwlagn_send_calib_cfg_rt(struct iwl_priv *priv, u32 cfg) |
653 | { | |
654 | struct iwl_calib_cfg_cmd calib_cfg_cmd; | |
655 | struct iwl_host_cmd cmd = { | |
656 | .id = CALIBRATION_CFG_CMD, | |
3fa50738 JB |
657 | .len = { sizeof(struct iwl_calib_cfg_cmd), }, |
658 | .data = { &calib_cfg_cmd, }, | |
6d6a1afd SZ |
659 | }; |
660 | ||
661 | memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd)); | |
af4dc88c | 662 | calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_RT_CFG_ALL; |
7cb1b088 | 663 | calib_cfg_cmd.ucd_calib_cfg.once.start = cpu_to_le32(cfg); |
6d6a1afd | 664 | |
e10a0533 | 665 | return iwl_dvm_send_cmd(priv, &cmd); |
6d6a1afd SZ |
666 | } |
667 | ||
668 | ||
e505c433 WYG |
669 | static int iwlagn_send_tx_ant_config(struct iwl_priv *priv, u8 valid_tx_ant) |
670 | { | |
671 | struct iwl_tx_ant_config_cmd tx_ant_cmd = { | |
672 | .valid = cpu_to_le32(valid_tx_ant), | |
673 | }; | |
674 | ||
0692fe41 | 675 | if (IWL_UCODE_API(priv->fw->ucode_ver) > 1) { |
e505c433 | 676 | IWL_DEBUG_HC(priv, "select valid tx ant: %u\n", valid_tx_ant); |
e10a0533 | 677 | return iwl_dvm_send_cmd_pdu(priv, |
e505c433 WYG |
678 | TX_ANT_CONFIGURATION_CMD, |
679 | CMD_SYNC, | |
680 | sizeof(struct iwl_tx_ant_config_cmd), | |
681 | &tx_ant_cmd); | |
682 | } else { | |
683 | IWL_DEBUG_HC(priv, "TX_ANT_CONFIGURATION_CMD not supported\n"); | |
684 | return -EOPNOTSUPP; | |
685 | } | |
686 | } | |
687 | ||
aca86268 | 688 | static void iwl_send_bt_config(struct iwl_priv *priv) |
e4c52ab4 MV |
689 | { |
690 | struct iwl_bt_cmd bt_cmd = { | |
691 | .lead_time = BT_LEAD_TIME_DEF, | |
692 | .max_kill = BT_MAX_KILL_DEF, | |
693 | .kill_ack_mask = 0, | |
694 | .kill_cts_mask = 0, | |
695 | }; | |
696 | ||
65de7e84 | 697 | if (!iwlwifi_mod_params.bt_coex_active) |
e4c52ab4 MV |
698 | bt_cmd.flags = BT_COEX_DISABLE; |
699 | else | |
700 | bt_cmd.flags = BT_COEX_ENABLE; | |
701 | ||
702 | priv->bt_enable_flag = bt_cmd.flags; | |
703 | IWL_DEBUG_INFO(priv, "BT coex %s\n", | |
704 | (bt_cmd.flags == BT_COEX_DISABLE) ? "disable" : "active"); | |
705 | ||
706 | if (iwl_dvm_send_cmd_pdu(priv, REPLY_BT_CONFIG, | |
707 | CMD_SYNC, sizeof(struct iwl_bt_cmd), &bt_cmd)) | |
708 | IWL_ERR(priv, "failed to send BT Coex Config\n"); | |
709 | } | |
710 | ||
b481de9c | 711 | /** |
4a4a9e81 | 712 | * iwl_alive_start - called after REPLY_ALIVE notification received |
b481de9c | 713 | * from protocol/runtime uCode (initialization uCode's |
4a4a9e81 | 714 | * Alive gets handled by iwl_init_alive_start()). |
b481de9c | 715 | */ |
4613e72d | 716 | int iwl_alive_start(struct iwl_priv *priv) |
b481de9c | 717 | { |
57aab75a | 718 | int ret = 0; |
246ed355 | 719 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS]; |
b481de9c | 720 | |
ca7966c8 | 721 | IWL_DEBUG_INFO(priv, "Runtime Alive received.\n"); |
6d6a1afd | 722 | |
5b9f8cd3 | 723 | /* After the ALIVE response, we can send host commands to the uCode */ |
83626404 | 724 | set_bit(STATUS_ALIVE, &priv->status); |
b481de9c | 725 | |
83626404 | 726 | if (iwl_is_rfkill(priv)) |
ca7966c8 | 727 | return -ERFKILL; |
b481de9c | 728 | |
98d4bf0c JB |
729 | if (priv->event_log.ucode_trace) { |
730 | /* start collecting data now */ | |
731 | mod_timer(&priv->ucode_trace, jiffies); | |
732 | } | |
733 | ||
bc795df1 | 734 | /* download priority table before any calibration request */ |
0d8877a1 JB |
735 | if (priv->lib->bt_params && |
736 | priv->lib->bt_params->advanced_bt_coexist) { | |
f7322f8f | 737 | /* Configure Bluetooth device coexistence support */ |
0d8877a1 | 738 | if (priv->lib->bt_params->bt_sco_disable) |
207ecc5e MV |
739 | priv->bt_enable_pspoll = false; |
740 | else | |
741 | priv->bt_enable_pspoll = true; | |
742 | ||
f7322f8f WYG |
743 | priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK; |
744 | priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT; | |
745 | priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT; | |
e55b517c | 746 | iwlagn_send_advance_bt_config(priv); |
f7322f8f | 747 | priv->bt_valid = IWLAGN_BT_VALID_ENABLE_FLAGS; |
207ecc5e MV |
748 | priv->cur_rssi_ctx = NULL; |
749 | ||
e1991885 | 750 | iwl_send_prio_tbl(priv); |
f7322f8f WYG |
751 | |
752 | /* FIXME: w/a to force change uCode BT state machine */ | |
e1991885 | 753 | ret = iwl_send_bt_env(priv, IWL_BT_COEX_ENV_OPEN, |
ca7966c8 JB |
754 | BT_COEX_PRIO_TBL_EVT_INIT_CALIB2); |
755 | if (ret) | |
756 | return ret; | |
e1991885 | 757 | ret = iwl_send_bt_env(priv, IWL_BT_COEX_ENV_CLOSE, |
ca7966c8 JB |
758 | BT_COEX_PRIO_TBL_EVT_INIT_CALIB2); |
759 | if (ret) | |
760 | return ret; | |
707aee40 | 761 | } else if (priv->lib->bt_params) { |
e55b517c WYG |
762 | /* |
763 | * default is 2-wire BT coexexistence support | |
764 | */ | |
765 | iwl_send_bt_config(priv); | |
f7322f8f | 766 | } |
e55b517c | 767 | |
885765f1 VM |
768 | /* |
769 | * Perform runtime calibrations, including DC calibration. | |
770 | */ | |
771 | iwlagn_send_calib_cfg_rt(priv, IWL_CALIB_CFG_DC_IDX); | |
bc795df1 | 772 | |
36d6825b | 773 | ieee80211_wake_queues(priv->hw); |
b481de9c | 774 | |
2f748dec | 775 | /* Configure Tx antenna selection based on H/W config */ |
b7998c8b | 776 | iwlagn_send_tx_ant_config(priv, priv->nvm_data->valid_tx_ant); |
2f748dec | 777 | |
15b86bff | 778 | if (iwl_is_associated_ctx(ctx) && !priv->wowlan) { |
c1adf9fb | 779 | struct iwl_rxon_cmd *active_rxon = |
246ed355 | 780 | (struct iwl_rxon_cmd *)&ctx->active; |
019fb97d | 781 | /* apply any changes in staging */ |
246ed355 | 782 | ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK; |
b481de9c ZY |
783 | active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK; |
784 | } else { | |
d0fe478c | 785 | struct iwl_rxon_context *tmp; |
b481de9c | 786 | /* Initialize our rx_config data */ |
d0fe478c JB |
787 | for_each_context(priv, tmp) |
788 | iwl_connection_init_rx_config(priv, tmp); | |
45823531 | 789 | |
e3f10cea | 790 | iwlagn_set_rxon_chain(priv, ctx); |
b481de9c ZY |
791 | } |
792 | ||
15b86bff | 793 | if (!priv->wowlan) { |
c8ac61cf JB |
794 | /* WoWLAN ucode will not reply in the same way, skip it */ |
795 | iwl_reset_run_time_calib(priv); | |
796 | } | |
4a4a9e81 | 797 | |
83626404 | 798 | set_bit(STATUS_READY, &priv->status); |
9e2e7422 | 799 | |
b481de9c | 800 | /* Configure the adapter for unassociated operation */ |
805a3b81 | 801 | ret = iwlagn_commit_rxon(priv, ctx); |
ca7966c8 JB |
802 | if (ret) |
803 | return ret; | |
b481de9c ZY |
804 | |
805 | /* At this point, the NIC is initialized and operational */ | |
47f4a587 | 806 | iwl_rf_kill_ct_config(priv); |
5a66926a | 807 | |
e1623446 | 808 | IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n"); |
c46fbefa | 809 | |
ca7966c8 | 810 | return iwl_power_update_mode(priv, true); |
b481de9c ZY |
811 | } |
812 | ||
d316383d JB |
813 | /** |
814 | * iwl_clear_driver_stations - clear knowledge of all stations from driver | |
815 | * @priv: iwl priv struct | |
816 | * | |
817 | * This is called during iwl_down() to make sure that in the case | |
818 | * we're coming there from a hardware restart mac80211 will be | |
819 | * able to reconfigure stations -- if we're getting there in the | |
820 | * normal down flow then the stations will already be cleared. | |
821 | */ | |
822 | static void iwl_clear_driver_stations(struct iwl_priv *priv) | |
823 | { | |
d316383d JB |
824 | struct iwl_rxon_context *ctx; |
825 | ||
fa23cb04 | 826 | spin_lock_bh(&priv->sta_lock); |
d316383d JB |
827 | memset(priv->stations, 0, sizeof(priv->stations)); |
828 | priv->num_stations = 0; | |
829 | ||
830 | priv->ucode_key_table = 0; | |
831 | ||
832 | for_each_context(priv, ctx) { | |
833 | /* | |
834 | * Remove all key information that is not stored as part | |
835 | * of station information since mac80211 may not have had | |
836 | * a chance to remove all the keys. When device is | |
837 | * reconfigured by mac80211 after an error all keys will | |
838 | * be reconfigured. | |
839 | */ | |
840 | memset(ctx->wep_keys, 0, sizeof(ctx->wep_keys)); | |
841 | ctx->key_mapping_keys = 0; | |
842 | } | |
843 | ||
fa23cb04 | 844 | spin_unlock_bh(&priv->sta_lock); |
d316383d JB |
845 | } |
846 | ||
78e5a464 | 847 | void iwl_down(struct iwl_priv *priv) |
b481de9c | 848 | { |
22dd2fd2 | 849 | int exit_pending; |
b481de9c | 850 | |
e1623446 | 851 | IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n"); |
b481de9c | 852 | |
b1eea297 | 853 | lockdep_assert_held(&priv->mutex); |
78e5a464 | 854 | |
d745d472 SG |
855 | iwl_scan_cancel_timeout(priv, 200); |
856 | ||
c6baf7fb JB |
857 | /* |
858 | * If active, scanning won't cancel it, so say it expired. | |
859 | * No race since we hold the mutex here and a new one | |
860 | * can't come in at this time. | |
861 | */ | |
40503f7b AB |
862 | if (priv->ucode_loaded && priv->cur_ucode != IWL_UCODE_INIT) |
863 | ieee80211_remain_on_channel_expired(priv->hw); | |
c6baf7fb | 864 | |
63013ae3 | 865 | exit_pending = |
83626404 | 866 | test_and_set_bit(STATUS_EXIT_PENDING, &priv->status); |
b481de9c | 867 | |
dcef732c | 868 | iwl_clear_ucode_stations(priv, NULL); |
a194e324 | 869 | iwl_dealloc_bcast_stations(priv); |
db125c78 | 870 | iwl_clear_driver_stations(priv); |
b481de9c | 871 | |
a1174138 | 872 | /* reset BT coex data */ |
da5dbb97 | 873 | priv->bt_status = 0; |
207ecc5e MV |
874 | priv->cur_rssi_ctx = NULL; |
875 | priv->bt_is_sco = 0; | |
0d8877a1 | 876 | if (priv->lib->bt_params) |
7cb1b088 | 877 | priv->bt_traffic_load = |
0d8877a1 | 878 | priv->lib->bt_params->bt_init_traffic_load; |
7cb1b088 WYG |
879 | else |
880 | priv->bt_traffic_load = 0; | |
bee008b7 WYG |
881 | priv->bt_full_concurrent = false; |
882 | priv->bt_ci_compliance = 0; | |
a1174138 | 883 | |
b481de9c ZY |
884 | /* Wipe out the EXIT_PENDING status bit if we are not actually |
885 | * exiting the module */ | |
886 | if (!exit_pending) | |
83626404 | 887 | clear_bit(STATUS_EXIT_PENDING, &priv->status); |
b481de9c | 888 | |
859cfb0a | 889 | if (priv->mac80211_registered) |
b481de9c ZY |
890 | ieee80211_stop_queues(priv->hw); |
891 | ||
8f7ffbe2 | 892 | priv->ucode_loaded = false; |
68e8dfda | 893 | iwl_trans_stop_device(priv->trans); |
909e9b23 | 894 | |
622a9268 IP |
895 | /* Set num_aux_in_flight must be done after the transport is stopped */ |
896 | atomic_set(&priv->num_aux_in_flight, 0); | |
897 | ||
1a10f433 | 898 | /* Clear out all status bits but a few that are stable across reset */ |
1353a7ba | 899 | priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) << |
b481de9c | 900 | STATUS_RF_KILL_HW | |
17acd0b6 DF |
901 | test_bit(STATUS_FW_ERROR, &priv->status) << |
902 | STATUS_FW_ERROR | | |
83626404 | 903 | test_bit(STATUS_EXIT_PENDING, &priv->status) << |
052ec3f1 | 904 | STATUS_EXIT_PENDING; |
b481de9c | 905 | |
77834543 | 906 | dev_kfree_skb(priv->beacon_skb); |
12e934dc | 907 | priv->beacon_skb = NULL; |
b481de9c ZY |
908 | } |
909 | ||
b481de9c ZY |
910 | /***************************************************************************** |
911 | * | |
912 | * Workqueue callbacks | |
913 | * | |
914 | *****************************************************************************/ | |
915 | ||
16e727e8 EG |
916 | static void iwl_bg_run_time_calib_work(struct work_struct *work) |
917 | { | |
918 | struct iwl_priv *priv = container_of(work, struct iwl_priv, | |
919 | run_time_calib_work); | |
920 | ||
b1eea297 | 921 | mutex_lock(&priv->mutex); |
16e727e8 | 922 | |
83626404 DF |
923 | if (test_bit(STATUS_EXIT_PENDING, &priv->status) || |
924 | test_bit(STATUS_SCANNING, &priv->status)) { | |
b1eea297 | 925 | mutex_unlock(&priv->mutex); |
16e727e8 EG |
926 | return; |
927 | } | |
928 | ||
929 | if (priv->start_calib) { | |
0da0e5bf JB |
930 | iwl_chain_noise_calibration(priv); |
931 | iwl_sensitivity_calibration(priv); | |
16e727e8 EG |
932 | } |
933 | ||
b1eea297 | 934 | mutex_unlock(&priv->mutex); |
16e727e8 EG |
935 | } |
936 | ||
7335613a | 937 | void iwlagn_prepare_restart(struct iwl_priv *priv) |
e43e85c4 | 938 | { |
e43e85c4 JB |
939 | bool bt_full_concurrent; |
940 | u8 bt_ci_compliance; | |
941 | u8 bt_load; | |
942 | u8 bt_status; | |
207ecc5e | 943 | bool bt_is_sco; |
9eae88fa | 944 | int i; |
e43e85c4 | 945 | |
b1eea297 | 946 | lockdep_assert_held(&priv->mutex); |
e43e85c4 | 947 | |
e43e85c4 JB |
948 | priv->is_open = 0; |
949 | ||
950 | /* | |
951 | * __iwl_down() will clear the BT status variables, | |
952 | * which is correct, but when we restart we really | |
953 | * want to keep them so restore them afterwards. | |
954 | * | |
955 | * The restart process will later pick them up and | |
956 | * re-configure the hw when we reconfigure the BT | |
957 | * command. | |
958 | */ | |
959 | bt_full_concurrent = priv->bt_full_concurrent; | |
960 | bt_ci_compliance = priv->bt_ci_compliance; | |
961 | bt_load = priv->bt_traffic_load; | |
962 | bt_status = priv->bt_status; | |
207ecc5e | 963 | bt_is_sco = priv->bt_is_sco; |
e43e85c4 | 964 | |
78e5a464 | 965 | iwl_down(priv); |
e43e85c4 JB |
966 | |
967 | priv->bt_full_concurrent = bt_full_concurrent; | |
968 | priv->bt_ci_compliance = bt_ci_compliance; | |
969 | priv->bt_traffic_load = bt_load; | |
970 | priv->bt_status = bt_status; | |
207ecc5e | 971 | priv->bt_is_sco = bt_is_sco; |
9eae88fa | 972 | |
1479177b | 973 | /* reset aggregation queues */ |
9eae88fa | 974 | for (i = IWLAGN_FIRST_AMPDU_QUEUE; i < IWL_MAX_HW_QUEUES; i++) |
1479177b JB |
975 | priv->queue_to_mac80211[i] = IWL_INVALID_MAC80211_QUEUE; |
976 | /* and stop counts */ | |
977 | for (i = 0; i < IWL_MAX_HW_QUEUES; i++) | |
978 | atomic_set(&priv->queue_stop_count[i], 0); | |
9eae88fa JB |
979 | |
980 | memset(priv->agg_q_alloc, 0, sizeof(priv->agg_q_alloc)); | |
e43e85c4 JB |
981 | } |
982 | ||
5b9f8cd3 | 983 | static void iwl_bg_restart(struct work_struct *data) |
b481de9c | 984 | { |
c79dd5b5 | 985 | struct iwl_priv *priv = container_of(data, struct iwl_priv, restart); |
b481de9c | 986 | |
83626404 | 987 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
b481de9c ZY |
988 | return; |
989 | ||
17acd0b6 | 990 | if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) { |
b1eea297 | 991 | mutex_lock(&priv->mutex); |
e43e85c4 | 992 | iwlagn_prepare_restart(priv); |
b1eea297 | 993 | mutex_unlock(&priv->mutex); |
a1174138 | 994 | iwl_cancel_deferred_work(priv); |
40503f7b AB |
995 | if (priv->mac80211_registered) |
996 | ieee80211_restart_hw(priv->hw); | |
997 | else | |
998 | IWL_ERR(priv, | |
999 | "Cannot request restart before registrating with mac80211"); | |
19cc1087 | 1000 | } else { |
ca7966c8 | 1001 | WARN_ON(1); |
19cc1087 | 1002 | } |
b481de9c ZY |
1003 | } |
1004 | ||
0fd09502 | 1005 | |
0fd09502 | 1006 | |
0fd09502 | 1007 | |
7335613a | 1008 | void iwlagn_disable_roc(struct iwl_priv *priv) |
f0b6e2e8 | 1009 | { |
7335613a | 1010 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_PAN]; |
f0b6e2e8 | 1011 | |
b1eea297 | 1012 | lockdep_assert_held(&priv->mutex); |
f0b6e2e8 | 1013 | |
7335613a WYG |
1014 | if (!priv->hw_roc_setup) |
1015 | return; | |
f0b6e2e8 | 1016 | |
7335613a WYG |
1017 | ctx->staging.dev_type = RXON_DEV_TYPE_P2P; |
1018 | ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK; | |
f0b6e2e8 | 1019 | |
7335613a | 1020 | priv->hw_roc_channel = NULL; |
f0b6e2e8 | 1021 | |
7335613a | 1022 | memset(ctx->staging.node_addr, 0, ETH_ALEN); |
5ed540ae | 1023 | |
7335613a | 1024 | iwlagn_commit_rxon(priv, ctx); |
f0b6e2e8 | 1025 | |
7335613a WYG |
1026 | ctx->is_active = false; |
1027 | priv->hw_roc_setup = false; | |
f0b6e2e8 RC |
1028 | } |
1029 | ||
7335613a | 1030 | static void iwlagn_disable_roc_work(struct work_struct *work) |
b481de9c | 1031 | { |
7335613a WYG |
1032 | struct iwl_priv *priv = container_of(work, struct iwl_priv, |
1033 | hw_roc_disable_work.work); | |
b481de9c | 1034 | |
b1eea297 | 1035 | mutex_lock(&priv->mutex); |
7335613a | 1036 | iwlagn_disable_roc(priv); |
b1eea297 | 1037 | mutex_unlock(&priv->mutex); |
b481de9c ZY |
1038 | } |
1039 | ||
7335613a WYG |
1040 | /***************************************************************************** |
1041 | * | |
1042 | * driver setup and teardown | |
1043 | * | |
1044 | *****************************************************************************/ | |
1045 | ||
aca86268 | 1046 | static void iwl_setup_deferred_work(struct iwl_priv *priv) |
b481de9c | 1047 | { |
1ee158d8 | 1048 | priv->workqueue = create_singlethread_workqueue(DRV_NAME); |
b481de9c | 1049 | |
7335613a WYG |
1050 | INIT_WORK(&priv->restart, iwl_bg_restart); |
1051 | INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update); | |
1052 | INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work); | |
1053 | INIT_WORK(&priv->tx_flush, iwl_bg_tx_flush); | |
1054 | INIT_WORK(&priv->bt_full_concurrency, iwl_bg_bt_full_concurrency); | |
1055 | INIT_WORK(&priv->bt_runtime_config, iwl_bg_bt_runtime_config); | |
1056 | INIT_DELAYED_WORK(&priv->hw_roc_disable_work, | |
1057 | iwlagn_disable_roc_work); | |
e655b9f0 | 1058 | |
7335613a | 1059 | iwl_setup_scan_deferred_work(priv); |
5a66926a | 1060 | |
0d8877a1 | 1061 | if (priv->lib->bt_params) |
562f08eb | 1062 | iwlagn_bt_setup_deferred_work(priv); |
5a66926a | 1063 | |
7335613a WYG |
1064 | init_timer(&priv->statistics_periodic); |
1065 | priv->statistics_periodic.data = (unsigned long)priv; | |
1066 | priv->statistics_periodic.function = iwl_bg_statistics_periodic; | |
6cd0b1cb | 1067 | |
7335613a WYG |
1068 | init_timer(&priv->ucode_trace); |
1069 | priv->ucode_trace.data = (unsigned long)priv; | |
1070 | priv->ucode_trace.function = iwl_bg_ucode_trace; | |
b481de9c ZY |
1071 | } |
1072 | ||
78e5a464 | 1073 | void iwl_cancel_deferred_work(struct iwl_priv *priv) |
c8ac61cf | 1074 | { |
0d8877a1 | 1075 | if (priv->lib->bt_params) |
562f08eb | 1076 | iwlagn_bt_cancel_deferred_work(priv); |
c8ac61cf | 1077 | |
7335613a WYG |
1078 | cancel_work_sync(&priv->run_time_calib_work); |
1079 | cancel_work_sync(&priv->beacon_update); | |
c8ac61cf | 1080 | |
7335613a | 1081 | iwl_cancel_scan_deferred_work(priv); |
c8ac61cf | 1082 | |
7335613a WYG |
1083 | cancel_work_sync(&priv->bt_full_concurrency); |
1084 | cancel_work_sync(&priv->bt_runtime_config); | |
1085 | cancel_delayed_work_sync(&priv->hw_roc_disable_work); | |
c8ac61cf | 1086 | |
7335613a WYG |
1087 | del_timer_sync(&priv->statistics_periodic); |
1088 | del_timer_sync(&priv->ucode_trace); | |
1089 | } | |
c8ac61cf | 1090 | |
aca86268 | 1091 | static int iwl_init_drv(struct iwl_priv *priv) |
c8ac61cf | 1092 | { |
fa23cb04 | 1093 | spin_lock_init(&priv->sta_lock); |
c8ac61cf | 1094 | |
b1eea297 | 1095 | mutex_init(&priv->mutex); |
c8ac61cf | 1096 | |
e1991885 | 1097 | INIT_LIST_HEAD(&priv->calib_results); |
80e83da7 | 1098 | |
7335613a | 1099 | priv->band = IEEE80211_BAND_2GHZ; |
c8ac61cf | 1100 | |
0d8877a1 | 1101 | priv->plcp_delta_threshold = priv->lib->plcp_delta_threshold; |
ab5c0f1f | 1102 | |
7335613a WYG |
1103 | priv->iw_mode = NL80211_IFTYPE_STATION; |
1104 | priv->current_ht_config.smps = IEEE80211_SMPS_STATIC; | |
1105 | priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF; | |
1106 | priv->agg_tids_count = 0; | |
c8ac61cf | 1107 | |
7335613a | 1108 | priv->rx_statistics_jiffies = jiffies; |
c8ac61cf | 1109 | |
7335613a WYG |
1110 | /* Choose which receivers/antennas to use */ |
1111 | iwlagn_set_rxon_chain(priv, &priv->contexts[IWL_RXON_CTX_BSS]); | |
c8ac61cf | 1112 | |
7335613a | 1113 | iwl_init_scan_params(priv); |
c8ac61cf | 1114 | |
7335613a | 1115 | /* init bt coex */ |
0d8877a1 JB |
1116 | if (priv->lib->bt_params && |
1117 | priv->lib->bt_params->advanced_bt_coexist) { | |
7335613a WYG |
1118 | priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT; |
1119 | priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT; | |
1120 | priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK; | |
1121 | priv->bt_on_thresh = BT_ON_THRESHOLD_DEF; | |
1122 | priv->bt_duration = BT_DURATION_LIMIT_DEF; | |
1123 | priv->dynamic_frag_thresh = BT_FRAG_THRESHOLD_DEF; | |
1124 | } | |
c8ac61cf | 1125 | |
7335613a | 1126 | return 0; |
7335613a | 1127 | } |
c8ac61cf | 1128 | |
aca86268 | 1129 | static void iwl_uninit_drv(struct iwl_priv *priv) |
7335613a | 1130 | { |
7335613a WYG |
1131 | kfree(priv->scan_cmd); |
1132 | kfree(priv->beacon_cmd); | |
1133 | kfree(rcu_dereference_raw(priv->noa_data)); | |
e1991885 | 1134 | iwl_calib_free_results(priv); |
7335613a WYG |
1135 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
1136 | kfree(priv->wowlan_sram); | |
1137 | #endif | |
1138 | } | |
c8ac61cf | 1139 | |
aca86268 | 1140 | static void iwl_set_hw_params(struct iwl_priv *priv) |
07d4f1ad | 1141 | { |
2152268f | 1142 | if (priv->cfg->ht_params) |
9e295116 | 1143 | priv->hw_params.use_rts_for_aggregation = |
2152268f | 1144 | priv->cfg->ht_params->use_rts_for_aggregation; |
b9ad70da | 1145 | |
07d4f1ad | 1146 | /* Device-specific setup */ |
e9676695 | 1147 | priv->lib->set_hw_params(priv); |
07d4f1ad WYG |
1148 | } |
1149 | ||
119ea186 | 1150 | |
119ea186 | 1151 | |
07d3c15a | 1152 | /* show what optional capabilities we have */ |
aca86268 | 1153 | static void iwl_option_config(struct iwl_priv *priv) |
ebfa867d | 1154 | { |
ebfa867d | 1155 | #ifdef CONFIG_IWLWIFI_DEBUG |
07d3c15a | 1156 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUG enabled\n"); |
ebfa867d | 1157 | #else |
07d3c15a | 1158 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUG disabled\n"); |
ebfa867d | 1159 | #endif |
07d3c15a | 1160 | |
ebfa867d | 1161 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
07d3c15a | 1162 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUGFS enabled\n"); |
ebfa867d | 1163 | #else |
07d3c15a | 1164 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUGFS disabled\n"); |
ebfa867d | 1165 | #endif |
07d3c15a | 1166 | |
ebfa867d | 1167 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING |
07d3c15a | 1168 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEVICE_TRACING enabled\n"); |
ebfa867d | 1169 | #else |
07d3c15a | 1170 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEVICE_TRACING disabled\n"); |
ebfa867d | 1171 | #endif |
07d3c15a | 1172 | |
0cb38d65 | 1173 | #ifdef CONFIG_IWLWIFI_P2P |
07d3c15a | 1174 | IWL_INFO(priv, "CONFIG_IWLWIFI_P2P enabled\n"); |
0cb38d65 | 1175 | #else |
07d3c15a | 1176 | IWL_INFO(priv, "CONFIG_IWLWIFI_P2P disabled\n"); |
ebfa867d WYG |
1177 | #endif |
1178 | } | |
1179 | ||
26a7ca9a JB |
1180 | static int iwl_eeprom_init_hw_params(struct iwl_priv *priv) |
1181 | { | |
b7998c8b EL |
1182 | struct iwl_nvm_data *data = priv->nvm_data; |
1183 | char *debug_msg; | |
1184 | ||
1185 | if (data->sku_cap_11n_enable && | |
26a7ca9a JB |
1186 | !priv->cfg->ht_params) { |
1187 | IWL_ERR(priv, "Invalid 11n configuration\n"); | |
1188 | return -EINVAL; | |
1189 | } | |
1190 | ||
b7998c8b EL |
1191 | if (!data->sku_cap_11n_enable && !data->sku_cap_band_24GHz_enable && |
1192 | !data->sku_cap_band_52GHz_enable) { | |
26a7ca9a JB |
1193 | IWL_ERR(priv, "Invalid device sku\n"); |
1194 | return -EINVAL; | |
1195 | } | |
1196 | ||
b7998c8b EL |
1197 | debug_msg = "Device SKU: 24GHz %s %s, 52GHz %s %s, 11.n %s %s\n"; |
1198 | IWL_DEBUG_INFO(priv, debug_msg, | |
1199 | data->sku_cap_band_24GHz_enable ? "" : "NOT", "enabled", | |
1200 | data->sku_cap_band_52GHz_enable ? "" : "NOT", "enabled", | |
1201 | data->sku_cap_11n_enable ? "" : "NOT", "enabled"); | |
26a7ca9a | 1202 | |
26a7ca9a | 1203 | priv->hw_params.tx_chains_num = |
b7998c8b | 1204 | num_of_ant(data->valid_tx_ant); |
26a7ca9a JB |
1205 | if (priv->cfg->rx_with_siso_diversity) |
1206 | priv->hw_params.rx_chains_num = 1; | |
1207 | else | |
1208 | priv->hw_params.rx_chains_num = | |
b7998c8b | 1209 | num_of_ant(data->valid_rx_ant); |
26a7ca9a | 1210 | |
468b4bf3 | 1211 | IWL_DEBUG_INFO(priv, "Valid Tx ant: 0x%X, Valid Rx ant: 0x%X\n", |
b7998c8b EL |
1212 | data->valid_tx_ant, |
1213 | data->valid_rx_ant); | |
26a7ca9a JB |
1214 | |
1215 | return 0; | |
1216 | } | |
1217 | ||
0692fe41 | 1218 | static struct iwl_op_mode *iwl_op_mode_dvm_start(struct iwl_trans *trans, |
2152268f | 1219 | const struct iwl_cfg *cfg, |
9da987ac MV |
1220 | const struct iwl_fw *fw, |
1221 | struct dentry *dbgfs_dir) | |
b2ea345e | 1222 | { |
b2ea345e WYG |
1223 | struct iwl_priv *priv; |
1224 | struct ieee80211_hw *hw; | |
d0f76d68 | 1225 | struct iwl_op_mode *op_mode; |
084dd791 | 1226 | u16 num_mac; |
a78be210 | 1227 | u32 ucode_flags; |
e7332691 | 1228 | struct iwl_trans_config trans_cfg = {}; |
d663ee73 JB |
1229 | static const u8 no_reclaim_cmds[] = { |
1230 | REPLY_RX_PHY_CMD, | |
d663ee73 JB |
1231 | REPLY_RX_MPDU_CMD, |
1232 | REPLY_COMPRESSED_BA, | |
1233 | STATISTICS_NOTIFICATION, | |
1234 | REPLY_TX, | |
1235 | }; | |
9eae88fa | 1236 | int i; |
b2ea345e WYG |
1237 | |
1238 | /************************ | |
1239 | * 1. Allocating HW data | |
1240 | ************************/ | |
fa06ec79 | 1241 | hw = iwl_alloc_all(); |
b2ea345e | 1242 | if (!hw) { |
2152268f | 1243 | pr_err("%s: Cannot allocate network device\n", cfg->name); |
807caf26 EG |
1244 | goto out; |
1245 | } | |
1246 | ||
d0f76d68 EG |
1247 | op_mode = hw->priv; |
1248 | op_mode->ops = &iwl_dvm_ops; | |
1249 | priv = IWL_OP_MODE_GET_DVM(op_mode); | |
68e8dfda | 1250 | priv->trans = trans; |
4b9844f5 | 1251 | priv->dev = trans->dev; |
2152268f | 1252 | priv->cfg = cfg; |
0692fe41 | 1253 | priv->fw = fw; |
a48709c5 | 1254 | |
2152268f | 1255 | switch (priv->cfg->device_family) { |
e9676695 JB |
1256 | case IWL_DEVICE_FAMILY_1000: |
1257 | case IWL_DEVICE_FAMILY_100: | |
ee4d5471 | 1258 | priv->lib = &iwl_dvm_1000_cfg; |
e9676695 JB |
1259 | break; |
1260 | case IWL_DEVICE_FAMILY_2000: | |
ee4d5471 | 1261 | priv->lib = &iwl_dvm_2000_cfg; |
e9676695 | 1262 | break; |
0d8877a1 JB |
1263 | case IWL_DEVICE_FAMILY_105: |
1264 | priv->lib = &iwl_dvm_105_cfg; | |
1265 | break; | |
e9676695 JB |
1266 | case IWL_DEVICE_FAMILY_2030: |
1267 | case IWL_DEVICE_FAMILY_135: | |
ee4d5471 | 1268 | priv->lib = &iwl_dvm_2030_cfg; |
e9676695 JB |
1269 | break; |
1270 | case IWL_DEVICE_FAMILY_5000: | |
ee4d5471 | 1271 | priv->lib = &iwl_dvm_5000_cfg; |
e9676695 JB |
1272 | break; |
1273 | case IWL_DEVICE_FAMILY_5150: | |
ee4d5471 | 1274 | priv->lib = &iwl_dvm_5150_cfg; |
e9676695 JB |
1275 | break; |
1276 | case IWL_DEVICE_FAMILY_6000: | |
e9676695 | 1277 | case IWL_DEVICE_FAMILY_6000i: |
0d8877a1 JB |
1278 | priv->lib = &iwl_dvm_6000_cfg; |
1279 | break; | |
1280 | case IWL_DEVICE_FAMILY_6005: | |
1281 | priv->lib = &iwl_dvm_6005_cfg; | |
1282 | break; | |
e9676695 JB |
1283 | case IWL_DEVICE_FAMILY_6050: |
1284 | case IWL_DEVICE_FAMILY_6150: | |
0d8877a1 | 1285 | priv->lib = &iwl_dvm_6050_cfg; |
e9676695 JB |
1286 | break; |
1287 | case IWL_DEVICE_FAMILY_6030: | |
ee4d5471 | 1288 | priv->lib = &iwl_dvm_6030_cfg; |
e9676695 JB |
1289 | break; |
1290 | default: | |
1291 | break; | |
1292 | } | |
1293 | ||
1294 | if (WARN_ON(!priv->lib)) | |
063c5166 | 1295 | goto out_free_hw; |
e9676695 | 1296 | |
3dc420be EG |
1297 | /* |
1298 | * Populate the state variables that the transport layer needs | |
1299 | * to know about. | |
1300 | */ | |
1301 | trans_cfg.op_mode = op_mode; | |
d663ee73 JB |
1302 | trans_cfg.no_reclaim_cmds = no_reclaim_cmds; |
1303 | trans_cfg.n_no_reclaim_cmds = ARRAY_SIZE(no_reclaim_cmds); | |
65de7e84 JB |
1304 | trans_cfg.rx_buf_size_8k = iwlwifi_mod_params.amsdu_size_8K; |
1305 | if (!iwlwifi_mod_params.wd_disable) | |
7c5ba4a8 | 1306 | trans_cfg.queue_watchdog_timeout = |
2152268f | 1307 | priv->cfg->base_params->wd_timeout; |
7c5ba4a8 | 1308 | else |
6de4902e | 1309 | trans_cfg.queue_watchdog_timeout = IWL_WATCHDOG_DISABLED; |
d9fb6465 | 1310 | trans_cfg.command_names = iwl_dvm_cmd_strings; |
b04db9ac | 1311 | trans_cfg.cmd_fifo = IWLAGN_CMD_FIFO_NUM; |
9bdfbfad | 1312 | |
303e56f2 EG |
1313 | WARN_ON(sizeof(priv->transport_queue_stop) * BITS_PER_BYTE < |
1314 | priv->cfg->base_params->num_of_queues); | |
1315 | ||
9bdfbfad MV |
1316 | ucode_flags = fw->ucode_capa.flags; |
1317 | ||
1318 | #ifndef CONFIG_IWLWIFI_P2P | |
ef213d6d | 1319 | ucode_flags &= ~IWL_UCODE_TLV_FLAGS_P2P; |
9bdfbfad | 1320 | #endif |
92d743ae | 1321 | |
c6f600fc MV |
1322 | if (ucode_flags & IWL_UCODE_TLV_FLAGS_PAN) { |
1323 | priv->sta_key_max_num = STA_KEY_MAX_NUM_PAN; | |
1324 | trans_cfg.cmd_queue = IWL_IPAN_CMD_QUEUE_NUM; | |
1325 | } else { | |
1326 | priv->sta_key_max_num = STA_KEY_MAX_NUM; | |
1327 | trans_cfg.cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM; | |
1328 | } | |
1329 | ||
92d743ae | 1330 | /* Configure transport layer */ |
68e8dfda | 1331 | iwl_trans_configure(priv->trans, &trans_cfg); |
ed277c93 | 1332 | |
f042c2eb JB |
1333 | trans->rx_mpdu_cmd = REPLY_RX_MPDU_CMD; |
1334 | trans->rx_mpdu_cmd_hdr_size = sizeof(struct iwl_rx_mpdu_res_start); | |
1335 | ||
b2ea345e | 1336 | /* At this point both hw and priv are allocated. */ |
8f2d3d2a | 1337 | |
68e8dfda | 1338 | SET_IEEE80211_DEV(priv->hw, priv->trans->dev); |
b481de9c | 1339 | |
07d3c15a | 1340 | iwl_option_config(priv); |
ebfa867d | 1341 | |
e1623446 | 1342 | IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n"); |
316c30d9 | 1343 | |
bee008b7 WYG |
1344 | /* is antenna coupling more than 35dB ? */ |
1345 | priv->bt_ant_couple_ok = | |
65de7e84 | 1346 | (iwlwifi_mod_params.ant_coupling > |
48f20d35 EG |
1347 | IWL_BT_ANTENNA_COUPLING_THRESHOLD) ? |
1348 | true : false; | |
bee008b7 | 1349 | |
bc53cd49 EG |
1350 | /* bt channel inhibition enabled*/ |
1351 | priv->bt_ch_announce = true; | |
9f28ebc3 WYG |
1352 | IWL_DEBUG_INFO(priv, "BT channel inhibition is %s\n", |
1353 | (priv->bt_ch_announce) ? "On" : "Off"); | |
f37837c9 | 1354 | |
731a29b7 | 1355 | /* these spin locks will be used in apm_ops.init and EEPROM access |
a8b50a0a MA |
1356 | * we should init now |
1357 | */ | |
4ff70fcd | 1358 | spin_lock_init(&priv->statistics.lock); |
4843b5a7 | 1359 | |
084dd791 | 1360 | /*********************** |
3dc420be | 1361 | * 2. Read REV register |
084dd791 | 1362 | ***********************/ |
c11362c0 | 1363 | IWL_INFO(priv, "Detected %s, REV=0x%X\n", |
2152268f | 1364 | priv->cfg->name, priv->trans->hw_rev); |
316c30d9 | 1365 | |
68e8dfda | 1366 | if (iwl_trans_start_hw(priv->trans)) |
063c5166 | 1367 | goto out_free_hw; |
1e89cbac | 1368 | |
88f10a17 | 1369 | /* Read the EEPROM */ |
26a7ca9a JB |
1370 | if (iwl_read_eeprom(priv->trans, &priv->eeprom_blob, |
1371 | &priv->eeprom_blob_size)) { | |
15b1687c | 1372 | IWL_ERR(priv, "Unable to init EEPROM\n"); |
063c5166 | 1373 | goto out_free_hw; |
316c30d9 | 1374 | } |
26a7ca9a | 1375 | |
88f10a17 | 1376 | /* Reset chip to save power until we load uCode during "up". */ |
218733cf | 1377 | iwl_trans_stop_hw(priv->trans, false); |
88f10a17 | 1378 | |
b7998c8b | 1379 | priv->nvm_data = iwl_parse_eeprom_data(priv->trans->dev, priv->cfg, |
26a7ca9a JB |
1380 | priv->eeprom_blob, |
1381 | priv->eeprom_blob_size); | |
b7998c8b | 1382 | if (!priv->nvm_data) |
26a7ca9a JB |
1383 | goto out_free_eeprom_blob; |
1384 | ||
b7998c8b | 1385 | if (iwl_nvm_check_version(priv->nvm_data, priv->trans)) |
c8f16138 | 1386 | goto out_free_eeprom; |
8614f360 | 1387 | |
88f10a17 | 1388 | if (iwl_eeprom_init_hw_params(priv)) |
21a5b3c6 WYG |
1389 | goto out_free_eeprom; |
1390 | ||
02883017 | 1391 | /* extract MAC Address */ |
b7998c8b | 1392 | memcpy(priv->addresses[0].addr, priv->nvm_data->hw_addr, ETH_ALEN); |
c6fa17ed WYG |
1393 | IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->addresses[0].addr); |
1394 | priv->hw->wiphy->addresses = priv->addresses; | |
1395 | priv->hw->wiphy->n_addresses = 1; | |
b7998c8b | 1396 | num_mac = priv->nvm_data->n_hw_addrs; |
c6fa17ed WYG |
1397 | if (num_mac > 1) { |
1398 | memcpy(priv->addresses[1].addr, priv->addresses[0].addr, | |
1399 | ETH_ALEN); | |
1400 | priv->addresses[1].addr[5]++; | |
1401 | priv->hw->wiphy->n_addresses++; | |
1402 | } | |
316c30d9 | 1403 | |
3dc420be EG |
1404 | /************************ |
1405 | * 4. Setup HW constants | |
1406 | ************************/ | |
1407 | iwl_set_hw_params(priv); | |
1408 | ||
b7998c8b | 1409 | if (!(priv->nvm_data->sku_cap_ipan_enable)) { |
3dc420be EG |
1410 | IWL_DEBUG_INFO(priv, "Your EEPROM disabled PAN"); |
1411 | ucode_flags &= ~IWL_UCODE_TLV_FLAGS_PAN; | |
1412 | /* | |
1413 | * if not PAN, then don't support P2P -- might be a uCode | |
1414 | * packaging bug or due to the eeprom check above | |
1415 | */ | |
1416 | ucode_flags &= ~IWL_UCODE_TLV_FLAGS_P2P; | |
1417 | priv->sta_key_max_num = STA_KEY_MAX_NUM; | |
1418 | trans_cfg.cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM; | |
1419 | ||
1420 | /* Configure transport layer again*/ | |
68e8dfda | 1421 | iwl_trans_configure(priv->trans, &trans_cfg); |
3dc420be EG |
1422 | } |
1423 | ||
316c30d9 | 1424 | /******************* |
3dc420be | 1425 | * 5. Setup priv |
316c30d9 | 1426 | *******************/ |
9eae88fa | 1427 | for (i = 0; i < IWL_MAX_HW_QUEUES; i++) { |
1479177b JB |
1428 | priv->queue_to_mac80211[i] = IWL_INVALID_MAC80211_QUEUE; |
1429 | if (i < IWLAGN_FIRST_AMPDU_QUEUE && | |
1430 | i != IWL_DEFAULT_CMD_QUEUE_NUM && | |
1431 | i != IWL_IPAN_CMD_QUEUE_NUM) | |
1432 | priv->queue_to_mac80211[i] = i; | |
1433 | atomic_set(&priv->queue_stop_count[i], 0); | |
9eae88fa JB |
1434 | } |
1435 | ||
88f10a17 | 1436 | if (iwl_init_drv(priv)) |
399f4900 | 1437 | goto out_free_eeprom; |
88f10a17 | 1438 | |
bf85ea4f | 1439 | /* At this point both hw and priv are initialized. */ |
316c30d9 | 1440 | |
316c30d9 | 1441 | /******************** |
3dc420be | 1442 | * 6. Setup services |
316c30d9 | 1443 | ********************/ |
4e39317d | 1444 | iwl_setup_deferred_work(priv); |
653fa4a0 | 1445 | iwl_setup_rx_handlers(priv); |
316c30d9 | 1446 | |
58d0f361 | 1447 | iwl_power_initialize(priv); |
39b73fb1 | 1448 | iwl_tt_initialize(priv); |
158bea07 | 1449 | |
e211b242 EG |
1450 | snprintf(priv->hw->wiphy->fw_version, |
1451 | sizeof(priv->hw->wiphy->fw_version), | |
1452 | "%s", fw->fw_version); | |
1453 | ||
1454 | priv->new_scan_threshold_behaviour = | |
a78be210 | 1455 | !!(ucode_flags & IWL_UCODE_TLV_FLAGS_NEWSCAN); |
562db532 | 1456 | |
e211b242 EG |
1457 | priv->phy_calib_chain_noise_reset_cmd = |
1458 | fw->ucode_capa.standard_phy_calibration_size; | |
1459 | priv->phy_calib_chain_noise_gain_cmd = | |
1460 | fw->ucode_capa.standard_phy_calibration_size + 1; | |
1461 | ||
1462 | /* initialize all valid contexts */ | |
a78be210 | 1463 | iwl_init_context(priv, ucode_flags); |
e211b242 EG |
1464 | |
1465 | /************************************************** | |
1466 | * This is still part of probe() in a sense... | |
1467 | * | |
3dc420be | 1468 | * 7. Setup and register with mac80211 and debugfs |
e211b242 | 1469 | **************************************************/ |
88f10a17 | 1470 | if (iwlagn_mac_setup_register(priv, &fw->ucode_capa)) |
7d47618a | 1471 | goto out_destroy_workqueue; |
158bea07 | 1472 | |
9da987ac MV |
1473 | if (iwl_dbgfs_register(priv, dbgfs_dir)) |
1474 | goto out_mac80211_unregister; | |
e211b242 | 1475 | |
d0f76d68 | 1476 | return op_mode; |
b481de9c | 1477 | |
9da987ac MV |
1478 | out_mac80211_unregister: |
1479 | iwlagn_mac_unregister(priv); | |
34c1b7ba | 1480 | out_destroy_workqueue: |
273a5768 | 1481 | iwl_tt_exit(priv); |
273a5768 | 1482 | iwl_cancel_deferred_work(priv); |
1ee158d8 JB |
1483 | destroy_workqueue(priv->workqueue); |
1484 | priv->workqueue = NULL; | |
6ba87956 | 1485 | iwl_uninit_drv(priv); |
26a7ca9a JB |
1486 | out_free_eeprom_blob: |
1487 | kfree(priv->eeprom_blob); | |
34c1b7ba | 1488 | out_free_eeprom: |
b7998c8b | 1489 | iwl_free_nvm_data(priv->nvm_data); |
063c5166 | 1490 | out_free_hw: |
d7c76f4c | 1491 | ieee80211_free_hw(priv->hw); |
34c1b7ba | 1492 | out: |
d0f76d68 EG |
1493 | op_mode = NULL; |
1494 | return op_mode; | |
b481de9c ZY |
1495 | } |
1496 | ||
aca86268 | 1497 | static void iwl_op_mode_dvm_stop(struct iwl_op_mode *op_mode) |
b481de9c | 1498 | { |
d0f76d68 EG |
1499 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); |
1500 | ||
e1623446 | 1501 | IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n"); |
b481de9c | 1502 | |
09af1403 | 1503 | iwlagn_mac_unregister(priv); |
c4f55232 | 1504 | |
39b73fb1 WYG |
1505 | iwl_tt_exit(priv); |
1506 | ||
26a7ca9a | 1507 | kfree(priv->eeprom_blob); |
b7998c8b | 1508 | iwl_free_nvm_data(priv->nvm_data); |
b481de9c | 1509 | |
948c171c | 1510 | /*netif_stop_queue(dev); */ |
1ee158d8 | 1511 | flush_workqueue(priv->workqueue); |
948c171c | 1512 | |
ade4c649 | 1513 | /* ieee80211_unregister_hw calls iwlagn_mac_stop, which flushes |
1ee158d8 | 1514 | * priv->workqueue... so we can't take down the workqueue |
b481de9c | 1515 | * until now... */ |
1ee158d8 JB |
1516 | destroy_workqueue(priv->workqueue); |
1517 | priv->workqueue = NULL; | |
b481de9c | 1518 | |
6ba87956 | 1519 | iwl_uninit_drv(priv); |
b481de9c | 1520 | |
77834543 | 1521 | dev_kfree_skb(priv->beacon_skb); |
b481de9c | 1522 | |
218733cf | 1523 | iwl_trans_stop_hw(priv->trans, true); |
b481de9c ZY |
1524 | ieee80211_free_hw(priv->hw); |
1525 | } | |
1526 | ||
2fdfc476 MV |
1527 | static const char * const desc_lookup_text[] = { |
1528 | "OK", | |
1529 | "FAIL", | |
1530 | "BAD_PARAM", | |
1531 | "BAD_CHECKSUM", | |
1532 | "NMI_INTERRUPT_WDG", | |
1533 | "SYSASSERT", | |
1534 | "FATAL_ERROR", | |
1535 | "BAD_COMMAND", | |
1536 | "HW_ERROR_TUNE_LOCK", | |
1537 | "HW_ERROR_TEMPERATURE", | |
1538 | "ILLEGAL_CHAN_FREQ", | |
1539 | "VCC_NOT_STABLE", | |
1540 | "FH_ERROR", | |
1541 | "NMI_INTERRUPT_HOST", | |
1542 | "NMI_INTERRUPT_ACTION_PT", | |
1543 | "NMI_INTERRUPT_UNKNOWN", | |
1544 | "UCODE_VERSION_MISMATCH", | |
1545 | "HW_ERROR_ABS_LOCK", | |
1546 | "HW_ERROR_CAL_LOCK_FAIL", | |
1547 | "NMI_INTERRUPT_INST_ACTION_PT", | |
1548 | "NMI_INTERRUPT_DATA_ACTION_PT", | |
1549 | "NMI_TRM_HW_ER", | |
1550 | "NMI_INTERRUPT_TRM", | |
1551 | "NMI_INTERRUPT_BREAK_POINT", | |
1552 | "DEBUG_0", | |
1553 | "DEBUG_1", | |
1554 | "DEBUG_2", | |
1555 | "DEBUG_3", | |
1556 | }; | |
1557 | ||
1558 | static struct { char *name; u8 num; } advanced_lookup[] = { | |
1559 | { "NMI_INTERRUPT_WDG", 0x34 }, | |
1560 | { "SYSASSERT", 0x35 }, | |
1561 | { "UCODE_VERSION_MISMATCH", 0x37 }, | |
1562 | { "BAD_COMMAND", 0x38 }, | |
1563 | { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C }, | |
1564 | { "FATAL_ERROR", 0x3D }, | |
1565 | { "NMI_TRM_HW_ERR", 0x46 }, | |
1566 | { "NMI_INTERRUPT_TRM", 0x4C }, | |
1567 | { "NMI_INTERRUPT_BREAK_POINT", 0x54 }, | |
1568 | { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C }, | |
1569 | { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 }, | |
1570 | { "NMI_INTERRUPT_HOST", 0x66 }, | |
1571 | { "NMI_INTERRUPT_ACTION_PT", 0x7C }, | |
1572 | { "NMI_INTERRUPT_UNKNOWN", 0x84 }, | |
1573 | { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 }, | |
1574 | { "ADVANCED_SYSASSERT", 0 }, | |
1575 | }; | |
1576 | ||
1577 | static const char *desc_lookup(u32 num) | |
1578 | { | |
1579 | int i; | |
1580 | int max = ARRAY_SIZE(desc_lookup_text); | |
1581 | ||
1582 | if (num < max) | |
1583 | return desc_lookup_text[num]; | |
1584 | ||
1585 | max = ARRAY_SIZE(advanced_lookup) - 1; | |
1586 | for (i = 0; i < max; i++) { | |
1587 | if (advanced_lookup[i].num == num) | |
1588 | break; | |
1589 | } | |
1590 | return advanced_lookup[i].name; | |
1591 | } | |
1592 | ||
1593 | #define ERROR_START_OFFSET (1 * sizeof(u32)) | |
1594 | #define ERROR_ELEM_SIZE (7 * sizeof(u32)) | |
1595 | ||
1596 | static void iwl_dump_nic_error_log(struct iwl_priv *priv) | |
1597 | { | |
68e8dfda | 1598 | struct iwl_trans *trans = priv->trans; |
2fdfc476 MV |
1599 | u32 base; |
1600 | struct iwl_error_event_table table; | |
1601 | ||
1602 | base = priv->device_pointers.error_event_table; | |
a42506eb | 1603 | if (priv->cur_ucode == IWL_UCODE_INIT) { |
2fdfc476 | 1604 | if (!base) |
e3ec26de | 1605 | base = priv->fw->init_errlog_ptr; |
2fdfc476 MV |
1606 | } else { |
1607 | if (!base) | |
e3ec26de | 1608 | base = priv->fw->inst_errlog_ptr; |
2fdfc476 MV |
1609 | } |
1610 | ||
1611 | if (!iwlagn_hw_valid_rtc_data_addr(base)) { | |
1612 | IWL_ERR(priv, | |
1613 | "Not valid error log pointer 0x%08X for %s uCode\n", | |
1614 | base, | |
a42506eb | 1615 | (priv->cur_ucode == IWL_UCODE_INIT) |
2fdfc476 MV |
1616 | ? "Init" : "RT"); |
1617 | return; | |
1618 | } | |
1619 | ||
1620 | /*TODO: Update dbgfs with ISR error stats obtained below */ | |
4fd442db | 1621 | iwl_trans_read_mem_bytes(trans, base, &table, sizeof(table)); |
2fdfc476 MV |
1622 | |
1623 | if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) { | |
1624 | IWL_ERR(trans, "Start IWL Error Log Dump:\n"); | |
1625 | IWL_ERR(trans, "Status: 0x%08lX, count: %d\n", | |
74fda971 | 1626 | priv->status, table.valid); |
2fdfc476 MV |
1627 | } |
1628 | ||
1629 | trace_iwlwifi_dev_ucode_error(trans->dev, table.error_id, table.tsf_low, | |
1630 | table.data1, table.data2, table.line, | |
1631 | table.blink1, table.blink2, table.ilink1, | |
1632 | table.ilink2, table.bcon_time, table.gp1, | |
1633 | table.gp2, table.gp3, table.ucode_ver, | |
1634 | table.hw_ver, table.brd_ver); | |
1635 | IWL_ERR(priv, "0x%08X | %-28s\n", table.error_id, | |
1636 | desc_lookup(table.error_id)); | |
1637 | IWL_ERR(priv, "0x%08X | uPc\n", table.pc); | |
1638 | IWL_ERR(priv, "0x%08X | branchlink1\n", table.blink1); | |
1639 | IWL_ERR(priv, "0x%08X | branchlink2\n", table.blink2); | |
1640 | IWL_ERR(priv, "0x%08X | interruptlink1\n", table.ilink1); | |
1641 | IWL_ERR(priv, "0x%08X | interruptlink2\n", table.ilink2); | |
1642 | IWL_ERR(priv, "0x%08X | data1\n", table.data1); | |
1643 | IWL_ERR(priv, "0x%08X | data2\n", table.data2); | |
1644 | IWL_ERR(priv, "0x%08X | line\n", table.line); | |
1645 | IWL_ERR(priv, "0x%08X | beacon time\n", table.bcon_time); | |
1646 | IWL_ERR(priv, "0x%08X | tsf low\n", table.tsf_low); | |
1647 | IWL_ERR(priv, "0x%08X | tsf hi\n", table.tsf_hi); | |
1648 | IWL_ERR(priv, "0x%08X | time gp1\n", table.gp1); | |
1649 | IWL_ERR(priv, "0x%08X | time gp2\n", table.gp2); | |
1650 | IWL_ERR(priv, "0x%08X | time gp3\n", table.gp3); | |
1651 | IWL_ERR(priv, "0x%08X | uCode version\n", table.ucode_ver); | |
1652 | IWL_ERR(priv, "0x%08X | hw version\n", table.hw_ver); | |
1653 | IWL_ERR(priv, "0x%08X | board version\n", table.brd_ver); | |
1654 | IWL_ERR(priv, "0x%08X | hcmd\n", table.hcmd); | |
1655 | IWL_ERR(priv, "0x%08X | isr0\n", table.isr0); | |
1656 | IWL_ERR(priv, "0x%08X | isr1\n", table.isr1); | |
1657 | IWL_ERR(priv, "0x%08X | isr2\n", table.isr2); | |
1658 | IWL_ERR(priv, "0x%08X | isr3\n", table.isr3); | |
1659 | IWL_ERR(priv, "0x%08X | isr4\n", table.isr4); | |
1660 | IWL_ERR(priv, "0x%08X | isr_pref\n", table.isr_pref); | |
1661 | IWL_ERR(priv, "0x%08X | wait_event\n", table.wait_event); | |
1662 | IWL_ERR(priv, "0x%08X | l2p_control\n", table.l2p_control); | |
1663 | IWL_ERR(priv, "0x%08X | l2p_duration\n", table.l2p_duration); | |
1664 | IWL_ERR(priv, "0x%08X | l2p_mhvalid\n", table.l2p_mhvalid); | |
1665 | IWL_ERR(priv, "0x%08X | l2p_addr_match\n", table.l2p_addr_match); | |
1666 | IWL_ERR(priv, "0x%08X | lmpm_pmg_sel\n", table.lmpm_pmg_sel); | |
1667 | IWL_ERR(priv, "0x%08X | timestamp\n", table.u_timestamp); | |
1668 | IWL_ERR(priv, "0x%08X | flow_handler\n", table.flow_handler); | |
1669 | } | |
1670 | ||
1671 | #define EVENT_START_OFFSET (4 * sizeof(u32)) | |
1672 | ||
1673 | /** | |
1674 | * iwl_print_event_log - Dump error event log to syslog | |
1675 | * | |
1676 | */ | |
1677 | static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx, | |
1678 | u32 num_events, u32 mode, | |
1679 | int pos, char **buf, size_t bufsz) | |
1680 | { | |
1681 | u32 i; | |
1682 | u32 base; /* SRAM byte address of event log header */ | |
1683 | u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */ | |
1684 | u32 ptr; /* SRAM byte address of log data */ | |
1685 | u32 ev, time, data; /* event log data */ | |
1686 | unsigned long reg_flags; | |
1687 | ||
68e8dfda | 1688 | struct iwl_trans *trans = priv->trans; |
2fdfc476 MV |
1689 | |
1690 | if (num_events == 0) | |
1691 | return pos; | |
1692 | ||
1693 | base = priv->device_pointers.log_event_table; | |
a42506eb | 1694 | if (priv->cur_ucode == IWL_UCODE_INIT) { |
2fdfc476 | 1695 | if (!base) |
e3ec26de | 1696 | base = priv->fw->init_evtlog_ptr; |
2fdfc476 MV |
1697 | } else { |
1698 | if (!base) | |
e3ec26de | 1699 | base = priv->fw->inst_evtlog_ptr; |
2fdfc476 MV |
1700 | } |
1701 | ||
1702 | if (mode == 0) | |
1703 | event_size = 2 * sizeof(u32); | |
1704 | else | |
1705 | event_size = 3 * sizeof(u32); | |
1706 | ||
1707 | ptr = base + EVENT_START_OFFSET + (start_idx * event_size); | |
1708 | ||
1709 | /* Make sure device is powered up for SRAM reads */ | |
e56b04ef LE |
1710 | if (!iwl_trans_grab_nic_access(trans, false, ®_flags)) |
1711 | return pos; | |
2fdfc476 MV |
1712 | |
1713 | /* Set starting address; reads will auto-increment */ | |
1714 | iwl_write32(trans, HBUS_TARG_MEM_RADDR, ptr); | |
1715 | ||
1716 | /* "time" is actually "data" for mode 0 (no timestamp). | |
1717 | * place event id # at far right for easier visual parsing. */ | |
1718 | for (i = 0; i < num_events; i++) { | |
1719 | ev = iwl_read32(trans, HBUS_TARG_MEM_RDAT); | |
1720 | time = iwl_read32(trans, HBUS_TARG_MEM_RDAT); | |
1721 | if (mode == 0) { | |
1722 | /* data, ev */ | |
1723 | if (bufsz) { | |
1724 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1725 | "EVT_LOG:0x%08x:%04u\n", | |
1726 | time, ev); | |
1727 | } else { | |
1728 | trace_iwlwifi_dev_ucode_event(trans->dev, 0, | |
1729 | time, ev); | |
1730 | IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n", | |
1731 | time, ev); | |
1732 | } | |
1733 | } else { | |
1734 | data = iwl_read32(trans, HBUS_TARG_MEM_RDAT); | |
1735 | if (bufsz) { | |
1736 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1737 | "EVT_LOGT:%010u:0x%08x:%04u\n", | |
1738 | time, data, ev); | |
1739 | } else { | |
1740 | IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n", | |
1741 | time, data, ev); | |
1742 | trace_iwlwifi_dev_ucode_event(trans->dev, time, | |
1743 | data, ev); | |
1744 | } | |
1745 | } | |
1746 | } | |
1747 | ||
1748 | /* Allow device to power down */ | |
e56b04ef | 1749 | iwl_trans_release_nic_access(trans, ®_flags); |
2fdfc476 MV |
1750 | return pos; |
1751 | } | |
1752 | ||
1753 | /** | |
1754 | * iwl_print_last_event_logs - Dump the newest # of event log to syslog | |
1755 | */ | |
1756 | static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity, | |
1757 | u32 num_wraps, u32 next_entry, | |
1758 | u32 size, u32 mode, | |
1759 | int pos, char **buf, size_t bufsz) | |
1760 | { | |
1761 | /* | |
1762 | * display the newest DEFAULT_LOG_ENTRIES entries | |
1763 | * i.e the entries just before the next ont that uCode would fill. | |
1764 | */ | |
1765 | if (num_wraps) { | |
1766 | if (next_entry < size) { | |
1767 | pos = iwl_print_event_log(priv, | |
1768 | capacity - (size - next_entry), | |
1769 | size - next_entry, mode, | |
1770 | pos, buf, bufsz); | |
1771 | pos = iwl_print_event_log(priv, 0, | |
1772 | next_entry, mode, | |
1773 | pos, buf, bufsz); | |
1774 | } else | |
1775 | pos = iwl_print_event_log(priv, next_entry - size, | |
1776 | size, mode, pos, buf, bufsz); | |
1777 | } else { | |
1778 | if (next_entry < size) { | |
1779 | pos = iwl_print_event_log(priv, 0, next_entry, | |
1780 | mode, pos, buf, bufsz); | |
1781 | } else { | |
1782 | pos = iwl_print_event_log(priv, next_entry - size, | |
1783 | size, mode, pos, buf, bufsz); | |
1784 | } | |
1785 | } | |
1786 | return pos; | |
1787 | } | |
1788 | ||
1789 | #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20) | |
1790 | ||
1791 | int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log, | |
a6db0061 | 1792 | char **buf) |
2fdfc476 MV |
1793 | { |
1794 | u32 base; /* SRAM byte address of event log header */ | |
1795 | u32 capacity; /* event log capacity in # entries */ | |
1796 | u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */ | |
1797 | u32 num_wraps; /* # times uCode wrapped to top of log */ | |
1798 | u32 next_entry; /* index of next entry to be written by uCode */ | |
1799 | u32 size; /* # entries that we'll print */ | |
1800 | u32 logsize; | |
1801 | int pos = 0; | |
1802 | size_t bufsz = 0; | |
68e8dfda | 1803 | struct iwl_trans *trans = priv->trans; |
2fdfc476 MV |
1804 | |
1805 | base = priv->device_pointers.log_event_table; | |
a42506eb | 1806 | if (priv->cur_ucode == IWL_UCODE_INIT) { |
e3ec26de | 1807 | logsize = priv->fw->init_evtlog_size; |
2fdfc476 | 1808 | if (!base) |
e3ec26de | 1809 | base = priv->fw->init_evtlog_ptr; |
2fdfc476 | 1810 | } else { |
e3ec26de | 1811 | logsize = priv->fw->inst_evtlog_size; |
2fdfc476 | 1812 | if (!base) |
e3ec26de | 1813 | base = priv->fw->inst_evtlog_ptr; |
2fdfc476 MV |
1814 | } |
1815 | ||
1816 | if (!iwlagn_hw_valid_rtc_data_addr(base)) { | |
1817 | IWL_ERR(priv, | |
1818 | "Invalid event log pointer 0x%08X for %s uCode\n", | |
1819 | base, | |
a42506eb | 1820 | (priv->cur_ucode == IWL_UCODE_INIT) |
2fdfc476 MV |
1821 | ? "Init" : "RT"); |
1822 | return -EINVAL; | |
1823 | } | |
1824 | ||
1825 | /* event log header */ | |
4fd442db EG |
1826 | capacity = iwl_trans_read_mem32(trans, base); |
1827 | mode = iwl_trans_read_mem32(trans, base + (1 * sizeof(u32))); | |
1828 | num_wraps = iwl_trans_read_mem32(trans, base + (2 * sizeof(u32))); | |
1829 | next_entry = iwl_trans_read_mem32(trans, base + (3 * sizeof(u32))); | |
2fdfc476 MV |
1830 | |
1831 | if (capacity > logsize) { | |
1832 | IWL_ERR(priv, "Log capacity %d is bogus, limit to %d " | |
1833 | "entries\n", capacity, logsize); | |
1834 | capacity = logsize; | |
1835 | } | |
1836 | ||
1837 | if (next_entry > logsize) { | |
1838 | IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n", | |
1839 | next_entry, logsize); | |
1840 | next_entry = logsize; | |
1841 | } | |
1842 | ||
1843 | size = num_wraps ? capacity : next_entry; | |
1844 | ||
1845 | /* bail out if nothing in log */ | |
1846 | if (size == 0) { | |
1847 | IWL_ERR(trans, "Start IWL Event Log Dump: nothing in log\n"); | |
1848 | return pos; | |
1849 | } | |
1850 | ||
2fdfc476 MV |
1851 | if (!(iwl_have_debug_level(IWL_DL_FW_ERRORS)) && !full_log) |
1852 | size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES) | |
1853 | ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size; | |
2fdfc476 MV |
1854 | IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n", |
1855 | size); | |
1856 | ||
1857 | #ifdef CONFIG_IWLWIFI_DEBUG | |
a6db0061 | 1858 | if (buf) { |
2fdfc476 MV |
1859 | if (full_log) |
1860 | bufsz = capacity * 48; | |
1861 | else | |
1862 | bufsz = size * 48; | |
1863 | *buf = kmalloc(bufsz, GFP_KERNEL); | |
1864 | if (!*buf) | |
1865 | return -ENOMEM; | |
1866 | } | |
1867 | if (iwl_have_debug_level(IWL_DL_FW_ERRORS) || full_log) { | |
1868 | /* | |
1869 | * if uCode has wrapped back to top of log, | |
1870 | * start at the oldest entry, | |
1871 | * i.e the next one that uCode would fill. | |
1872 | */ | |
1873 | if (num_wraps) | |
1874 | pos = iwl_print_event_log(priv, next_entry, | |
1875 | capacity - next_entry, mode, | |
1876 | pos, buf, bufsz); | |
1877 | /* (then/else) start at top of log */ | |
1878 | pos = iwl_print_event_log(priv, 0, | |
1879 | next_entry, mode, pos, buf, bufsz); | |
1880 | } else | |
1881 | pos = iwl_print_last_event_logs(priv, capacity, num_wraps, | |
1882 | next_entry, size, mode, | |
1883 | pos, buf, bufsz); | |
1884 | #else | |
1885 | pos = iwl_print_last_event_logs(priv, capacity, num_wraps, | |
1886 | next_entry, size, mode, | |
1887 | pos, buf, bufsz); | |
1888 | #endif | |
1889 | return pos; | |
1890 | } | |
1891 | ||
193219cf MV |
1892 | static void iwlagn_fw_error(struct iwl_priv *priv, bool ondemand) |
1893 | { | |
1894 | unsigned int reload_msec; | |
1895 | unsigned long reload_jiffies; | |
1896 | ||
193219cf MV |
1897 | if (iwl_have_debug_level(IWL_DL_FW_ERRORS)) |
1898 | iwl_print_rx_config_cmd(priv, IWL_RXON_CTX_BSS); | |
193219cf MV |
1899 | |
1900 | /* uCode is no longer loaded. */ | |
1901 | priv->ucode_loaded = false; | |
1902 | ||
1903 | /* Set the FW error flag -- cleared on iwl_down */ | |
1904 | set_bit(STATUS_FW_ERROR, &priv->status); | |
1905 | ||
193219cf MV |
1906 | iwl_abort_notification_waits(&priv->notif_wait); |
1907 | ||
1908 | /* Keep the restart process from trying to send host | |
1909 | * commands by clearing the ready bit */ | |
1910 | clear_bit(STATUS_READY, &priv->status); | |
1911 | ||
193219cf MV |
1912 | if (!ondemand) { |
1913 | /* | |
1914 | * If firmware keep reloading, then it indicate something | |
1915 | * serious wrong and firmware having problem to recover | |
1916 | * from it. Instead of keep trying which will fill the syslog | |
1917 | * and hang the system, let's just stop it | |
1918 | */ | |
1919 | reload_jiffies = jiffies; | |
1920 | reload_msec = jiffies_to_msecs((long) reload_jiffies - | |
1921 | (long) priv->reload_jiffies); | |
1922 | priv->reload_jiffies = reload_jiffies; | |
1923 | if (reload_msec <= IWL_MIN_RELOAD_DURATION) { | |
1924 | priv->reload_count++; | |
1925 | if (priv->reload_count >= IWL_MAX_CONTINUE_RELOAD_CNT) { | |
1926 | IWL_ERR(priv, "BUG_ON, Stop restarting\n"); | |
1927 | return; | |
1928 | } | |
1929 | } else | |
1930 | priv->reload_count = 0; | |
1931 | } | |
1932 | ||
1933 | if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) { | |
65de7e84 | 1934 | if (iwlwifi_mod_params.restart_fw) { |
193219cf MV |
1935 | IWL_DEBUG_FW_ERRORS(priv, |
1936 | "Restarting adapter due to uCode error.\n"); | |
1937 | queue_work(priv->workqueue, &priv->restart); | |
1938 | } else | |
1939 | IWL_DEBUG_FW_ERRORS(priv, | |
1940 | "Detected FW error, but not restarting\n"); | |
1941 | } | |
1942 | } | |
1943 | ||
aca86268 | 1944 | static void iwl_nic_error(struct iwl_op_mode *op_mode) |
19469f47 MV |
1945 | { |
1946 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1947 | ||
2fdfc476 | 1948 | IWL_ERR(priv, "Loaded firmware version: %s\n", |
e3ec26de | 1949 | priv->fw->fw_version); |
2fdfc476 MV |
1950 | |
1951 | iwl_dump_nic_error_log(priv); | |
a6db0061 | 1952 | iwl_dump_nic_event_log(priv, false, NULL); |
2fdfc476 | 1953 | |
19469f47 MV |
1954 | iwlagn_fw_error(priv, false); |
1955 | } | |
1956 | ||
aca86268 | 1957 | static void iwl_cmd_queue_full(struct iwl_op_mode *op_mode) |
0e781842 JB |
1958 | { |
1959 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1960 | ||
1961 | if (!iwl_check_for_ct_kill(priv)) { | |
1962 | IWL_ERR(priv, "Restarting adapter queue is full\n"); | |
b7e21bf0 | 1963 | iwlagn_fw_error(priv, false); |
0e781842 JB |
1964 | } |
1965 | } | |
1966 | ||
1280d428 JB |
1967 | #define EEPROM_RF_CONFIG_TYPE_MAX 0x3 |
1968 | ||
aca86268 | 1969 | static void iwl_nic_config(struct iwl_op_mode *op_mode) |
ecdb975c JB |
1970 | { |
1971 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1972 | ||
08838cde | 1973 | /* SKU Control */ |
e139dc4a LE |
1974 | iwl_trans_set_bits_mask(priv->trans, CSR_HW_IF_CONFIG_REG, |
1975 | CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH | | |
1976 | CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP, | |
1977 | (CSR_HW_REV_STEP(priv->trans->hw_rev) << | |
1978 | CSR_HW_IF_CONFIG_REG_POS_MAC_STEP) | | |
1979 | (CSR_HW_REV_DASH(priv->trans->hw_rev) << | |
1980 | CSR_HW_IF_CONFIG_REG_POS_MAC_DASH)); | |
08838cde | 1981 | |
1280d428 | 1982 | /* write radio config values to register */ |
b7998c8b | 1983 | if (priv->nvm_data->radio_cfg_type <= EEPROM_RF_CONFIG_TYPE_MAX) { |
1280d428 | 1984 | u32 reg_val = |
b7998c8b | 1985 | priv->nvm_data->radio_cfg_type << |
1280d428 | 1986 | CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE | |
b7998c8b | 1987 | priv->nvm_data->radio_cfg_step << |
1280d428 | 1988 | CSR_HW_IF_CONFIG_REG_POS_PHY_STEP | |
b7998c8b | 1989 | priv->nvm_data->radio_cfg_dash << |
1280d428 JB |
1990 | CSR_HW_IF_CONFIG_REG_POS_PHY_DASH; |
1991 | ||
e139dc4a LE |
1992 | iwl_trans_set_bits_mask(priv->trans, CSR_HW_IF_CONFIG_REG, |
1993 | CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE | | |
1994 | CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP | | |
1995 | CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH, | |
1996 | reg_val); | |
1280d428 JB |
1997 | |
1998 | IWL_INFO(priv, "Radio type=0x%x-0x%x-0x%x\n", | |
b7998c8b EL |
1999 | priv->nvm_data->radio_cfg_type, |
2000 | priv->nvm_data->radio_cfg_step, | |
2001 | priv->nvm_data->radio_cfg_dash); | |
1280d428 JB |
2002 | } else { |
2003 | WARN_ON(1); | |
2004 | } | |
2005 | ||
2006 | /* set CSR_HW_CONFIG_REG for uCode use */ | |
2007 | iwl_set_bit(priv->trans, CSR_HW_IF_CONFIG_REG, | |
2008 | CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI | | |
2009 | CSR_HW_IF_CONFIG_REG_BIT_MAC_SI); | |
2010 | ||
dada03ca EG |
2011 | /* W/A : NIC is stuck in a reset state after Early PCIe power off |
2012 | * (PCIe power is lost before PERST# is asserted), | |
2013 | * causing ME FW to lose ownership and not being able to obtain it back. | |
2014 | */ | |
2015 | iwl_set_bits_mask_prph(priv->trans, APMG_PS_CTRL_REG, | |
2016 | APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS, | |
2017 | ~APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS); | |
2018 | ||
2019 | if (priv->lib->nic_config) | |
2020 | priv->lib->nic_config(priv); | |
ecdb975c JB |
2021 | } |
2022 | ||
8a8bbdb4 DF |
2023 | static void iwl_wimax_active(struct iwl_op_mode *op_mode) |
2024 | { | |
2025 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
2026 | ||
2027 | clear_bit(STATUS_READY, &priv->status); | |
2028 | IWL_ERR(priv, "RF is used by WiMAX\n"); | |
2029 | } | |
2030 | ||
aca86268 | 2031 | static void iwl_stop_sw_queue(struct iwl_op_mode *op_mode, int queue) |
e755f882 JB |
2032 | { |
2033 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1479177b | 2034 | int mq = priv->queue_to_mac80211[queue]; |
9eae88fa | 2035 | |
1479177b | 2036 | if (WARN_ON_ONCE(mq == IWL_INVALID_MAC80211_QUEUE)) |
9eae88fa JB |
2037 | return; |
2038 | ||
1479177b | 2039 | if (atomic_inc_return(&priv->queue_stop_count[mq]) > 1) { |
9eae88fa | 2040 | IWL_DEBUG_TX_QUEUES(priv, |
1479177b JB |
2041 | "queue %d (mac80211 %d) already stopped\n", |
2042 | queue, mq); | |
9eae88fa JB |
2043 | return; |
2044 | } | |
e755f882 | 2045 | |
1479177b JB |
2046 | set_bit(mq, &priv->transport_queue_stop); |
2047 | ieee80211_stop_queue(priv->hw, mq); | |
e755f882 JB |
2048 | } |
2049 | ||
aca86268 | 2050 | static void iwl_wake_sw_queue(struct iwl_op_mode *op_mode, int queue) |
e755f882 JB |
2051 | { |
2052 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1479177b | 2053 | int mq = priv->queue_to_mac80211[queue]; |
9eae88fa | 2054 | |
1479177b | 2055 | if (WARN_ON_ONCE(mq == IWL_INVALID_MAC80211_QUEUE)) |
9eae88fa JB |
2056 | return; |
2057 | ||
1479177b | 2058 | if (atomic_dec_return(&priv->queue_stop_count[mq]) > 0) { |
9eae88fa | 2059 | IWL_DEBUG_TX_QUEUES(priv, |
1479177b JB |
2060 | "queue %d (mac80211 %d) already awake\n", |
2061 | queue, mq); | |
9eae88fa JB |
2062 | return; |
2063 | } | |
e755f882 | 2064 | |
1479177b | 2065 | clear_bit(mq, &priv->transport_queue_stop); |
e755f882 JB |
2066 | |
2067 | if (!priv->passive_no_rx) | |
1479177b | 2068 | ieee80211_wake_queue(priv->hw, mq); |
e755f882 JB |
2069 | } |
2070 | ||
2071 | void iwlagn_lift_passive_no_rx(struct iwl_priv *priv) | |
2072 | { | |
1479177b | 2073 | int mq; |
e755f882 JB |
2074 | |
2075 | if (!priv->passive_no_rx) | |
2076 | return; | |
2077 | ||
1479177b JB |
2078 | for (mq = 0; mq < IWLAGN_FIRST_AMPDU_QUEUE; mq++) { |
2079 | if (!test_bit(mq, &priv->transport_queue_stop)) { | |
2080 | IWL_DEBUG_TX_QUEUES(priv, "Wake queue %d", mq); | |
2081 | ieee80211_wake_queue(priv->hw, mq); | |
3251715d | 2082 | } else { |
1479177b | 2083 | IWL_DEBUG_TX_QUEUES(priv, "Don't wake queue %d", mq); |
3251715d | 2084 | } |
e755f882 JB |
2085 | } |
2086 | ||
2087 | priv->passive_no_rx = false; | |
2088 | } | |
2089 | ||
aca86268 | 2090 | static void iwl_free_skb(struct iwl_op_mode *op_mode, struct sk_buff *skb) |
ae625db3 | 2091 | { |
59c647b6 | 2092 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); |
ae625db3 MV |
2093 | struct ieee80211_tx_info *info; |
2094 | ||
2095 | info = IEEE80211_SKB_CB(skb); | |
59c647b6 | 2096 | iwl_trans_free_tx_cmd(priv->trans, info->driver_data[1]); |
31df3bb7 | 2097 | ieee80211_free_txskb(priv->hw, skb); |
ae625db3 MV |
2098 | } |
2099 | ||
aca86268 | 2100 | static void iwl_set_hw_rfkill_state(struct iwl_op_mode *op_mode, bool state) |
a297d95d MV |
2101 | { |
2102 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
2103 | ||
2104 | if (state) | |
2105 | set_bit(STATUS_RF_KILL_HW, &priv->status); | |
2106 | else | |
2107 | clear_bit(STATUS_RF_KILL_HW, &priv->status); | |
2108 | ||
2109 | wiphy_rfkill_set_hw_state(priv->hw->wiphy, state); | |
2110 | } | |
2111 | ||
b1abedad | 2112 | static const struct iwl_op_mode_ops iwl_dvm_ops = { |
d0f76d68 EG |
2113 | .start = iwl_op_mode_dvm_start, |
2114 | .stop = iwl_op_mode_dvm_stop, | |
db70f290 | 2115 | .rx = iwl_rx_dispatch, |
02e38358 EG |
2116 | .queue_full = iwl_stop_sw_queue, |
2117 | .queue_not_full = iwl_wake_sw_queue, | |
7120d989 | 2118 | .hw_rf_kill = iwl_set_hw_rfkill_state, |
ed277c93 | 2119 | .free_skb = iwl_free_skb, |
bcb9321c | 2120 | .nic_error = iwl_nic_error, |
0e781842 | 2121 | .cmd_queue_full = iwl_cmd_queue_full, |
ecdb975c | 2122 | .nic_config = iwl_nic_config, |
8a8bbdb4 | 2123 | .wimax_active = iwl_wimax_active, |
d0f76d68 | 2124 | }; |
b481de9c ZY |
2125 | |
2126 | /***************************************************************************** | |
2127 | * | |
2128 | * driver and module entry point | |
2129 | * | |
2130 | *****************************************************************************/ | |
5b9f8cd3 | 2131 | static int __init iwl_init(void) |
b481de9c ZY |
2132 | { |
2133 | ||
2134 | int ret; | |
897e1cf2 | 2135 | |
e227ceac | 2136 | ret = iwlagn_rate_control_register(); |
897e1cf2 | 2137 | if (ret) { |
c96c31e4 | 2138 | pr_err("Unable to register rate control algorithm: %d\n", ret); |
59c647b6 | 2139 | return ret; |
897e1cf2 RC |
2140 | } |
2141 | ||
cc5f7e39 DF |
2142 | ret = iwl_opmode_register("iwldvm", &iwl_dvm_ops); |
2143 | if (ret) { | |
2144 | pr_err("Unable to register op_mode: %d\n", ret); | |
59c647b6 | 2145 | iwlagn_rate_control_unregister(); |
cc5f7e39 | 2146 | } |
897e1cf2 | 2147 | |
897e1cf2 | 2148 | return ret; |
b481de9c | 2149 | } |
cc5f7e39 | 2150 | module_init(iwl_init); |
b481de9c | 2151 | |
5b9f8cd3 | 2152 | static void __exit iwl_exit(void) |
b481de9c | 2153 | { |
cc5f7e39 | 2154 | iwl_opmode_deregister("iwldvm"); |
e227ceac | 2155 | iwlagn_rate_control_unregister(); |
b481de9c | 2156 | } |
5b9f8cd3 | 2157 | module_exit(iwl_exit); |