projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
iwlwifi: kzalloc txb array
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / iwl-3945.c
CommitLineData
b481de9c
ZY		 1/******************************************************************************
2 *
1f447808 3 * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
b481de9c
ZY		 4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of version 2 of the GNU General Public License as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc.,
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
17 *
18 * The full GNU General Public License is included in this distribution in the
19 * file called LICENSE.
20 *
21 * Contact Information:
759ef89f 22 * Intel Linux Wireless <ilw@linux.intel.com>
b481de9c
ZY		 23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 *****************************************************************************/
26
27#include <linux/kernel.h>
28#include <linux/module.h>
b481de9c 29#include <linux/init.h>
5a0e3ad6 30#include <linux/slab.h>
b481de9c
ZY		 31#include <linux/pci.h>
32#include <linux/dma-mapping.h>
33#include <linux/delay.h>
d43c36dc 34#include <linux/sched.h>
b481de9c
ZY		 35#include <linux/skbuff.h>
36#include <linux/netdevice.h>
37#include <linux/wireless.h>
38#include <linux/firmware.h>
b481de9c 39#include <linux/etherdevice.h>
12342c47
ZY		 40#include <asm/unaligned.h>
41#include <net/mac80211.h>
b481de9c 42
dbb6654c 43#include "iwl-fh.h"
bddadf86 44#include "iwl-3945-fh.h"
600c0e11 45#include "iwl-commands.h"
17f841cd 46#include "iwl-sta.h"
b481de9c 47#include "iwl-3945.h"
e6148917 48#include "iwl-eeprom.h"
5747d47f 49#include "iwl-core.h"
4a6547c7 50#include "iwl-helpers.h"
e932a609
JB		 51#include "iwl-led.h"
52#include "iwl-3945-led.h"
17f36fc6 53#include "iwl-3945-debugfs.h"
b481de9c
ZY		 54
55#define IWL_DECLARE_RATE_INFO(r, ip, in, rp, rn, pp, np) \
56 [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
57 IWL_RATE_##r##M_IEEE, \
58 IWL_RATE_##ip##M_INDEX, \
59 IWL_RATE_##in##M_INDEX, \
60 IWL_RATE_##rp##M_INDEX, \
61 IWL_RATE_##rn##M_INDEX, \
62 IWL_RATE_##pp##M_INDEX, \
14577f23
MA		 63 IWL_RATE_##np##M_INDEX, \
64 IWL_RATE_##r##M_INDEX_TABLE, \
65 IWL_RATE_##ip##M_INDEX_TABLE }
b481de9c
ZY		 66
67/*
68 * Parameter order:
69 * rate, prev rate, next rate, prev tgg rate, next tgg rate
70 *
71 * If there isn't a valid next or previous rate then INV is used which
72 * maps to IWL_RATE_INVALID
73 *
74 */
d9829a67 75const struct iwl3945_rate_info iwl3945_rates[IWL_RATE_COUNT_3945] = {
14577f23
MA		 76 IWL_DECLARE_RATE_INFO(1, INV, 2, INV, 2, INV, 2), /* 1mbps */
77 IWL_DECLARE_RATE_INFO(2, 1, 5, 1, 5, 1, 5), /* 2mbps */
78 IWL_DECLARE_RATE_INFO(5, 2, 6, 2, 11, 2, 11), /*5.5mbps */
79 IWL_DECLARE_RATE_INFO(11, 9, 12, 5, 12, 5, 18), /* 11mbps */
b481de9c
ZY		 80 IWL_DECLARE_RATE_INFO(6, 5, 9, 5, 11, 5, 11), /* 6mbps */
81 IWL_DECLARE_RATE_INFO(9, 6, 11, 5, 11, 5, 11), /* 9mbps */
82 IWL_DECLARE_RATE_INFO(12, 11, 18, 11, 18, 11, 18), /* 12mbps */
83 IWL_DECLARE_RATE_INFO(18, 12, 24, 12, 24, 11, 24), /* 18mbps */
84 IWL_DECLARE_RATE_INFO(24, 18, 36, 18, 36, 18, 36), /* 24mbps */
85 IWL_DECLARE_RATE_INFO(36, 24, 48, 24, 48, 24, 48), /* 36mbps */
86 IWL_DECLARE_RATE_INFO(48, 36, 54, 36, 54, 36, 54), /* 48mbps */
87 IWL_DECLARE_RATE_INFO(54, 48, INV, 48, INV, 48, INV),/* 54mbps */
b481de9c
ZY		 88};
89
bb8c093b 90/* 1 = enable the iwl3945_disable_events() function */
b481de9c
ZY		 91#define IWL_EVT_DISABLE (0)
92#define IWL_EVT_DISABLE_SIZE (1532/32)
93
94/**
bb8c093b 95 * iwl3945_disable_events - Disable selected events in uCode event log
b481de9c
ZY		 96 *
97 * Disable an event by writing "1"s into "disable"
98 * bitmap in SRAM. Bit position corresponds to Event # (id/type).
99 * Default values of 0 enable uCode events to be logged.
100 * Use for only special debugging. This function is just a placeholder as-is,
101 * you'll need to provide the special bits! ...
102 * ... and set IWL_EVT_DISABLE to 1. */
4a8a4322 103void iwl3945_disable_events(struct iwl_priv *priv)
b481de9c 104{
b481de9c
ZY		 105 int i;
106 u32 base; /* SRAM address of event log header */
107 u32 disable_ptr; /* SRAM address of event-disable bitmap array */
108 u32 array_size; /* # of u32 entries in array */
109 u32 evt_disable[IWL_EVT_DISABLE_SIZE] = {
110 0x00000000, /* 31 - 0 Event id numbers */
111 0x00000000, /* 63 - 32 */
112 0x00000000, /* 95 - 64 */
113 0x00000000, /* 127 - 96 */
114 0x00000000, /* 159 - 128 */
115 0x00000000, /* 191 - 160 */
116 0x00000000, /* 223 - 192 */
117 0x00000000, /* 255 - 224 */
118 0x00000000, /* 287 - 256 */
119 0x00000000, /* 319 - 288 */
120 0x00000000, /* 351 - 320 */
121 0x00000000, /* 383 - 352 */
122 0x00000000, /* 415 - 384 */
123 0x00000000, /* 447 - 416 */
124 0x00000000, /* 479 - 448 */
125 0x00000000, /* 511 - 480 */
126 0x00000000, /* 543 - 512 */
127 0x00000000, /* 575 - 544 */
128 0x00000000, /* 607 - 576 */
129 0x00000000, /* 639 - 608 */
130 0x00000000, /* 671 - 640 */
131 0x00000000, /* 703 - 672 */
132 0x00000000, /* 735 - 704 */
133 0x00000000, /* 767 - 736 */
134 0x00000000, /* 799 - 768 */
135 0x00000000, /* 831 - 800 */
136 0x00000000, /* 863 - 832 */
137 0x00000000, /* 895 - 864 */
138 0x00000000, /* 927 - 896 */
139 0x00000000, /* 959 - 928 */
140 0x00000000, /* 991 - 960 */
141 0x00000000, /* 1023 - 992 */
142 0x00000000, /* 1055 - 1024 */
143 0x00000000, /* 1087 - 1056 */
144 0x00000000, /* 1119 - 1088 */
145 0x00000000, /* 1151 - 1120 */
146 0x00000000, /* 1183 - 1152 */
147 0x00000000, /* 1215 - 1184 */
148 0x00000000, /* 1247 - 1216 */
149 0x00000000, /* 1279 - 1248 */
150 0x00000000, /* 1311 - 1280 */
151 0x00000000, /* 1343 - 1312 */
152 0x00000000, /* 1375 - 1344 */
153 0x00000000, /* 1407 - 1376 */
154 0x00000000, /* 1439 - 1408 */
155 0x00000000, /* 1471 - 1440 */
156 0x00000000, /* 1503 - 1472 */
157 };
158
159 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
bb8c093b 160 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
15b1687c 161 IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
b481de9c
ZY		 162 return;
163 }
164
5d49f498
AK		 165 disable_ptr = iwl_read_targ_mem(priv, base + (4 * sizeof(u32)));
166 array_size = iwl_read_targ_mem(priv, base + (5 * sizeof(u32)));
b481de9c
ZY		 167
168 if (IWL_EVT_DISABLE && (array_size == IWL_EVT_DISABLE_SIZE)) {
e1623446 169 IWL_DEBUG_INFO(priv, "Disabling selected uCode log events at 0x%x\n",
b481de9c 170 disable_ptr);
b481de9c 171 for (i = 0; i < IWL_EVT_DISABLE_SIZE; i++)
5d49f498 172 iwl_write_targ_mem(priv,
af7cca2a
TW		 173 disable_ptr + (i * sizeof(u32)),
174 evt_disable[i]);
b481de9c 175
b481de9c 176 } else {
e1623446
TW		 177 IWL_DEBUG_INFO(priv, "Selected uCode log events may be disabled\n");
178 IWL_DEBUG_INFO(priv, " by writing \"1\"s into disable bitmap\n");
179 IWL_DEBUG_INFO(priv, " in SRAM at 0x%x, size %d u32s\n",
b481de9c
ZY		 180 disable_ptr, array_size);
181 }
182
183}
184
17744ff6
TW		 185static int iwl3945_hwrate_to_plcp_idx(u8 plcp)
186{
187 int idx;
188
1d79e53c 189 for (idx = 0; idx < IWL_RATE_COUNT_3945; idx++)
17744ff6
TW		 190 if (iwl3945_rates[idx].plcp == plcp)
191 return idx;
192 return -1;
193}
194
d08853a3 195#ifdef CONFIG_IWLWIFI_DEBUG
04569cbe 196#define TX_STATUS_ENTRY(x) case TX_3945_STATUS_FAIL_ ## x: return #x
91c066f2
TW		 197
198static const char *iwl3945_get_tx_fail_reason(u32 status)
199{
200 switch (status & TX_STATUS_MSK) {
04569cbe 201 case TX_3945_STATUS_SUCCESS:
91c066f2
TW		 202 return "SUCCESS";
203 TX_STATUS_ENTRY(SHORT_LIMIT);
204 TX_STATUS_ENTRY(LONG_LIMIT);
205 TX_STATUS_ENTRY(FIFO_UNDERRUN);
206 TX_STATUS_ENTRY(MGMNT_ABORT);
207 TX_STATUS_ENTRY(NEXT_FRAG);
208 TX_STATUS_ENTRY(LIFE_EXPIRE);
209 TX_STATUS_ENTRY(DEST_PS);
210 TX_STATUS_ENTRY(ABORTED);
211 TX_STATUS_ENTRY(BT_RETRY);
212 TX_STATUS_ENTRY(STA_INVALID);
213 TX_STATUS_ENTRY(FRAG_DROPPED);
214 TX_STATUS_ENTRY(TID_DISABLE);
215 TX_STATUS_ENTRY(FRAME_FLUSHED);
216 TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
217 TX_STATUS_ENTRY(TX_LOCKED);
218 TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
219 }
220
221 return "UNKNOWN";
222}
223#else
224static inline const char *iwl3945_get_tx_fail_reason(u32 status)
225{
226 return "";
227}
228#endif
229
e6a9854b
JB		 230/*
231 * get ieee prev rate from rate scale table.
232 * for A and B mode we need to overright prev
233 * value
234 */
4a8a4322 235int iwl3945_rs_next_rate(struct iwl_priv *priv, int rate)
e6a9854b
JB		 236{
237 int next_rate = iwl3945_get_prev_ieee_rate(rate);
238
239 switch (priv->band) {
240 case IEEE80211_BAND_5GHZ:
241 if (rate == IWL_RATE_12M_INDEX)
242 next_rate = IWL_RATE_9M_INDEX;
243 else if (rate == IWL_RATE_6M_INDEX)
244 next_rate = IWL_RATE_6M_INDEX;
245 break;
7262796a 246 case IEEE80211_BAND_2GHZ:
ee525d13 247 if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
8ccde88a 248 iwl_is_associated(priv)) {
7262796a
AM		 249 if (rate == IWL_RATE_11M_INDEX)
250 next_rate = IWL_RATE_5M_INDEX;
251 }
e6a9854b 252 break;
7262796a 253
e6a9854b
JB		 254 default:
255 break;
256 }
257
258 return next_rate;
259}
260
91c066f2
TW		 261
262/**
263 * iwl3945_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd
264 *
265 * When FW advances 'R' index, all entries between old and new 'R' index
266 * need to be reclaimed. As result, some free space forms. If there is
267 * enough free space (> low mark), wake the stack that feeds us.
268 */
4a8a4322 269static void iwl3945_tx_queue_reclaim(struct iwl_priv *priv,
91c066f2
TW		 270 int txq_id, int index)
271{
188cf6c7 272 struct iwl_tx_queue *txq = &priv->txq[txq_id];
d20b3c65 273 struct iwl_queue *q = &txq->q;
dbb6654c 274 struct iwl_tx_info *tx_info;
91c066f2
TW		 275
276 BUG_ON(txq_id == IWL_CMD_QUEUE_NUM);
277
278 for (index = iwl_queue_inc_wrap(index, q->n_bd); q->read_ptr != index;
279 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
280
281 tx_info = &txq->txb[txq->q.read_ptr];
e039fa4a 282 ieee80211_tx_status_irqsafe(priv->hw, tx_info->skb[0]);
91c066f2 283 tx_info->skb[0] = NULL;
7aaa1d79 284 priv->cfg->ops->lib->txq_free_tfd(priv, txq);
91c066f2
TW		 285 }
286
d20b3c65 287 if (iwl_queue_space(q) > q->low_mark && (txq_id >= 0) &&
91c066f2
TW		 288 (txq_id != IWL_CMD_QUEUE_NUM) &&
289 priv->mac80211_registered)
e4e72fb4 290 iwl_wake_queue(priv, txq_id);
91c066f2
TW		 291}
292
293/**
294 * iwl3945_rx_reply_tx - Handle Tx response
295 */
4a8a4322 296static void iwl3945_rx_reply_tx(struct iwl_priv *priv,
17f36fc6 297 struct iwl_rx_mem_buffer *rxb)
91c066f2 298{
2f301227 299 struct iwl_rx_packet *pkt = rxb_addr(rxb);
91c066f2
TW		 300 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
301 int txq_id = SEQ_TO_QUEUE(sequence);
302 int index = SEQ_TO_INDEX(sequence);
188cf6c7 303 struct iwl_tx_queue *txq = &priv->txq[txq_id];
e039fa4a 304 struct ieee80211_tx_info *info;
91c066f2
TW		 305 struct iwl3945_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
306 u32 status = le32_to_cpu(tx_resp->status);
307 int rate_idx;
74221d07 308 int fail;
91c066f2 309
625a381a 310 if ((index >= txq->q.n_bd) || (iwl_queue_used(&txq->q, index) == 0)) {
15b1687c 311 IWL_ERR(priv, "Read index for DMA queue txq_id (%d) index %d "
91c066f2
TW		 312 "is out of range [0-%d] %d %d\n", txq_id,
313 index, txq->q.n_bd, txq->q.write_ptr,
314 txq->q.read_ptr);
315 return;
316 }
317
e039fa4a 318 info = IEEE80211_SKB_CB(txq->txb[txq->q.read_ptr].skb[0]);
e6a9854b
JB		 319 ieee80211_tx_info_clear_status(info);
320
321 /* Fill the MRR chain with some info about on-chip retransmissions */
322 rate_idx = iwl3945_hwrate_to_plcp_idx(tx_resp->rate);
323 if (info->band == IEEE80211_BAND_5GHZ)
324 rate_idx -= IWL_FIRST_OFDM_RATE;
325
326 fail = tx_resp->failure_frame;
74221d07
AM		 327
328 info->status.rates[0].idx = rate_idx;
329 info->status.rates[0].count = fail + 1; /* add final attempt */
91c066f2 330
91c066f2 331 /* tx_status->rts_retry_count = tx_resp->failure_rts; */
e039fa4a
JB		 332 info->flags |= ((status & TX_STATUS_MSK) == TX_STATUS_SUCCESS) ?
333 IEEE80211_TX_STAT_ACK : 0;
91c066f2 334
e1623446 335 IWL_DEBUG_TX(priv, "Tx queue %d Status %s (0x%08x) plcp rate %d retries %d\n",
91c066f2
TW		 336 txq_id, iwl3945_get_tx_fail_reason(status), status,
337 tx_resp->rate, tx_resp->failure_frame);
338
e1623446 339 IWL_DEBUG_TX_REPLY(priv, "Tx queue reclaim %d\n", index);
91c066f2
TW		 340 iwl3945_tx_queue_reclaim(priv, txq_id, index);
341
342 if (iwl_check_bits(status, TX_ABORT_REQUIRED_MSK))
15b1687c 343 IWL_ERR(priv, "TODO: Implement Tx ABORT REQUIRED!!!\n");
91c066f2
TW		 344}
345
346
347
b481de9c
ZY		 348/*****************************************************************************
349 *
350 * Intel PRO/Wireless 3945ABG/BG Network Connection
351 *
352 * RX handler implementations
353 *
b481de9c 354 *****************************************************************************/
d73e4923 355#ifdef CONFIG_IWLWIFI_DEBUGFS
17f36fc6
AK		 356/*
357 * based on the assumption of all statistics counter are in DWORD
358 * FIXME: This function is for debugging, do not deal with
359 * the case of counters roll-over.
360 */
361static void iwl3945_accumulative_statistics(struct iwl_priv *priv,
362 __le32 *stats)
363{
364 int i;
365 __le32 *prev_stats;
366 u32 *accum_stats;
367 u32 *delta, *max_delta;
368
369 prev_stats = (__le32 *)&priv->_3945.statistics;
370 accum_stats = (u32 *)&priv->_3945.accum_statistics;
371 delta = (u32 *)&priv->_3945.delta_statistics;
372 max_delta = (u32 *)&priv->_3945.max_delta;
373
374 for (i = sizeof(__le32); i < sizeof(struct iwl3945_notif_statistics);
375 i += sizeof(__le32), stats++, prev_stats++, delta++,
376 max_delta++, accum_stats++) {
377 if (le32_to_cpu(*stats) > le32_to_cpu(*prev_stats)) {
378 *delta = (le32_to_cpu(*stats) -
379 le32_to_cpu(*prev_stats));
380 *accum_stats += *delta;
381 if (*delta > *max_delta)
382 *max_delta = *delta;
383 }
384 }
385
386 /* reset accumulative statistics for "no-counter" type statistics */
387 priv->_3945.accum_statistics.general.temperature =
388 priv->_3945.statistics.general.temperature;
389 priv->_3945.accum_statistics.general.ttl_timestamp =
390 priv->_3945.statistics.general.ttl_timestamp;
391}
392#endif
b481de9c 393
a29576a7
AK		 394/**
395 * iwl3945_good_plcp_health - checks for plcp error.
396 *
397 * When the plcp error is exceeding the thresholds, reset the radio
398 * to improve the throughput.
399 */
400static bool iwl3945_good_plcp_health(struct iwl_priv *priv,
401 struct iwl_rx_packet *pkt)
402{
403 bool rc = true;
404 struct iwl3945_notif_statistics current_stat;
405 int combined_plcp_delta;
406 unsigned int plcp_msec;
407 unsigned long plcp_received_jiffies;
408
409 memcpy(&current_stat, pkt->u.raw, sizeof(struct
410 iwl3945_notif_statistics));
411 /*
412 * check for plcp_err and trigger radio reset if it exceeds
413 * the plcp error threshold plcp_delta.
414 */
415 plcp_received_jiffies = jiffies;
416 plcp_msec = jiffies_to_msecs((long) plcp_received_jiffies -
417 (long) priv->plcp_jiffies);
418 priv->plcp_jiffies = plcp_received_jiffies;
419 /*
420 * check to make sure plcp_msec is not 0 to prevent division
421 * by zero.
422 */
423 if (plcp_msec) {
424 combined_plcp_delta =
425 (le32_to_cpu(current_stat.rx.ofdm.plcp_err) -
426 le32_to_cpu(priv->_3945.statistics.rx.ofdm.plcp_err));
427
428 if ((combined_plcp_delta > 0) &&
429 ((combined_plcp_delta * 100) / plcp_msec) >
430 priv->cfg->plcp_delta_threshold) {
431 /*
432 * if plcp_err exceed the threshold, the following
433 * data is printed in csv format:
434 * Text: plcp_err exceeded %d,
435 * Received ofdm.plcp_err,
436 * Current ofdm.plcp_err,
437 * combined_plcp_delta,
438 * plcp_msec
439 */
440 IWL_DEBUG_RADIO(priv, "plcp_err exceeded %u, "
441 "%u, %d, %u mSecs\n",
442 priv->cfg->plcp_delta_threshold,
443 le32_to_cpu(current_stat.rx.ofdm.plcp_err),
444 combined_plcp_delta, plcp_msec);
445 /*
446 * Reset the RF radio due to the high plcp
447 * error rate
448 */
449 rc = false;
450 }
451 }
452 return rc;
453}
454
396887a2
DH		 455void iwl3945_hw_rx_statistics(struct iwl_priv *priv,
456 struct iwl_rx_mem_buffer *rxb)
b481de9c 457{
2f301227 458 struct iwl_rx_packet *pkt = rxb_addr(rxb);
17f36fc6 459
e1623446 460 IWL_DEBUG_RX(priv, "Statistics notification received (%d vs %d).\n",
bb8c093b 461 (int)sizeof(struct iwl3945_notif_statistics),
396887a2 462 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
d73e4923 463#ifdef CONFIG_IWLWIFI_DEBUGFS
17f36fc6
AK		 464 iwl3945_accumulative_statistics(priv, (__le32 *)&pkt->u.raw);
465#endif
a29576a7 466 iwl_recover_from_statistics(priv, pkt);
b481de9c 467
ee525d13 468 memcpy(&priv->_3945.statistics, pkt->u.raw, sizeof(priv->_3945.statistics));
b481de9c
ZY		 469}
470
17f36fc6
AK		 471void iwl3945_reply_statistics(struct iwl_priv *priv,
472 struct iwl_rx_mem_buffer *rxb)
473{
474 struct iwl_rx_packet *pkt = rxb_addr(rxb);
475 __le32 *flag = (__le32 *)&pkt->u.raw;
476
477 if (le32_to_cpu(*flag) & UCODE_STATISTICS_CLEAR_MSK) {
d73e4923 478#ifdef CONFIG_IWLWIFI_DEBUGFS
17f36fc6
AK		 479 memset(&priv->_3945.accum_statistics, 0,
480 sizeof(struct iwl3945_notif_statistics));
481 memset(&priv->_3945.delta_statistics, 0,
482 sizeof(struct iwl3945_notif_statistics));
483 memset(&priv->_3945.max_delta, 0,
484 sizeof(struct iwl3945_notif_statistics));
485#endif
486 IWL_DEBUG_RX(priv, "Statistics have been cleared\n");
487 }
488 iwl3945_hw_rx_statistics(priv, rxb);
489}
490
491
17744ff6
TW		 492/******************************************************************************
493 *
494 * Misc. internal state and helper functions
495 *
496 ******************************************************************************/
17744ff6 497
4bd9b4f3 498/* This is necessary only for a number of statistics, see the caller. */
4a8a4322 499static int iwl3945_is_network_packet(struct iwl_priv *priv,
4bd9b4f3
AG		 500 struct ieee80211_hdr *header)
501{
502 /* Filter incoming packets to determine if they are targeted toward
503 * this network, discarding packets coming from ourselves */
504 switch (priv->iw_mode) {
05c914fe 505 case NL80211_IFTYPE_ADHOC: /* Header: Dest. | Source | BSSID */
4bd9b4f3
AG		 506 /* packets to our IBSS update information */
507 return !compare_ether_addr(header->addr3, priv->bssid);
05c914fe 508 case NL80211_IFTYPE_STATION: /* Header: Dest. | AP{BSSID} | Source */
4bd9b4f3
AG		 509 /* packets to our IBSS update information */
510 return !compare_ether_addr(header->addr2, priv->bssid);
511 default:
512 return 1;
513 }
514}
17744ff6 515
4a8a4322 516static void iwl3945_pass_packet_to_mac80211(struct iwl_priv *priv,
6100b588 517 struct iwl_rx_mem_buffer *rxb,
12342c47 518 struct ieee80211_rx_status *stats)
b481de9c 519{
2f301227 520 struct iwl_rx_packet *pkt = rxb_addr(rxb);
4bd9b4f3 521 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
bb8c093b
CH		 522 struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
523 struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
2f301227
ZY		 524 u16 len = le16_to_cpu(rx_hdr->len);
525 struct sk_buff *skb;
29b1b268 526 __le16 fc = hdr->frame_control;
b481de9c
ZY		 527
528 /* We received data from the HW, so stop the watchdog */
2f301227
ZY		 529 if (unlikely(len + IWL39_RX_FRAME_SIZE >
530 PAGE_SIZE << priv->hw_params.rx_page_order)) {
e1623446 531 IWL_DEBUG_DROP(priv, "Corruption detected!\n");
b481de9c
ZY		 532 return;
533 }
534
535 /* We only process data packets if the interface is open */
536 if (unlikely(!priv->is_open)) {
e1623446
TW		 537 IWL_DEBUG_DROP_LIMIT(priv,
538 "Dropping packet while interface is not open.\n");
b481de9c
ZY		 539 return;
540 }
b481de9c 541
ecdf94b8 542 skb = dev_alloc_skb(128);
2f301227 543 if (!skb) {
ecdf94b8 544 IWL_ERR(priv, "dev_alloc_skb failed\n");
2f301227
ZY		 545 return;
546 }
b481de9c 547
9c74d9fb 548 if (!iwl3945_mod_params.sw_crypto)
8ccde88a 549 iwl_set_decrypted_flag(priv,
2f301227 550 (struct ieee80211_hdr *)rxb_addr(rxb),
b481de9c
ZY		 551 le32_to_cpu(rx_end->status), stats);
552
2f301227
ZY		 553 skb_add_rx_frag(skb, 0, rxb->page,
554 (void *)rx_hdr->payload - (void *)pkt, len);
555
29b1b268 556 iwl_update_stats(priv, false, fc, len);
2f301227 557 memcpy(IEEE80211_SKB_RXCB(skb), stats, sizeof(*stats));
2f301227 558
29b1b268 559 ieee80211_rx(priv->hw, skb);
2f301227
ZY		 560 priv->alloc_rxb_page--;
561 rxb->page = NULL;
b481de9c
ZY		 562}
563
7878a5a4
MA		 564#define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
565
4a8a4322 566static void iwl3945_rx_reply_rx(struct iwl_priv *priv,
6100b588 567 struct iwl_rx_mem_buffer *rxb)
b481de9c 568{
17744ff6
TW		 569 struct ieee80211_hdr *header;
570 struct ieee80211_rx_status rx_status;
2f301227 571 struct iwl_rx_packet *pkt = rxb_addr(rxb);
bb8c093b
CH		 572 struct iwl3945_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
573 struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
574 struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
f875f518
RC		 575 u16 rx_stats_sig_avg __maybe_unused = le16_to_cpu(rx_stats->sig_avg);
576 u16 rx_stats_noise_diff __maybe_unused = le16_to_cpu(rx_stats->noise_diff);
b481de9c 577 u8 network_packet;
17744ff6 578
17744ff6
TW		 579 rx_status.flag = 0;
580 rx_status.mactime = le64_to_cpu(rx_end->timestamp);
dc92e497 581 rx_status.freq =
c0186078 582 ieee80211_channel_to_frequency(le16_to_cpu(rx_hdr->channel));
17744ff6
TW		 583 rx_status.band = (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ?
584 IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
585
586 rx_status.rate_idx = iwl3945_hwrate_to_plcp_idx(rx_hdr->rate);
17744ff6
TW		 587 if (rx_status.band == IEEE80211_BAND_5GHZ)
588 rx_status.rate_idx -= IWL_FIRST_OFDM_RATE;
b481de9c 589
9024adf5 590 rx_status.antenna = (le16_to_cpu(rx_hdr->phy_flags) &
6f0a2c4d
BR		 591 RX_RES_PHY_FLAGS_ANTENNA_MSK) >> 4;
592
593 /* set the preamble flag if appropriate */
594 if (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
595 rx_status.flag |= RX_FLAG_SHORTPRE;
596
b481de9c 597 if ((unlikely(rx_stats->phy_count > 20))) {
e1623446
TW		 598 IWL_DEBUG_DROP(priv, "dsp size out of range [0,20]: %d/n",
599 rx_stats->phy_count);
b481de9c
ZY		 600 return;
601 }
602
603 if (!(rx_end->status & RX_RES_STATUS_NO_CRC32_ERROR)
604 || !(rx_end->status & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
e1623446 605 IWL_DEBUG_RX(priv, "Bad CRC or FIFO: 0x%08X.\n", rx_end->status);
b481de9c
ZY		 606 return;
607 }
608
56decd3c 609
b481de9c
ZY		 610
611 /* Convert 3945's rssi indicator to dBm */
250bdd21 612 rx_status.signal = rx_stats->rssi - IWL39_RSSI_OFFSET;
b481de9c 613
ed1b6e99
JB		 614 IWL_DEBUG_STATS(priv, "Rssi %d sig_avg %d noise_diff %d\n",
615 rx_status.signal, rx_stats_sig_avg,
616 rx_stats_noise_diff);
b481de9c 617
b481de9c
ZY		 618 header = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
619
bb8c093b 620 network_packet = iwl3945_is_network_packet(priv, header);
b481de9c 621
ed1b6e99 622 IWL_DEBUG_STATS_LIMIT(priv, "[%c] %d RSSI:%d Signal:%u, Rate:%u\n",
17744ff6
TW		 623 network_packet ? '*' : ' ',
624 le16_to_cpu(rx_hdr->channel),
566bfe5a 625 rx_status.signal, rx_status.signal,
ed1b6e99 626 rx_status.rate_idx);
b481de9c 627
20594eb0 628 iwl_dbg_log_rx_data_frame(priv, le16_to_cpu(rx_hdr->len), header);
b481de9c
ZY		 629
630 if (network_packet) {
e99f168c
JB		 631 priv->_3945.last_beacon_time =
632 le32_to_cpu(rx_end->beacon_timestamp);
633 priv->_3945.last_tsf = le64_to_cpu(rx_end->timestamp);
634 priv->_3945.last_rx_rssi = rx_status.signal;
b481de9c
ZY		 635 }
636
12e5e22d 637 iwl3945_pass_packet_to_mac80211(priv, rxb, &rx_status);
b481de9c
ZY		 638}
639
7aaa1d79
SO		 640int iwl3945_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
641 struct iwl_tx_queue *txq,
642 dma_addr_t addr, u16 len, u8 reset, u8 pad)
b481de9c
ZY		 643{
644 int count;
7aaa1d79 645 struct iwl_queue *q;
59606ffa 646 struct iwl3945_tfd *tfd, *tfd_tmp;
7aaa1d79
SO		 647
648 q = &txq->q;
59606ffa
SO		 649 tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
650 tfd = &tfd_tmp[q->write_ptr];
7aaa1d79
SO		 651
652 if (reset)
653 memset(tfd, 0, sizeof(*tfd));
b481de9c
ZY		 654
655 count = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
b481de9c
ZY		 656
657 if ((count >= NUM_TFD_CHUNKS) || (count < 0)) {
15b1687c 658 IWL_ERR(priv, "Error can not send more than %d chunks\n",
b481de9c
ZY		 659 NUM_TFD_CHUNKS);
660 return -EINVAL;
661 }
662
dbb6654c
WT		 663 tfd->tbs[count].addr = cpu_to_le32(addr);
664 tfd->tbs[count].len = cpu_to_le32(len);
b481de9c
ZY		 665
666 count++;
667
668 tfd->control_flags = cpu_to_le32(TFD_CTL_COUNT_SET(count) |
669 TFD_CTL_PAD_SET(pad));
670
671 return 0;
672}
673
674/**
bb8c093b 675 * iwl3945_hw_txq_free_tfd - Free one TFD, those at index [txq->q.read_ptr]
b481de9c
ZY		 676 *
677 * Does NOT advance any indexes
678 */
7aaa1d79 679void iwl3945_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
b481de9c 680{
59606ffa 681 struct iwl3945_tfd *tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
fd9377ee
RC		 682 int index = txq->q.read_ptr;
683 struct iwl3945_tfd *tfd = &tfd_tmp[index];
b481de9c
ZY		 684 struct pci_dev *dev = priv->pci_dev;
685 int i;
686 int counter;
687
b481de9c 688 /* sanity check */
dbb6654c 689 counter = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
b481de9c 690 if (counter > NUM_TFD_CHUNKS) {
15b1687c 691 IWL_ERR(priv, "Too many chunks: %i\n", counter);
b481de9c 692 /* @todo issue fatal error, it is quite serious situation */
7aaa1d79 693 return;
b481de9c
ZY		 694 }
695
fd9377ee
RC		 696 /* Unmap tx_cmd */
697 if (counter)
698 pci_unmap_single(dev,
2e724443
FT		 699 dma_unmap_addr(&txq->meta[index], mapping),
700 dma_unmap_len(&txq->meta[index], len),
fd9377ee
RC		 701 PCI_DMA_TODEVICE);
702
b481de9c
ZY		 703 /* unmap chunks if any */
704
705 for (i = 1; i < counter; i++) {
dbb6654c
WT		 706 pci_unmap_single(dev, le32_to_cpu(tfd->tbs[i].addr),
707 le32_to_cpu(tfd->tbs[i].len), PCI_DMA_TODEVICE);
4f5fa237
JB		 708 if (txq->txb) {
709 struct sk_buff *skb;
710
711 skb = txq->txb[txq->q.read_ptr].skb[i - 1];
712
713 /* can be called from irqs-disabled context */
714 if (skb) {
b481de9c 715 dev_kfree_skb_any(skb);
4f5fa237 716 txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
b481de9c
ZY		 717 }
718 }
719 }
b481de9c
ZY		 720}
721
b481de9c 722/**
bb8c093b 723 * iwl3945_hw_build_tx_cmd_rate - Add rate portion to TX_CMD:
b481de9c
ZY		 724 *
725*/
c2acea8e
JB		 726void iwl3945_hw_build_tx_cmd_rate(struct iwl_priv *priv,
727 struct iwl_device_cmd *cmd,
728 struct ieee80211_tx_info *info,
729 struct ieee80211_hdr *hdr,
730 int sta_id, int tx_id)
b481de9c 731{
e039fa4a 732 u16 hw_value = ieee80211_get_tx_rate(priv->hw, info)->hw_value;
1d79e53c 733 u16 rate_index = min(hw_value & 0xffff, IWL_RATE_COUNT_3945);
b481de9c
ZY		 734 u16 rate_mask;
735 int rate;
736 u8 rts_retry_limit;
737 u8 data_retry_limit;
738 __le32 tx_flags;
fd7c8a40 739 __le16 fc = hdr->frame_control;
9744c91f 740 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
b481de9c 741
bb8c093b 742 rate = iwl3945_rates[rate_index].plcp;
9744c91f 743 tx_flags = tx_cmd->tx_flags;
b481de9c
ZY		 744
745 /* We need to figure out how to get the sta->supp_rates while
e039fa4a 746 * in this running context */
b481de9c
ZY		 747 rate_mask = IWL_RATES_MASK;
748
768db982
AK		 749
750 /* Set retry limit on DATA packets and Probe Responses*/
751 if (ieee80211_is_probe_resp(fc))
752 data_retry_limit = 3;
753 else
754 data_retry_limit = IWL_DEFAULT_TX_RETRY;
755 tx_cmd->data_retry_limit = data_retry_limit;
756
b481de9c
ZY		 757 if (tx_id >= IWL_CMD_QUEUE_NUM)
758 rts_retry_limit = 3;
759 else
760 rts_retry_limit = 7;
761
768db982
AK		 762 if (data_retry_limit < rts_retry_limit)
763 rts_retry_limit = data_retry_limit;
764 tx_cmd->rts_retry_limit = rts_retry_limit;
b481de9c 765
fd7c8a40
HH		 766 if (ieee80211_is_mgmt(fc)) {
767 switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
768 case cpu_to_le16(IEEE80211_STYPE_AUTH):
769 case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
770 case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
771 case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
b481de9c
ZY		 772 if (tx_flags & TX_CMD_FLG_RTS_MSK) {
773 tx_flags &= ~TX_CMD_FLG_RTS_MSK;
774 tx_flags |= TX_CMD_FLG_CTS_MSK;
775 }
776 break;
777 default:
778 break;
779 }
780 }
781
9744c91f
AK		 782 tx_cmd->rate = rate;
783 tx_cmd->tx_flags = tx_flags;
b481de9c
ZY		 784
785 /* OFDM */
9744c91f 786 tx_cmd->supp_rates[0] =
14577f23 787 ((rate_mask & IWL_OFDM_RATES_MASK) >> IWL_FIRST_OFDM_RATE) & 0xFF;
b481de9c
ZY		 788
789 /* CCK */
9744c91f 790 tx_cmd->supp_rates[1] = (rate_mask & 0xF);
b481de9c 791
e1623446 792 IWL_DEBUG_RATE(priv, "Tx sta id: %d, rate: %d (plcp), flags: 0x%4X "
b481de9c 793 "cck/ofdm mask: 0x%x/0x%x\n", sta_id,
9744c91f
AK		 794 tx_cmd->rate, le32_to_cpu(tx_cmd->tx_flags),
795 tx_cmd->supp_rates[1], tx_cmd->supp_rates[0]);
b481de9c
ZY		 796}
797
9c5ac091 798static u8 iwl3945_sync_sta(struct iwl_priv *priv, int sta_id, u16 tx_rate)
b481de9c
ZY		 799{
800 unsigned long flags_spin;
c587de0b 801 struct iwl_station_entry *station;
b481de9c
ZY		 802
803 if (sta_id == IWL_INVALID_STATION)
804 return IWL_INVALID_STATION;
805
806 spin_lock_irqsave(&priv->sta_lock, flags_spin);
c587de0b 807 station = &priv->stations[sta_id];
b481de9c
ZY		 808
809 station->sta.sta.modify_mask = STA_MODIFY_TX_RATE_MSK;
810 station->sta.rate_n_flags = cpu_to_le16(tx_rate);
b481de9c 811 station->sta.mode = STA_CONTROL_MODIFY_MSK;
9c5ac091 812 iwl_send_add_sta(priv, &station->sta, CMD_ASYNC);
b481de9c
ZY		 813 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
814
e1623446 815 IWL_DEBUG_RATE(priv, "SCALE sync station %d to rate %d\n",
b481de9c
ZY		 816 sta_id, tx_rate);
817 return sta_id;
818}
819
854682ed 820static int iwl3945_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
b481de9c 821{
854682ed 822 if (src == IWL_PWR_SRC_VAUX) {
3fdb68de 823 if (pci_pme_capable(priv->pci_dev, PCI_D3cold)) {
5d49f498 824 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
b481de9c
ZY		 825 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
826 ~APMG_PS_CTRL_MSK_PWR_SRC);
b481de9c 827
5d49f498 828 iwl_poll_bit(priv, CSR_GPIO_IN,
b481de9c
ZY		 829 CSR_GPIO_IN_VAL_VAUX_PWR_SRC,
830 CSR_GPIO_IN_BIT_AUX_POWER, 5000);
3fdb68de 831 }
b481de9c 832 } else {
5d49f498 833 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
b481de9c
ZY		 834 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
835 ~APMG_PS_CTRL_MSK_PWR_SRC);
836
5d49f498 837 iwl_poll_bit(priv, CSR_GPIO_IN, CSR_GPIO_IN_VAL_VMAIN_PWR_SRC,
b481de9c
ZY		 838 CSR_GPIO_IN_BIT_AUX_POWER, 5000); /* uS */
839 }
b481de9c 840
a8b50a0a 841 return 0;
b481de9c
ZY		 842}
843
4a8a4322 844static int iwl3945_rx_init(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
b481de9c 845{
5d49f498 846 iwl_write_direct32(priv, FH39_RCSR_RBD_BASE(0), rxq->dma_addr);
8cd812bc 847 iwl_write_direct32(priv, FH39_RCSR_RPTR_ADDR(0), rxq->rb_stts_dma);
5d49f498
AK		 848 iwl_write_direct32(priv, FH39_RCSR_WPTR(0), 0);
849 iwl_write_direct32(priv, FH39_RCSR_CONFIG(0),
bddadf86
TW		 850 FH39_RCSR_RX_CONFIG_REG_VAL_DMA_CHNL_EN_ENABLE |
851 FH39_RCSR_RX_CONFIG_REG_VAL_RDRBD_EN_ENABLE |
852 FH39_RCSR_RX_CONFIG_REG_BIT_WR_STTS_EN |
853 FH39_RCSR_RX_CONFIG_REG_VAL_MAX_FRAG_SIZE_128 |
854 (RX_QUEUE_SIZE_LOG << FH39_RCSR_RX_CONFIG_REG_POS_RBDC_SIZE) |
855 FH39_RCSR_RX_CONFIG_REG_VAL_IRQ_DEST_INT_HOST |
856 (1 << FH39_RCSR_RX_CONFIG_REG_POS_IRQ_RBTH) |
857 FH39_RCSR_RX_CONFIG_REG_VAL_MSG_MODE_FH);
b481de9c
ZY		 858
859 /* fake read to flush all prev I/O */
5d49f498 860 iwl_read_direct32(priv, FH39_RSSR_CTRL);
b481de9c 861
b481de9c
ZY		 862 return 0;
863}
864
4a8a4322 865static int iwl3945_tx_reset(struct iwl_priv *priv)
b481de9c 866{
b481de9c
ZY		 867
868 /* bypass mode */
5d49f498 869 iwl_write_prph(priv, ALM_SCD_MODE_REG, 0x2);
b481de9c
ZY		 870
871 /* RA 0 is active */
5d49f498 872 iwl_write_prph(priv, ALM_SCD_ARASTAT_REG, 0x01);
b481de9c
ZY		 873
874 /* all 6 fifo are active */
5d49f498 875 iwl_write_prph(priv, ALM_SCD_TXFACT_REG, 0x3f);
b481de9c 876
5d49f498
AK		 877 iwl_write_prph(priv, ALM_SCD_SBYP_MODE_1_REG, 0x010000);
878 iwl_write_prph(priv, ALM_SCD_SBYP_MODE_2_REG, 0x030002);
879 iwl_write_prph(priv, ALM_SCD_TXF4MF_REG, 0x000004);
880 iwl_write_prph(priv, ALM_SCD_TXF5MF_REG, 0x000005);
b481de9c 881
5d49f498 882 iwl_write_direct32(priv, FH39_TSSR_CBB_BASE,
ee525d13 883 priv->_3945.shared_phys);
b481de9c 884
5d49f498 885 iwl_write_direct32(priv, FH39_TSSR_MSG_CONFIG,
bddadf86
TW		 886 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TXPD_ON |
887 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_TXPD_ON |
888 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_MAX_FRAG_SIZE_128B |
889 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TFD_ON |
890 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_CBB_ON |
891 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RSP_WAIT_TH |
892 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_RSP_WAIT_TH);
b481de9c 893
b481de9c
ZY		 894
895 return 0;
896}
897
898/**
899 * iwl3945_txq_ctx_reset - Reset TX queue context
900 *
901 * Destroys all DMA structures and initialize them again
902 */
4a8a4322 903static int iwl3945_txq_ctx_reset(struct iwl_priv *priv)
b481de9c
ZY		 904{
905 int rc;
906 int txq_id, slots_num;
907
bb8c093b 908 iwl3945_hw_txq_ctx_free(priv);
b481de9c 909
88804e2b
WYG		 910 /* allocate tx queue structure */
911 rc = iwl_alloc_txq_mem(priv);
912 if (rc)
913 return rc;
914
b481de9c
ZY		 915 /* Tx CMD queue */
916 rc = iwl3945_tx_reset(priv);
917 if (rc)
918 goto error;
919
920 /* Tx queue(s) */
5905a1aa 921 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
b481de9c
ZY		 922 slots_num = (txq_id == IWL_CMD_QUEUE_NUM) ?
923 TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
a8e74e27
SO		 924 rc = iwl_tx_queue_init(priv, &priv->txq[txq_id], slots_num,
925 txq_id);
b481de9c 926 if (rc) {
15b1687c 927 IWL_ERR(priv, "Tx %d queue init failed\n", txq_id);
b481de9c
ZY		 928 goto error;
929 }
930 }
931
932 return rc;
933
934 error:
bb8c093b 935 iwl3945_hw_txq_ctx_free(priv);
b481de9c
ZY		 936 return rc;
937}
938
fadb3582 939
f33269b8 940/*
fadb3582
BC		 941 * Start up 3945's basic functionality after it has been reset
942 * (e.g. after platform boot, or shutdown via iwl_apm_stop())
f33269b8
BC		 943 * NOTE: This does not load uCode nor start the embedded processor
944 */
01ec616d 945static int iwl3945_apm_init(struct iwl_priv *priv)
b481de9c 946{
fadb3582 947 int ret = iwl_apm_init(priv);
01ec616d 948
f33269b8
BC		 949 /* Clear APMG (NIC's internal power management) interrupts */
950 iwl_write_prph(priv, APMG_RTC_INT_MSK_REG, 0x0);
951 iwl_write_prph(priv, APMG_RTC_INT_STT_REG, 0xFFFFFFFF);
952
953 /* Reset radio chip */
954 iwl_set_bits_prph(priv, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
955 udelay(5);
956 iwl_clear_bits_prph(priv, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
957
01ec616d
KA		 958 return ret;
959}
b481de9c 960
01ec616d
KA		 961static void iwl3945_nic_config(struct iwl_priv *priv)
962{
e6148917 963 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
01ec616d
KA		 964 unsigned long flags;
965 u8 rev_id = 0;
b481de9c 966
b481de9c
ZY		 967 spin_lock_irqsave(&priv->lock, flags);
968
43121432
AK		 969 /* Determine HW type */
970 pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &rev_id);
971
972 IWL_DEBUG_INFO(priv, "HW Revision ID = 0x%X\n", rev_id);
973
b481de9c 974 if (rev_id & PCI_CFG_REV_ID_BIT_RTP)
91dd6c27 975 IWL_DEBUG_INFO(priv, "RTP type\n");
b481de9c 976 else if (rev_id & PCI_CFG_REV_ID_BIT_BASIC_SKU) {
e1623446 977 IWL_DEBUG_INFO(priv, "3945 RADIO-MB type\n");
5d49f498 978 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 979 CSR39_HW_IF_CONFIG_REG_BIT_3945_MB);
b481de9c 980 } else {
e1623446 981 IWL_DEBUG_INFO(priv, "3945 RADIO-MM type\n");
5d49f498 982 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 983 CSR39_HW_IF_CONFIG_REG_BIT_3945_MM);
b481de9c
ZY		 984 }
985
e6148917 986 if (EEPROM_SKU_CAP_OP_MODE_MRC == eeprom->sku_cap) {
e1623446 987 IWL_DEBUG_INFO(priv, "SKU OP mode is mrc\n");
5d49f498 988 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 989 CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC);
b481de9c 990 } else
e1623446 991 IWL_DEBUG_INFO(priv, "SKU OP mode is basic\n");
b481de9c 992
e6148917 993 if ((eeprom->board_revision & 0xF0) == 0xD0) {
e1623446 994 IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
e6148917 995 eeprom->board_revision);
5d49f498 996 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 997 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
b481de9c 998 } else {
e1623446 999 IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
e6148917 1000 eeprom->board_revision);
5d49f498 1001 iwl_clear_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1002 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
b481de9c
ZY		 1003 }
1004
e6148917 1005 if (eeprom->almgor_m_version <= 1) {
5d49f498 1006 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1007 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A);
e1623446 1008 IWL_DEBUG_INFO(priv, "Card M type A version is 0x%X\n",
e6148917 1009 eeprom->almgor_m_version);
b481de9c 1010 } else {
e1623446 1011 IWL_DEBUG_INFO(priv, "Card M type B version is 0x%X\n",
e6148917 1012 eeprom->almgor_m_version);
5d49f498 1013 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1014 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B);
b481de9c
ZY		 1015 }
1016 spin_unlock_irqrestore(&priv->lock, flags);
1017
e6148917 1018 if (eeprom->sku_cap & EEPROM_SKU_CAP_SW_RF_KILL_ENABLE)
e1623446 1019 IWL_DEBUG_RF_KILL(priv, "SW RF KILL supported in EEPROM.\n");
b481de9c 1020
e6148917 1021 if (eeprom->sku_cap & EEPROM_SKU_CAP_HW_RF_KILL_ENABLE)
e1623446 1022 IWL_DEBUG_RF_KILL(priv, "HW RF KILL supported in EEPROM.\n");
01ec616d
KA		 1023}
1024
1025int iwl3945_hw_nic_init(struct iwl_priv *priv)
1026{
01ec616d
KA		 1027 int rc;
1028 unsigned long flags;
1029 struct iwl_rx_queue *rxq = &priv->rxq;
1030
1031 spin_lock_irqsave(&priv->lock, flags);
1032 priv->cfg->ops->lib->apm_ops.init(priv);
1033 spin_unlock_irqrestore(&priv->lock, flags);
1034
854682ed 1035 rc = priv->cfg->ops->lib->apm_ops.set_pwr_src(priv, IWL_PWR_SRC_VMAIN);
1e680233 1036 if (rc)
854682ed
KA		 1037 return rc;
1038
01ec616d 1039 priv->cfg->ops->lib->apm_ops.config(priv);
b481de9c
ZY		 1040
1041 /* Allocate the RX queue, or reset if it is already allocated */
1042 if (!rxq->bd) {
51af3d3f 1043 rc = iwl_rx_queue_alloc(priv);
b481de9c 1044 if (rc) {
15b1687c 1045 IWL_ERR(priv, "Unable to initialize Rx queue\n");
b481de9c
ZY		 1046 return -ENOMEM;
1047 }
1048 } else
df833b1d 1049 iwl3945_rx_queue_reset(priv, rxq);
b481de9c 1050
bb8c093b 1051 iwl3945_rx_replenish(priv);
b481de9c
ZY		 1052
1053 iwl3945_rx_init(priv, rxq);
1054
b481de9c
ZY		 1055
1056 /* Look at using this instead:
1057 rxq->need_update = 1;
141c43a3 1058 iwl_rx_queue_update_write_ptr(priv, rxq);
b481de9c
ZY		 1059 */
1060
5d49f498 1061 iwl_write_direct32(priv, FH39_RCSR_WPTR(0), rxq->write & ~7);
b481de9c
ZY		 1062
1063 rc = iwl3945_txq_ctx_reset(priv);
1064 if (rc)
1065 return rc;
1066
1067 set_bit(STATUS_INIT, &priv->status);
1068
1069 return 0;
1070}
1071
1072/**
bb8c093b 1073 * iwl3945_hw_txq_ctx_free - Free TXQ Context
b481de9c
ZY		 1074 *
1075 * Destroy all TX DMA queues and structures
1076 */
4a8a4322 1077void iwl3945_hw_txq_ctx_free(struct iwl_priv *priv)
b481de9c
ZY		 1078{
1079 int txq_id;
1080
1081 /* Tx queues */
88804e2b
WYG		 1082 if (priv->txq)
1083 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num;
1084 txq_id++)
1085 if (txq_id == IWL_CMD_QUEUE_NUM)
1086 iwl_cmd_queue_free(priv);
1087 else
1088 iwl_tx_queue_free(priv, txq_id);
3e5d238f 1089
88804e2b
WYG		 1090 /* free tx queue structure */
1091 iwl_free_txq_mem(priv);
b481de9c
ZY		 1092}
1093
4a8a4322 1094void iwl3945_hw_txq_ctx_stop(struct iwl_priv *priv)
b481de9c 1095{
bddadf86 1096 int txq_id;
b481de9c
ZY		 1097
1098 /* stop SCD */
5d49f498 1099 iwl_write_prph(priv, ALM_SCD_MODE_REG, 0);
1f80989e 1100 iwl_write_prph(priv, ALM_SCD_TXFACT_REG, 0);
b481de9c
ZY		 1101
1102 /* reset TFD queues */
5905a1aa 1103 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
5d49f498
AK		 1104 iwl_write_direct32(priv, FH39_TCSR_CONFIG(txq_id), 0x0);
1105 iwl_poll_direct_bit(priv, FH39_TSSR_TX_STATUS,
bddadf86 1106 FH39_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(txq_id),
b481de9c
ZY		 1107 1000);
1108 }
1109
bb8c093b 1110 iwl3945_hw_txq_ctx_free(priv);
b481de9c
ZY		 1111}
1112
b481de9c 1113/**
bb8c093b 1114 * iwl3945_hw_reg_adjust_power_by_temp
bbc5807b
IS		 1115 * return index delta into power gain settings table
1116*/
bb8c093b 1117static int iwl3945_hw_reg_adjust_power_by_temp(int new_reading, int old_reading)
b481de9c
ZY		 1118{
1119 return (new_reading - old_reading) * (-11) / 100;
1120}
1121
1122/**
bb8c093b 1123 * iwl3945_hw_reg_temp_out_of_range - Keep temperature in sane range
b481de9c 1124 */
bb8c093b 1125static inline int iwl3945_hw_reg_temp_out_of_range(int temperature)
b481de9c 1126{
3ac7f146 1127 return ((temperature < -260) || (temperature > 25)) ? 1 : 0;
b481de9c
ZY		 1128}
1129
4a8a4322 1130int iwl3945_hw_get_temperature(struct iwl_priv *priv)
b481de9c 1131{
5d49f498 1132 return iwl_read32(priv, CSR_UCODE_DRV_GP2);
b481de9c
ZY		 1133}
1134
1135/**
bb8c093b 1136 * iwl3945_hw_reg_txpower_get_temperature
bbc5807b
IS		 1137 * get the current temperature by reading from NIC
1138*/
4a8a4322 1139static int iwl3945_hw_reg_txpower_get_temperature(struct iwl_priv *priv)
b481de9c 1140{
e6148917 1141 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 1142 int temperature;
1143
bb8c093b 1144 temperature = iwl3945_hw_get_temperature(priv);
b481de9c
ZY		 1145
1146 /* driver's okay range is -260 to +25.
1147 * human readable okay range is 0 to +285 */
e1623446 1148 IWL_DEBUG_INFO(priv, "Temperature: %d\n", temperature + IWL_TEMP_CONVERT);
b481de9c
ZY		 1149
1150 /* handle insane temp reading */
bb8c093b 1151 if (iwl3945_hw_reg_temp_out_of_range(temperature)) {
15b1687c 1152 IWL_ERR(priv, "Error bad temperature value %d\n", temperature);
b481de9c
ZY		 1153
1154 /* if really really hot(?),
1155 * substitute the 3rd band/group's temp measured at factory */
1156 if (priv->last_temperature > 100)
e6148917 1157 temperature = eeprom->groups[2].temperature;
b481de9c
ZY		 1158 else /* else use most recent "sane" value from driver */
1159 temperature = priv->last_temperature;
1160 }
1161
1162 return temperature; /* raw, not "human readable" */
1163}
1164
1165/* Adjust Txpower only if temperature variance is greater than threshold.
1166 *
1167 * Both are lower than older versions' 9 degrees */
1168#define IWL_TEMPERATURE_LIMIT_TIMER 6
1169
1170/**
1171 * is_temp_calib_needed - determines if new calibration is needed
1172 *
1173 * records new temperature in tx_mgr->temperature.
1174 * replaces tx_mgr->last_temperature *only* if calib needed
1175 * (assumes caller will actually do the calibration!). */
4a8a4322 1176static int is_temp_calib_needed(struct iwl_priv *priv)
b481de9c
ZY		 1177{
1178 int temp_diff;
1179
bb8c093b 1180 priv->temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
b481de9c
ZY		 1181 temp_diff = priv->temperature - priv->last_temperature;
1182
1183 /* get absolute value */
1184 if (temp_diff < 0) {
e1623446 1185 IWL_DEBUG_POWER(priv, "Getting cooler, delta %d,\n", temp_diff);
b481de9c
ZY		 1186 temp_diff = -temp_diff;
1187 } else if (temp_diff == 0)
e1623446 1188 IWL_DEBUG_POWER(priv, "Same temp,\n");
b481de9c 1189 else
e1623446 1190 IWL_DEBUG_POWER(priv, "Getting warmer, delta %d,\n", temp_diff);
b481de9c
ZY		 1191
1192 /* if we don't need calibration, *don't* update last_temperature */
1193 if (temp_diff < IWL_TEMPERATURE_LIMIT_TIMER) {
e1623446 1194 IWL_DEBUG_POWER(priv, "Timed thermal calib not needed\n");
b481de9c
ZY		 1195 return 0;
1196 }
1197
e1623446 1198 IWL_DEBUG_POWER(priv, "Timed thermal calib needed\n");
b481de9c
ZY		 1199
1200 /* assume that caller will actually do calib ...
1201 * update the "last temperature" value */
1202 priv->last_temperature = priv->temperature;
1203 return 1;
1204}
1205
1206#define IWL_MAX_GAIN_ENTRIES 78
1207#define IWL_CCK_FROM_OFDM_POWER_DIFF -5
1208#define IWL_CCK_FROM_OFDM_INDEX_DIFF (10)
1209
1210/* radio and DSP power table, each step is 1/2 dB.
1211 * 1st number is for RF analog gain, 2nd number is for DSP pre-DAC gain. */
bb8c093b 1212static struct iwl3945_tx_power power_gain_table[2][IWL_MAX_GAIN_ENTRIES] = {
b481de9c
ZY		 1213 {
1214 {251, 127}, /* 2.4 GHz, highest power */
1215 {251, 127},
1216 {251, 127},
1217 {251, 127},
1218 {251, 125},
1219 {251, 110},
1220 {251, 105},
1221 {251, 98},
1222 {187, 125},
1223 {187, 115},
1224 {187, 108},
1225 {187, 99},
1226 {243, 119},
1227 {243, 111},
1228 {243, 105},
1229 {243, 97},
1230 {243, 92},
1231 {211, 106},
1232 {211, 100},
1233 {179, 120},
1234 {179, 113},
1235 {179, 107},
1236 {147, 125},
1237 {147, 119},
1238 {147, 112},
1239 {147, 106},
1240 {147, 101},
1241 {147, 97},
1242 {147, 91},
1243 {115, 107},
1244 {235, 121},
1245 {235, 115},
1246 {235, 109},
1247 {203, 127},
1248 {203, 121},
1249 {203, 115},
1250 {203, 108},
1251 {203, 102},
1252 {203, 96},
1253 {203, 92},
1254 {171, 110},
1255 {171, 104},
1256 {171, 98},
1257 {139, 116},
1258 {227, 125},
1259 {227, 119},
1260 {227, 113},
1261 {227, 107},
1262 {227, 101},
1263 {227, 96},
1264 {195, 113},
1265 {195, 106},
1266 {195, 102},
1267 {195, 95},
1268 {163, 113},
1269 {163, 106},
1270 {163, 102},
1271 {163, 95},
1272 {131, 113},
1273 {131, 106},
1274 {131, 102},
1275 {131, 95},
1276 {99, 113},
1277 {99, 106},
1278 {99, 102},
1279 {99, 95},
1280 {67, 113},
1281 {67, 106},
1282 {67, 102},
1283 {67, 95},
1284 {35, 113},
1285 {35, 106},
1286 {35, 102},
1287 {35, 95},
1288 {3, 113},
1289 {3, 106},
1290 {3, 102},
1291 {3, 95} }, /* 2.4 GHz, lowest power */
1292 {
1293 {251, 127}, /* 5.x GHz, highest power */
1294 {251, 120},
1295 {251, 114},
1296 {219, 119},
1297 {219, 101},
1298 {187, 113},
1299 {187, 102},
1300 {155, 114},
1301 {155, 103},
1302 {123, 117},
1303 {123, 107},
1304 {123, 99},
1305 {123, 92},
1306 {91, 108},
1307 {59, 125},
1308 {59, 118},
1309 {59, 109},
1310 {59, 102},
1311 {59, 96},
1312 {59, 90},
1313 {27, 104},
1314 {27, 98},
1315 {27, 92},
1316 {115, 118},
1317 {115, 111},
1318 {115, 104},
1319 {83, 126},
1320 {83, 121},
1321 {83, 113},
1322 {83, 105},
1323 {83, 99},
1324 {51, 118},
1325 {51, 111},
1326 {51, 104},
1327 {51, 98},
1328 {19, 116},
1329 {19, 109},
1330 {19, 102},
1331 {19, 98},
1332 {19, 93},
1333 {171, 113},
1334 {171, 107},
1335 {171, 99},
1336 {139, 120},
1337 {139, 113},
1338 {139, 107},
1339 {139, 99},
1340 {107, 120},
1341 {107, 113},
1342 {107, 107},
1343 {107, 99},
1344 {75, 120},
1345 {75, 113},
1346 {75, 107},
1347 {75, 99},
1348 {43, 120},
1349 {43, 113},
1350 {43, 107},
1351 {43, 99},
1352 {11, 120},
1353 {11, 113},
1354 {11, 107},
1355 {11, 99},
1356 {131, 107},
1357 {131, 99},
1358 {99, 120},
1359 {99, 113},
1360 {99, 107},
1361 {99, 99},
1362 {67, 120},
1363 {67, 113},
1364 {67, 107},
1365 {67, 99},
1366 {35, 120},
1367 {35, 113},
1368 {35, 107},
1369 {35, 99},
1370 {3, 120} } /* 5.x GHz, lowest power */
1371};
1372
bb8c093b 1373static inline u8 iwl3945_hw_reg_fix_power_index(int index)
b481de9c
ZY		 1374{
1375 if (index < 0)
1376 return 0;
1377 if (index >= IWL_MAX_GAIN_ENTRIES)
1378 return IWL_MAX_GAIN_ENTRIES - 1;
1379 return (u8) index;
1380}
1381
1382/* Kick off thermal recalibration check every 60 seconds */
1383#define REG_RECALIB_PERIOD (60)
1384
1385/**
bb8c093b 1386 * iwl3945_hw_reg_set_scan_power - Set Tx power for scan probe requests
b481de9c
ZY		 1387 *
1388 * Set (in our channel info database) the direct scan Tx power for 1 Mbit (CCK)
1389 * or 6 Mbit (OFDM) rates.
1390 */
4a8a4322 1391static void iwl3945_hw_reg_set_scan_power(struct iwl_priv *priv, u32 scan_tbl_index,
b481de9c 1392 s32 rate_index, const s8 *clip_pwrs,
d20b3c65 1393 struct iwl_channel_info *ch_info,
b481de9c
ZY		 1394 int band_index)
1395{
bb8c093b 1396 struct iwl3945_scan_power_info *scan_power_info;
b481de9c
ZY		 1397 s8 power;
1398 u8 power_index;
1399
1400 scan_power_info = &ch_info->scan_pwr_info[scan_tbl_index];
1401
1402 /* use this channel group's 6Mbit clipping/saturation pwr,
1403 * but cap at regulatory scan power restriction (set during init
1404 * based on eeprom channel data) for this channel. */
14577f23 1405 power = min(ch_info->scan_power, clip_pwrs[IWL_RATE_6M_INDEX_TABLE]);
b481de9c
ZY		 1406
1407 /* further limit to user's max power preference.
1408 * FIXME: Other spectrum management power limitations do not
1409 * seem to apply?? */
62ea9c5b 1410 power = min(power, priv->tx_power_user_lmt);
b481de9c
ZY		 1411 scan_power_info->requested_power = power;
1412
1413 /* find difference between new scan *power* and current "normal"
1414 * Tx *power* for 6Mb. Use this difference (x2) to adjust the
1415 * current "normal" temperature-compensated Tx power *index* for
1416 * this rate (1Mb or 6Mb) to yield new temp-compensated scan power
1417 * *index*. */
1418 power_index = ch_info->power_info[rate_index].power_table_index
1419 - (power - ch_info->power_info
14577f23 1420 [IWL_RATE_6M_INDEX_TABLE].requested_power) * 2;
b481de9c
ZY		 1421
1422 /* store reference index that we use when adjusting *all* scan
1423 * powers. So we can accommodate user (all channel) or spectrum
1424 * management (single channel) power changes "between" temperature
1425 * feedback compensation procedures.
1426 * don't force fit this reference index into gain table; it may be a
1427 * negative number. This will help avoid errors when we're at
1428 * the lower bounds (highest gains, for warmest temperatures)
1429 * of the table. */
1430
1431 /* don't exceed table bounds for "real" setting */
bb8c093b 1432 power_index = iwl3945_hw_reg_fix_power_index(power_index);
b481de9c
ZY		 1433
1434 scan_power_info->power_table_index = power_index;
1435 scan_power_info->tpc.tx_gain =
1436 power_gain_table[band_index][power_index].tx_gain;
1437 scan_power_info->tpc.dsp_atten =
1438 power_gain_table[band_index][power_index].dsp_atten;
1439}
1440
1441/**
75bcfae9 1442 * iwl3945_send_tx_power - fill in Tx Power command with gain settings
b481de9c
ZY		 1443 *
1444 * Configures power settings for all rates for the current channel,
1445 * using values from channel info struct, and send to NIC
1446 */
dfb39e82 1447static int iwl3945_send_tx_power(struct iwl_priv *priv)
b481de9c 1448{
14577f23 1449 int rate_idx, i;
d20b3c65 1450 const struct iwl_channel_info *ch_info = NULL;
bb8c093b 1451 struct iwl3945_txpowertable_cmd txpower = {
8ccde88a 1452 .channel = priv->active_rxon.channel,
b481de9c
ZY		 1453 };
1454
8318d78a 1455 txpower.band = (priv->band == IEEE80211_BAND_5GHZ) ? 0 : 1;
e6148917 1456 ch_info = iwl_get_channel_info(priv,
8318d78a 1457 priv->band,
8ccde88a 1458 le16_to_cpu(priv->active_rxon.channel));
b481de9c 1459 if (!ch_info) {
15b1687c
WT		 1460 IWL_ERR(priv,
1461 "Failed to get channel info for channel %d [%d]\n",
8ccde88a 1462 le16_to_cpu(priv->active_rxon.channel), priv->band);
b481de9c
ZY		 1463 return -EINVAL;
1464 }
1465
1466 if (!is_channel_valid(ch_info)) {
e1623446 1467 IWL_DEBUG_POWER(priv, "Not calling TX_PWR_TABLE_CMD on "
b481de9c
ZY		 1468 "non-Tx channel.\n");
1469 return 0;
1470 }
1471
1472 /* fill cmd with power settings for all rates for current channel */
14577f23
MA		 1473 /* Fill OFDM rate */
1474 for (rate_idx = IWL_FIRST_OFDM_RATE, i = 0;
d9829a67 1475 rate_idx <= IWL39_LAST_OFDM_RATE; rate_idx++, i++) {
14577f23
MA		 1476
1477 txpower.power[i].tpc = ch_info->power_info[i].tpc;
bb8c093b 1478 txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
b481de9c 1479
e1623446 1480 IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
b481de9c
ZY		 1481 le16_to_cpu(txpower.channel),
1482 txpower.band,
14577f23
MA		 1483 txpower.power[i].tpc.tx_gain,
1484 txpower.power[i].tpc.dsp_atten,
1485 txpower.power[i].rate);
1486 }
1487 /* Fill CCK rates */
1488 for (rate_idx = IWL_FIRST_CCK_RATE;
1489 rate_idx <= IWL_LAST_CCK_RATE; rate_idx++, i++) {
1490 txpower.power[i].tpc = ch_info->power_info[i].tpc;
bb8c093b 1491 txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
14577f23 1492
e1623446 1493 IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
14577f23
MA		 1494 le16_to_cpu(txpower.channel),
1495 txpower.band,
1496 txpower.power[i].tpc.tx_gain,
1497 txpower.power[i].tpc.dsp_atten,
1498 txpower.power[i].rate);
b481de9c
ZY		 1499 }
1500
518099a8
SO		 1501 return iwl_send_cmd_pdu(priv, REPLY_TX_PWR_TABLE_CMD,
1502 sizeof(struct iwl3945_txpowertable_cmd),
1503 &txpower);
b481de9c
ZY		 1504
1505}
1506
1507/**
bb8c093b 1508 * iwl3945_hw_reg_set_new_power - Configures power tables at new levels
b481de9c
ZY		 1509 * @ch_info: Channel to update. Uses power_info.requested_power.
1510 *
1511 * Replace requested_power and base_power_index ch_info fields for
1512 * one channel.
1513 *
1514 * Called if user or spectrum management changes power preferences.
1515 * Takes into account h/w and modulation limitations (clip power).
1516 *
1517 * This does *not* send anything to NIC, just sets up ch_info for one channel.
1518 *
1519 * NOTE: reg_compensate_for_temperature_dif() *must* be run after this to
1520 * properly fill out the scan powers, and actual h/w gain settings,
1521 * and send changes to NIC
1522 */
4a8a4322 1523static int iwl3945_hw_reg_set_new_power(struct iwl_priv *priv,
d20b3c65 1524 struct iwl_channel_info *ch_info)
b481de9c 1525{
bb8c093b 1526 struct iwl3945_channel_power_info *power_info;
b481de9c
ZY		 1527 int power_changed = 0;
1528 int i;
1529 const s8 *clip_pwrs;
1530 int power;
1531
1532 /* Get this chnlgrp's rate-to-max/clip-powers table */
67d613ae 1533 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
b481de9c
ZY		 1534
1535 /* Get this channel's rate-to-current-power settings table */
1536 power_info = ch_info->power_info;
1537
1538 /* update OFDM Txpower settings */
14577f23 1539 for (i = IWL_RATE_6M_INDEX_TABLE; i <= IWL_RATE_54M_INDEX_TABLE;
b481de9c
ZY		 1540 i++, ++power_info) {
1541 int delta_idx;
1542
1543 /* limit new power to be no more than h/w capability */
1544 power = min(ch_info->curr_txpow, clip_pwrs[i]);
1545 if (power == power_info->requested_power)
1546 continue;
1547
1548 /* find difference between old and new requested powers,
1549 * update base (non-temp-compensated) power index */
1550 delta_idx = (power - power_info->requested_power) * 2;
1551 power_info->base_power_index -= delta_idx;
1552
1553 /* save new requested power value */
1554 power_info->requested_power = power;
1555
1556 power_changed = 1;
1557 }
1558
1559 /* update CCK Txpower settings, based on OFDM 12M setting ...
1560 * ... all CCK power settings for a given channel are the *same*. */
1561 if (power_changed) {
1562 power =
14577f23 1563 ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
b481de9c
ZY		 1564 requested_power + IWL_CCK_FROM_OFDM_POWER_DIFF;
1565
bb8c093b 1566 /* do all CCK rates' iwl3945_channel_power_info structures */
14577f23 1567 for (i = IWL_RATE_1M_INDEX_TABLE; i <= IWL_RATE_11M_INDEX_TABLE; i++) {
b481de9c
ZY		 1568 power_info->requested_power = power;
1569 power_info->base_power_index =
14577f23 1570 ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
b481de9c
ZY		 1571 base_power_index + IWL_CCK_FROM_OFDM_INDEX_DIFF;
1572 ++power_info;
1573 }
1574 }
1575
1576 return 0;
1577}
1578
1579/**
bb8c093b 1580 * iwl3945_hw_reg_get_ch_txpower_limit - returns new power limit for channel
b481de9c
ZY		 1581 *
1582 * NOTE: Returned power limit may be less (but not more) than requested,
1583 * based strictly on regulatory (eeprom and spectrum mgt) limitations
1584 * (no consideration for h/w clipping limitations).
1585 */
d20b3c65 1586static int iwl3945_hw_reg_get_ch_txpower_limit(struct iwl_channel_info *ch_info)
b481de9c
ZY		 1587{
1588 s8 max_power;
1589
1590#if 0
1591 /* if we're using TGd limits, use lower of TGd or EEPROM */
1592 if (ch_info->tgd_data.max_power != 0)
1593 max_power = min(ch_info->tgd_data.max_power,
1594 ch_info->eeprom.max_power_avg);
1595
1596 /* else just use EEPROM limits */
1597 else
1598#endif
1599 max_power = ch_info->eeprom.max_power_avg;
1600
1601 return min(max_power, ch_info->max_power_avg);
1602}
1603
1604/**
bb8c093b 1605 * iwl3945_hw_reg_comp_txpower_temp - Compensate for temperature
b481de9c
ZY		 1606 *
1607 * Compensate txpower settings of *all* channels for temperature.
1608 * This only accounts for the difference between current temperature
1609 * and the factory calibration temperatures, and bases the new settings
1610 * on the channel's base_power_index.
1611 *
1612 * If RxOn is "associated", this sends the new Txpower to NIC!
1613 */
4a8a4322 1614static int iwl3945_hw_reg_comp_txpower_temp(struct iwl_priv *priv)
b481de9c 1615{
d20b3c65 1616 struct iwl_channel_info *ch_info = NULL;
e6148917 1617 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 1618 int delta_index;
1619 const s8 *clip_pwrs; /* array of h/w max power levels for each rate */
1620 u8 a_band;
1621 u8 rate_index;
1622 u8 scan_tbl_index;
1623 u8 i;
1624 int ref_temp;
1625 int temperature = priv->temperature;
1626
4e7033ef
WYG		 1627 if (priv->disable_tx_power_cal ||
1628 test_bit(STATUS_SCANNING, &priv->status)) {
1629 /* do not perform tx power calibration */
1630 return 0;
1631 }
b481de9c
ZY		 1632 /* set up new Tx power info for each and every channel, 2.4 and 5.x */
1633 for (i = 0; i < priv->channel_count; i++) {
1634 ch_info = &priv->channel_info[i];
1635 a_band = is_channel_a_band(ch_info);
1636
1637 /* Get this chnlgrp's factory calibration temperature */
e6148917 1638 ref_temp = (s16)eeprom->groups[ch_info->group_index].
b481de9c
ZY		 1639 temperature;
1640
a96a27f9 1641 /* get power index adjustment based on current and factory
b481de9c 1642 * temps */
bb8c093b 1643 delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
b481de9c
ZY		 1644 ref_temp);
1645
1646 /* set tx power value for all rates, OFDM and CCK */
1647 for (rate_index = 0; rate_index < IWL_RATE_COUNT;
1648 rate_index++) {
1649 int power_idx =
1650 ch_info->power_info[rate_index].base_power_index;
1651
1652 /* temperature compensate */
1653 power_idx += delta_index;
1654
1655 /* stay within table range */
bb8c093b 1656 power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
b481de9c
ZY		 1657 ch_info->power_info[rate_index].
1658 power_table_index = (u8) power_idx;
1659 ch_info->power_info[rate_index].tpc =
1660 power_gain_table[a_band][power_idx];
1661 }
1662
1663 /* Get this chnlgrp's rate-to-max/clip-powers table */
67d613ae 1664 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
b481de9c
ZY		 1665
1666 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
1667 for (scan_tbl_index = 0;
1668 scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
1669 s32 actual_index = (scan_tbl_index == 0) ?
14577f23 1670 IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
bb8c093b 1671 iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
b481de9c
ZY		 1672 actual_index, clip_pwrs,
1673 ch_info, a_band);
1674 }
1675 }
1676
1677 /* send Txpower command for current channel to ucode */
75bcfae9 1678 return priv->cfg->ops->lib->send_tx_power(priv);
b481de9c
ZY		 1679}
1680
4a8a4322 1681int iwl3945_hw_reg_set_txpower(struct iwl_priv *priv, s8 power)
b481de9c 1682{
d20b3c65 1683 struct iwl_channel_info *ch_info;
b481de9c
ZY		 1684 s8 max_power;
1685 u8 a_band;
1686 u8 i;
1687
62ea9c5b 1688 if (priv->tx_power_user_lmt == power) {
e1623446 1689 IWL_DEBUG_POWER(priv, "Requested Tx power same as current "
b481de9c
ZY		 1690 "limit: %ddBm.\n", power);
1691 return 0;
1692 }
1693
e1623446 1694 IWL_DEBUG_POWER(priv, "Setting upper limit clamp to %ddBm.\n", power);
62ea9c5b 1695 priv->tx_power_user_lmt = power;
b481de9c
ZY		 1696
1697 /* set up new Tx powers for each and every channel, 2.4 and 5.x */
1698
1699 for (i = 0; i < priv->channel_count; i++) {
1700 ch_info = &priv->channel_info[i];
1701 a_band = is_channel_a_band(ch_info);
1702
1703 /* find minimum power of all user and regulatory constraints
1704 * (does not consider h/w clipping limitations) */
bb8c093b 1705 max_power = iwl3945_hw_reg_get_ch_txpower_limit(ch_info);
b481de9c
ZY		 1706 max_power = min(power, max_power);
1707 if (max_power != ch_info->curr_txpow) {
1708 ch_info->curr_txpow = max_power;
1709
1710 /* this considers the h/w clipping limitations */
bb8c093b 1711 iwl3945_hw_reg_set_new_power(priv, ch_info);
b481de9c
ZY		 1712 }
1713 }
1714
1715 /* update txpower settings for all channels,
1716 * send to NIC if associated. */
1717 is_temp_calib_needed(priv);
bb8c093b 1718 iwl3945_hw_reg_comp_txpower_temp(priv);
b481de9c
ZY		 1719
1720 return 0;
1721}
1722
5bbe233b
AK		 1723static int iwl3945_send_rxon_assoc(struct iwl_priv *priv)
1724{
1725 int rc = 0;
2f301227 1726 struct iwl_rx_packet *pkt;
5bbe233b
AK		 1727 struct iwl3945_rxon_assoc_cmd rxon_assoc;
1728 struct iwl_host_cmd cmd = {
1729 .id = REPLY_RXON_ASSOC,
1730 .len = sizeof(rxon_assoc),
c2acea8e 1731 .flags = CMD_WANT_SKB,
5bbe233b
AK		 1732 .data = &rxon_assoc,
1733 };
1734 const struct iwl_rxon_cmd *rxon1 = &priv->staging_rxon;
1735 const struct iwl_rxon_cmd *rxon2 = &priv->active_rxon;
1736
1737 if ((rxon1->flags == rxon2->flags) &&
1738 (rxon1->filter_flags == rxon2->filter_flags) &&
1739 (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
1740 (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
1741 IWL_DEBUG_INFO(priv, "Using current RXON_ASSOC. Not resending.\n");
1742 return 0;
1743 }
1744
1745 rxon_assoc.flags = priv->staging_rxon.flags;
1746 rxon_assoc.filter_flags = priv->staging_rxon.filter_flags;
1747 rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates;
1748 rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates;
1749 rxon_assoc.reserved = 0;
1750
1751 rc = iwl_send_cmd_sync(priv, &cmd);
1752 if (rc)
1753 return rc;
1754
2f301227
ZY		 1755 pkt = (struct iwl_rx_packet *)cmd.reply_page;
1756 if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
5bbe233b
AK		 1757 IWL_ERR(priv, "Bad return from REPLY_RXON_ASSOC command\n");
1758 rc = -EIO;
1759 }
1760
64a76b50 1761 iwl_free_pages(priv, cmd.reply_page);
5bbe233b
AK		 1762
1763 return rc;
1764}
1765
e0158e61
AK		 1766/**
1767 * iwl3945_commit_rxon - commit staging_rxon to hardware
1768 *
1769 * The RXON command in staging_rxon is committed to the hardware and
1770 * the active_rxon structure is updated with the new data. This
1771 * function correctly transitions out of the RXON_ASSOC_MSK state if
1772 * a HW tune is required based on the RXON structure changes.
1773 */
1774static int iwl3945_commit_rxon(struct iwl_priv *priv)
1775{
1776 /* cast away the const for active_rxon in this function */
1777 struct iwl3945_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
1778 struct iwl3945_rxon_cmd *staging_rxon = (void *)&priv->staging_rxon;
1779 int rc = 0;
1780 bool new_assoc =
1781 !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
1782
1783 if (!iwl_is_alive(priv))
1784 return -1;
1785
1786 /* always get timestamp with Rx frame */
1787 staging_rxon->flags |= RXON_FLG_TSF2HOST_MSK;
1788
1789 /* select antenna */
1790 staging_rxon->flags &=
1791 ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
1792 staging_rxon->flags |= iwl3945_get_antenna_flags(priv);
1793
1794 rc = iwl_check_rxon_cmd(priv);
1795 if (rc) {
1796 IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
1797 return -EINVAL;
1798 }
1799
1800 /* If we don't need to send a full RXON, we can use
1801 * iwl3945_rxon_assoc_cmd which is used to reconfigure filter
1802 * and other flags for the current radio configuration. */
1803 if (!iwl_full_rxon_required(priv)) {
1804 rc = iwl_send_rxon_assoc(priv);
1805 if (rc) {
1806 IWL_ERR(priv, "Error setting RXON_ASSOC "
1807 "configuration (%d).\n", rc);
1808 return rc;
1809 }
1810
1811 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
1812
1813 return 0;
1814 }
1815
1816 /* If we are currently associated and the new config requires
1817 * an RXON_ASSOC and the new config wants the associated mask enabled,
1818 * we must clear the associated from the active configuration
1819 * before we apply the new config */
1820 if (iwl_is_associated(priv) && new_assoc) {
1821 IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
1822 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1823
1824 /*
1825 * reserved4 and 5 could have been filled by the iwlcore code.
1826 * Let's clear them before pushing to the 3945.
1827 */
1828 active_rxon->reserved4 = 0;
1829 active_rxon->reserved5 = 0;
1830 rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
1831 sizeof(struct iwl3945_rxon_cmd),
1832 &priv->active_rxon);
1833
1834 /* If the mask clearing failed then we set
1835 * active_rxon back to what it was previously */
1836 if (rc) {
1837 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
1838 IWL_ERR(priv, "Error clearing ASSOC_MSK on current "
1839 "configuration (%d).\n", rc);
1840 return rc;
1841 }
2c810ccd 1842 iwl_clear_ucode_stations(priv);
7e246191 1843 iwl_restore_stations(priv);
e0158e61
AK		 1844 }
1845
1846 IWL_DEBUG_INFO(priv, "Sending RXON\n"
1847 "* with%s RXON_FILTER_ASSOC_MSK\n"
1848 "* channel = %d\n"
1849 "* bssid = %pM\n",
1850 (new_assoc ? "" : "out"),
1851 le16_to_cpu(staging_rxon->channel),
1852 staging_rxon->bssid_addr);
1853
1854 /*
1855 * reserved4 and 5 could have been filled by the iwlcore code.
1856 * Let's clear them before pushing to the 3945.
1857 */
1858 staging_rxon->reserved4 = 0;
1859 staging_rxon->reserved5 = 0;
1860
90e8e424 1861 iwl_set_rxon_hwcrypto(priv, !iwl3945_mod_params.sw_crypto);
e0158e61
AK		 1862
1863 /* Apply the new configuration */
1864 rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
1865 sizeof(struct iwl3945_rxon_cmd),
1866 staging_rxon);
1867 if (rc) {
1868 IWL_ERR(priv, "Error setting new configuration (%d).\n", rc);
1869 return rc;
1870 }
1871
1872 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
1873
7e246191 1874 if (!new_assoc) {
2c810ccd 1875 iwl_clear_ucode_stations(priv);
7e246191
RC		 1876 iwl_restore_stations(priv);
1877 }
e0158e61
AK		 1878
1879 /* If we issue a new RXON command which required a tune then we must
1880 * send a new TXPOWER command or we won't be able to Tx any frames */
1881 rc = priv->cfg->ops->lib->send_tx_power(priv);
1882 if (rc) {
1883 IWL_ERR(priv, "Error setting Tx power (%d).\n", rc);
1884 return rc;
1885 }
1886
e0158e61
AK		 1887 /* Init the hardware's rate fallback order based on the band */
1888 rc = iwl3945_init_hw_rate_table(priv);
1889 if (rc) {
1890 IWL_ERR(priv, "Error setting HW rate table: %02X\n", rc);
1891 return -EIO;
1892 }
1893
1894 return 0;
1895}
1896
b481de9c
ZY		 1897/**
1898 * iwl3945_reg_txpower_periodic - called when time to check our temperature.
1899 *
1900 * -- reset periodic timer
1901 * -- see if temp has changed enough to warrant re-calibration ... if so:
1902 * -- correct coeffs for temp (can reset temp timer)
1903 * -- save this temp as "last",
1904 * -- send new set of gain settings to NIC
1905 * NOTE: This should continue working, even when we're not associated,
1906 * so we can keep our internal table of scan powers current. */
4a8a4322 1907void iwl3945_reg_txpower_periodic(struct iwl_priv *priv)
b481de9c
ZY		 1908{
1909 /* This will kick in the "brute force"
bb8c093b 1910 * iwl3945_hw_reg_comp_txpower_temp() below */
b481de9c
ZY		 1911 if (!is_temp_calib_needed(priv))
1912 goto reschedule;
1913
1914 /* Set up a new set of temp-adjusted TxPowers, send to NIC.
1915 * This is based *only* on current temperature,
1916 * ignoring any previous power measurements */
bb8c093b 1917 iwl3945_hw_reg_comp_txpower_temp(priv);
b481de9c
ZY		 1918
1919 reschedule:
1920 queue_delayed_work(priv->workqueue,
ee525d13 1921 &priv->_3945.thermal_periodic, REG_RECALIB_PERIOD * HZ);
b481de9c
ZY		 1922}
1923
416e1438 1924static void iwl3945_bg_reg_txpower_periodic(struct work_struct *work)
b481de9c 1925{
4a8a4322 1926 struct iwl_priv *priv = container_of(work, struct iwl_priv,
ee525d13 1927 _3945.thermal_periodic.work);
b481de9c
ZY		 1928
1929 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1930 return;
1931
1932 mutex_lock(&priv->mutex);
1933 iwl3945_reg_txpower_periodic(priv);
1934 mutex_unlock(&priv->mutex);
1935}
1936
1937/**
bb8c093b 1938 * iwl3945_hw_reg_get_ch_grp_index - find the channel-group index (0-4)
b481de9c
ZY		 1939 * for the channel.
1940 *
1941 * This function is used when initializing channel-info structs.
1942 *
1943 * NOTE: These channel groups do *NOT* match the bands above!
1944 * These channel groups are based on factory-tested channels;
1945 * on A-band, EEPROM's "group frequency" entries represent the top
1946 * channel in each group 1-4. Group 5 All B/G channels are in group 0.
1947 */
4a8a4322 1948static u16 iwl3945_hw_reg_get_ch_grp_index(struct iwl_priv *priv,
d20b3c65 1949 const struct iwl_channel_info *ch_info)
b481de9c 1950{
e6148917
SO		 1951 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
1952 struct iwl3945_eeprom_txpower_group *ch_grp = &eeprom->groups[0];
b481de9c
ZY		 1953 u8 group;
1954 u16 group_index = 0; /* based on factory calib frequencies */
1955 u8 grp_channel;
1956
1957 /* Find the group index for the channel ... don't use index 1(?) */
1958 if (is_channel_a_band(ch_info)) {
1959 for (group = 1; group < 5; group++) {
1960 grp_channel = ch_grp[group].group_channel;
1961 if (ch_info->channel <= grp_channel) {
1962 group_index = group;
1963 break;
1964 }
1965 }
1966 /* group 4 has a few channels *above* its factory cal freq */
1967 if (group == 5)
1968 group_index = 4;
1969 } else
1970 group_index = 0; /* 2.4 GHz, group 0 */
1971
e1623446 1972 IWL_DEBUG_POWER(priv, "Chnl %d mapped to grp %d\n", ch_info->channel,
b481de9c
ZY		 1973 group_index);
1974 return group_index;
1975}
1976
1977/**
bb8c093b 1978 * iwl3945_hw_reg_get_matched_power_index - Interpolate to get nominal index
b481de9c
ZY		 1979 *
1980 * Interpolate to get nominal (i.e. at factory calibration temperature) index
1981 * into radio/DSP gain settings table for requested power.
1982 */
4a8a4322 1983static int iwl3945_hw_reg_get_matched_power_index(struct iwl_priv *priv,
b481de9c
ZY		 1984 s8 requested_power,
1985 s32 setting_index, s32 *new_index)
1986{
bb8c093b 1987 const struct iwl3945_eeprom_txpower_group *chnl_grp = NULL;
e6148917 1988 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 1989 s32 index0, index1;
1990 s32 power = 2 * requested_power;
1991 s32 i;
bb8c093b 1992 const struct iwl3945_eeprom_txpower_sample *samples;
b481de9c
ZY		 1993 s32 gains0, gains1;
1994 s32 res;
1995 s32 denominator;
1996
e6148917 1997 chnl_grp = &eeprom->groups[setting_index];
b481de9c
ZY		 1998 samples = chnl_grp->samples;
1999 for (i = 0; i < 5; i++) {
2000 if (power == samples[i].power) {
2001 *new_index = samples[i].gain_index;
2002 return 0;
2003 }
2004 }
2005
2006 if (power > samples[1].power) {
2007 index0 = 0;
2008 index1 = 1;
2009 } else if (power > samples[2].power) {
2010 index0 = 1;
2011 index1 = 2;
2012 } else if (power > samples[3].power) {
2013 index0 = 2;
2014 index1 = 3;
2015 } else {
2016 index0 = 3;
2017 index1 = 4;
2018 }
2019
2020 denominator = (s32) samples[index1].power - (s32) samples[index0].power;
2021 if (denominator == 0)
2022 return -EINVAL;
2023 gains0 = (s32) samples[index0].gain_index * (1 << 19);
2024 gains1 = (s32) samples[index1].gain_index * (1 << 19);
2025 res = gains0 + (gains1 - gains0) *
2026 ((s32) power - (s32) samples[index0].power) / denominator +
2027 (1 << 18);
2028 *new_index = res >> 19;
2029 return 0;
2030}
2031
4a8a4322 2032static void iwl3945_hw_reg_init_channel_groups(struct iwl_priv *priv)
b481de9c
ZY		 2033{
2034 u32 i;
2035 s32 rate_index;
e6148917 2036 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
bb8c093b 2037 const struct iwl3945_eeprom_txpower_group *group;
b481de9c 2038
e1623446 2039 IWL_DEBUG_POWER(priv, "Initializing factory calib info from EEPROM\n");
b481de9c
ZY		 2040
2041 for (i = 0; i < IWL_NUM_TX_CALIB_GROUPS; i++) {
2042 s8 *clip_pwrs; /* table of power levels for each rate */
2043 s8 satur_pwr; /* saturation power for each chnl group */
e6148917 2044 group = &eeprom->groups[i];
b481de9c
ZY		 2045
2046 /* sanity check on factory saturation power value */
2047 if (group->saturation_power < 40) {
39aadf8c 2048 IWL_WARN(priv, "Error: saturation power is %d, "
b481de9c
ZY		 2049 "less than minimum expected 40\n",
2050 group->saturation_power);
2051 return;
2052 }
2053
2054 /*
2055 * Derive requested power levels for each rate, based on
2056 * hardware capabilities (saturation power for band).
2057 * Basic value is 3dB down from saturation, with further
2058 * power reductions for highest 3 data rates. These
2059 * backoffs provide headroom for high rate modulation
2060 * power peaks, without too much distortion (clipping).
2061 */
2062 /* we'll fill in this array with h/w max power levels */
67d613ae 2063 clip_pwrs = (s8 *) priv->_3945.clip_groups[i].clip_powers;
b481de9c
ZY		 2064
2065 /* divide factory saturation power by 2 to find -3dB level */
2066 satur_pwr = (s8) (group->saturation_power >> 1);
2067
2068 /* fill in channel group's nominal powers for each rate */
2069 for (rate_index = 0;
1d79e53c 2070 rate_index < IWL_RATE_COUNT_3945; rate_index++, clip_pwrs++) {
b481de9c 2071 switch (rate_index) {
14577f23 2072 case IWL_RATE_36M_INDEX_TABLE:
b481de9c
ZY		 2073 if (i == 0) /* B/G */
2074 *clip_pwrs = satur_pwr;
2075 else /* A */
2076 *clip_pwrs = satur_pwr - 5;
2077 break;
14577f23 2078 case IWL_RATE_48M_INDEX_TABLE:
b481de9c
ZY		 2079 if (i == 0)
2080 *clip_pwrs = satur_pwr - 7;
2081 else
2082 *clip_pwrs = satur_pwr - 10;
2083 break;
14577f23 2084 case IWL_RATE_54M_INDEX_TABLE:
b481de9c
ZY		 2085 if (i == 0)
2086 *clip_pwrs = satur_pwr - 9;
2087 else
2088 *clip_pwrs = satur_pwr - 12;
2089 break;
2090 default:
2091 *clip_pwrs = satur_pwr;
2092 break;
2093 }
2094 }
2095 }
2096}
2097
2098/**
2099 * iwl3945_txpower_set_from_eeprom - Set channel power info based on EEPROM
2100 *
2101 * Second pass (during init) to set up priv->channel_info
2102 *
2103 * Set up Tx-power settings in our channel info database for each VALID
2104 * (for this geo/SKU) channel, at all Tx data rates, based on eeprom values
2105 * and current temperature.
2106 *
2107 * Since this is based on current temperature (at init time), these values may
2108 * not be valid for very long, but it gives us a starting/default point,
2109 * and allows us to active (i.e. using Tx) scan.
2110 *
2111 * This does *not* write values to NIC, just sets up our internal table.
2112 */
4a8a4322 2113int iwl3945_txpower_set_from_eeprom(struct iwl_priv *priv)
b481de9c 2114{
d20b3c65 2115 struct iwl_channel_info *ch_info = NULL;
bb8c093b 2116 struct iwl3945_channel_power_info *pwr_info;
e6148917 2117 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 2118 int delta_index;
2119 u8 rate_index;
2120 u8 scan_tbl_index;
2121 const s8 *clip_pwrs; /* array of power levels for each rate */
2122 u8 gain, dsp_atten;
2123 s8 power;
2124 u8 pwr_index, base_pwr_index, a_band;
2125 u8 i;
2126 int temperature;
2127
2128 /* save temperature reference,
2129 * so we can determine next time to calibrate */
bb8c093b 2130 temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
b481de9c
ZY		 2131 priv->last_temperature = temperature;
2132
bb8c093b 2133 iwl3945_hw_reg_init_channel_groups(priv);
b481de9c
ZY		 2134
2135 /* initialize Tx power info for each and every channel, 2.4 and 5.x */
2136 for (i = 0, ch_info = priv->channel_info; i < priv->channel_count;
2137 i++, ch_info++) {
2138 a_band = is_channel_a_band(ch_info);
2139 if (!is_channel_valid(ch_info))
2140 continue;
2141
2142 /* find this channel's channel group (*not* "band") index */
2143 ch_info->group_index =
bb8c093b 2144 iwl3945_hw_reg_get_ch_grp_index(priv, ch_info);
b481de9c
ZY		 2145
2146 /* Get this chnlgrp's rate->max/clip-powers table */
67d613ae 2147 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
b481de9c
ZY		 2148
2149 /* calculate power index *adjustment* value according to
2150 * diff between current temperature and factory temperature */
bb8c093b 2151 delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
e6148917 2152 eeprom->groups[ch_info->group_index].
b481de9c
ZY		 2153 temperature);
2154
e1623446 2155 IWL_DEBUG_POWER(priv, "Delta index for channel %d: %d [%d]\n",
b481de9c
ZY		 2156 ch_info->channel, delta_index, temperature +
2157 IWL_TEMP_CONVERT);
2158
2159 /* set tx power value for all OFDM rates */
2160 for (rate_index = 0; rate_index < IWL_OFDM_RATES;
2161 rate_index++) {
25a4ccea 2162 s32 uninitialized_var(power_idx);
b481de9c
ZY		 2163 int rc;
2164
2165 /* use channel group's clip-power table,
2166 * but don't exceed channel's max power */
2167 s8 pwr = min(ch_info->max_power_avg,
2168 clip_pwrs[rate_index]);
2169
2170 pwr_info = &ch_info->power_info[rate_index];
2171
2172 /* get base (i.e. at factory-measured temperature)
2173 * power table index for this rate's power */
bb8c093b 2174 rc = iwl3945_hw_reg_get_matched_power_index(priv, pwr,
b481de9c
ZY		 2175 ch_info->group_index,
2176 &power_idx);
2177 if (rc) {
15b1687c 2178 IWL_ERR(priv, "Invalid power index\n");
b481de9c
ZY		 2179 return rc;
2180 }
2181 pwr_info->base_power_index = (u8) power_idx;
2182
2183 /* temperature compensate */
2184 power_idx += delta_index;
2185
2186 /* stay within range of gain table */
bb8c093b 2187 power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
b481de9c 2188
bb8c093b 2189 /* fill 1 OFDM rate's iwl3945_channel_power_info struct */
b481de9c
ZY		 2190 pwr_info->requested_power = pwr;
2191 pwr_info->power_table_index = (u8) power_idx;
2192 pwr_info->tpc.tx_gain =
2193 power_gain_table[a_band][power_idx].tx_gain;
2194 pwr_info->tpc.dsp_atten =
2195 power_gain_table[a_band][power_idx].dsp_atten;
2196 }
2197
2198 /* set tx power for CCK rates, based on OFDM 12 Mbit settings*/
14577f23 2199 pwr_info = &ch_info->power_info[IWL_RATE_12M_INDEX_TABLE];
b481de9c
ZY		 2200 power = pwr_info->requested_power +
2201 IWL_CCK_FROM_OFDM_POWER_DIFF;
2202 pwr_index = pwr_info->power_table_index +
2203 IWL_CCK_FROM_OFDM_INDEX_DIFF;
2204 base_pwr_index = pwr_info->base_power_index +
2205 IWL_CCK_FROM_OFDM_INDEX_DIFF;
2206
2207 /* stay within table range */
bb8c093b 2208 pwr_index = iwl3945_hw_reg_fix_power_index(pwr_index);
b481de9c
ZY		 2209 gain = power_gain_table[a_band][pwr_index].tx_gain;
2210 dsp_atten = power_gain_table[a_band][pwr_index].dsp_atten;
2211
bb8c093b 2212 /* fill each CCK rate's iwl3945_channel_power_info structure
b481de9c
ZY		 2213 * NOTE: All CCK-rate Txpwrs are the same for a given chnl!
2214 * NOTE: CCK rates start at end of OFDM rates! */
14577f23
MA		 2215 for (rate_index = 0;
2216 rate_index < IWL_CCK_RATES; rate_index++) {
2217 pwr_info = &ch_info->power_info[rate_index+IWL_OFDM_RATES];
b481de9c
ZY		 2218 pwr_info->requested_power = power;
2219 pwr_info->power_table_index = pwr_index;
2220 pwr_info->base_power_index = base_pwr_index;
2221 pwr_info->tpc.tx_gain = gain;
2222 pwr_info->tpc.dsp_atten = dsp_atten;
2223 }
2224
2225 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
2226 for (scan_tbl_index = 0;
2227 scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
2228 s32 actual_index = (scan_tbl_index == 0) ?
14577f23 2229 IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
bb8c093b 2230 iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
b481de9c
ZY		 2231 actual_index, clip_pwrs, ch_info, a_band);
2232 }
2233 }
2234
2235 return 0;
2236}
2237
4a8a4322 2238int iwl3945_hw_rxq_stop(struct iwl_priv *priv)
b481de9c
ZY		 2239{
2240 int rc;
b481de9c 2241
5d49f498
AK		 2242 iwl_write_direct32(priv, FH39_RCSR_CONFIG(0), 0);
2243 rc = iwl_poll_direct_bit(priv, FH39_RSSR_STATUS,
bddadf86 2244 FH39_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000);
b481de9c 2245 if (rc < 0)
15b1687c 2246 IWL_ERR(priv, "Can't stop Rx DMA.\n");
b481de9c 2247
b481de9c
ZY		 2248 return 0;
2249}
2250
188cf6c7 2251int iwl3945_hw_tx_queue_init(struct iwl_priv *priv, struct iwl_tx_queue *txq)
b481de9c 2252{
b481de9c
ZY		 2253 int txq_id = txq->q.id;
2254
ee525d13 2255 struct iwl3945_shared *shared_data = priv->_3945.shared_virt;
b481de9c
ZY		 2256
2257 shared_data->tx_base_ptr[txq_id] = cpu_to_le32((u32)txq->q.dma_addr);
2258
5d49f498
AK		 2259 iwl_write_direct32(priv, FH39_CBCC_CTRL(txq_id), 0);
2260 iwl_write_direct32(priv, FH39_CBCC_BASE(txq_id), 0);
bddadf86 2261
5d49f498 2262 iwl_write_direct32(priv, FH39_TCSR_CONFIG(txq_id),
bddadf86
TW		 2263 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT |
2264 FH39_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF |
2265 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD |
2266 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL |
2267 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE);
b481de9c
ZY		 2268
2269 /* fake read to flush all prev. writes */
5d49f498 2270 iwl_read32(priv, FH39_TSSR_CBB_BASE);
b481de9c
ZY		 2271
2272 return 0;
2273}
2274
42427b4e
KA		 2275/*
2276 * HCMD utils
2277 */
2278static u16 iwl3945_get_hcmd_size(u8 cmd_id, u16 len)
2279{
2280 switch (cmd_id) {
2281 case REPLY_RXON:
d25aabb0
WT		 2282 return sizeof(struct iwl3945_rxon_cmd);
2283 case POWER_TABLE_CMD:
2284 return sizeof(struct iwl3945_powertable_cmd);
42427b4e
KA		 2285 default:
2286 return len;
2287 }
2288}
2289
c587de0b 2290
17f841cd
SO		 2291static u16 iwl3945_build_addsta_hcmd(const struct iwl_addsta_cmd *cmd, u8 *data)
2292{
c587de0b
TW		 2293 struct iwl3945_addsta_cmd *addsta = (struct iwl3945_addsta_cmd *)data;
2294 addsta->mode = cmd->mode;
2295 memcpy(&addsta->sta, &cmd->sta, sizeof(struct sta_id_modify));
2296 memcpy(&addsta->key, &cmd->key, sizeof(struct iwl4965_keyinfo));
2297 addsta->station_flags = cmd->station_flags;
2298 addsta->station_flags_msk = cmd->station_flags_msk;
2299 addsta->tid_disable_tx = cpu_to_le16(0);
2300 addsta->rate_n_flags = cmd->rate_n_flags;
2301 addsta->add_immediate_ba_tid = cmd->add_immediate_ba_tid;
2302 addsta->remove_immediate_ba_tid = cmd->remove_immediate_ba_tid;
2303 addsta->add_immediate_ba_ssn = cmd->add_immediate_ba_ssn;
2304
2305 return (u16)sizeof(struct iwl3945_addsta_cmd);
17f841cd
SO		 2306}
2307
1fa61b2e
JB		 2308static int iwl3945_manage_ibss_station(struct iwl_priv *priv,
2309 struct ieee80211_vif *vif, bool add)
2310{
fd1af15d 2311 struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
1fa61b2e
JB		 2312 int ret;
2313
1fa61b2e 2314 if (add) {
57f8db89 2315 ret = iwl_add_bssid_station(priv, vif->bss_conf.bssid, false,
fd1af15d 2316 &vif_priv->ibss_bssid_sta_id);
1fa61b2e
JB		 2317 if (ret)
2318 return ret;
2319
fd1af15d 2320 iwl3945_sync_sta(priv, vif_priv->ibss_bssid_sta_id,
1fa61b2e 2321 (priv->band == IEEE80211_BAND_5GHZ) ?
9c5ac091 2322 IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP);
fd1af15d 2323 iwl3945_rate_scale_init(priv->hw, vif_priv->ibss_bssid_sta_id);
1fa61b2e
JB		 2324
2325 return 0;
2326 }
2327
fd1af15d
JB		 2328 return iwl_remove_station(priv, vif_priv->ibss_bssid_sta_id,
2329 vif->bss_conf.bssid);
1fa61b2e 2330}
c587de0b 2331
b481de9c
ZY		 2332/**
2333 * iwl3945_init_hw_rate_table - Initialize the hardware rate fallback table
2334 */
4a8a4322 2335int iwl3945_init_hw_rate_table(struct iwl_priv *priv)
b481de9c 2336{
14577f23 2337 int rc, i, index, prev_index;
bb8c093b 2338 struct iwl3945_rate_scaling_cmd rate_cmd = {
b481de9c
ZY		 2339 .reserved = {0, 0, 0},
2340 };
bb8c093b 2341 struct iwl3945_rate_scaling_info *table = rate_cmd.table;
b481de9c 2342
bb8c093b
CH		 2343 for (i = 0; i < ARRAY_SIZE(iwl3945_rates); i++) {
2344 index = iwl3945_rates[i].table_rs_index;
14577f23
MA		 2345
2346 table[index].rate_n_flags =
bb8c093b 2347 iwl3945_hw_set_rate_n_flags(iwl3945_rates[i].plcp, 0);
14577f23 2348 table[index].try_cnt = priv->retry_rate;
bb8c093b 2349 prev_index = iwl3945_get_prev_ieee_rate(i);
7262796a
AM		 2350 table[index].next_rate_index =
2351 iwl3945_rates[prev_index].table_rs_index;
b481de9c
ZY		 2352 }
2353
8318d78a
JB		 2354 switch (priv->band) {
2355 case IEEE80211_BAND_5GHZ:
e1623446 2356 IWL_DEBUG_RATE(priv, "Select A mode rate scale\n");
b481de9c
ZY		 2357 /* If one of the following CCK rates is used,
2358 * have it fall back to the 6M OFDM rate */
7262796a
AM		 2359 for (i = IWL_RATE_1M_INDEX_TABLE;
2360 i <= IWL_RATE_11M_INDEX_TABLE; i++)
2361 table[i].next_rate_index =
2362 iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
b481de9c
ZY		 2363
2364 /* Don't fall back to CCK rates */
7262796a
AM		 2365 table[IWL_RATE_12M_INDEX_TABLE].next_rate_index =
2366 IWL_RATE_9M_INDEX_TABLE;
b481de9c
ZY		 2367
2368 /* Don't drop out of OFDM rates */
14577f23 2369 table[IWL_RATE_6M_INDEX_TABLE].next_rate_index =
bb8c093b 2370 iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
b481de9c
ZY		 2371 break;
2372
8318d78a 2373 case IEEE80211_BAND_2GHZ:
e1623446 2374 IWL_DEBUG_RATE(priv, "Select B/G mode rate scale\n");
b481de9c
ZY		 2375 /* If an OFDM rate is used, have it fall back to the
2376 * 1M CCK rates */
b481de9c 2377
ee525d13 2378 if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
8ccde88a 2379 iwl_is_associated(priv)) {
7262796a
AM		 2380
2381 index = IWL_FIRST_CCK_RATE;
2382 for (i = IWL_RATE_6M_INDEX_TABLE;
2383 i <= IWL_RATE_54M_INDEX_TABLE; i++)
2384 table[i].next_rate_index =
2385 iwl3945_rates[index].table_rs_index;
2386
2387 index = IWL_RATE_11M_INDEX_TABLE;
2388 /* CCK shouldn't fall back to OFDM... */
2389 table[index].next_rate_index = IWL_RATE_5M_INDEX_TABLE;
2390 }
b481de9c
ZY		 2391 break;
2392
2393 default:
8318d78a 2394 WARN_ON(1);
b481de9c
ZY		 2395 break;
2396 }
2397
2398 /* Update the rate scaling for control frame Tx */
2399 rate_cmd.table_id = 0;
518099a8 2400 rc = iwl_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
b481de9c
ZY		 2401 &rate_cmd);
2402 if (rc)
2403 return rc;
2404
2405 /* Update the rate scaling for data frame Tx */
2406 rate_cmd.table_id = 1;
518099a8 2407 return iwl_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
b481de9c
ZY		 2408 &rate_cmd);
2409}
2410
796083cb 2411/* Called when initializing driver */
4a8a4322 2412int iwl3945_hw_set_hw_params(struct iwl_priv *priv)
b481de9c 2413{
3832ec9d
AK		 2414 memset((void *)&priv->hw_params, 0,
2415 sizeof(struct iwl_hw_params));
b481de9c 2416
ee525d13
JB		 2417 priv->_3945.shared_virt =
2418 dma_alloc_coherent(&priv->pci_dev->dev,
2419 sizeof(struct iwl3945_shared),
2420 &priv->_3945.shared_phys, GFP_KERNEL);
2421 if (!priv->_3945.shared_virt) {
15b1687c 2422 IWL_ERR(priv, "failed to allocate pci memory\n");
b481de9c
ZY		 2423 return -ENOMEM;
2424 }
2425
21c02a1a 2426 /* Assign number of Usable TX queues */
88804e2b 2427 priv->hw_params.max_txq_num = priv->cfg->num_of_queues;
21c02a1a 2428
a8e74e27 2429 priv->hw_params.tfd_size = sizeof(struct iwl3945_tfd);
2f301227 2430 priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_3K);
3832ec9d
AK		 2431 priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
2432 priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
2433 priv->hw_params.max_stations = IWL3945_STATION_COUNT;
2434 priv->hw_params.bcast_sta_id = IWL3945_BROADCAST_ID;
3e82a822 2435
141c43a3 2436 priv->hw_params.rx_wrt_ptr_reg = FH39_RSCSR_CHNL0_WPTR;
2c2f3b33 2437 priv->hw_params.max_beacon_itrvl = IWL39_MAX_UCODE_BEACON_INTERVAL;
a0ee74cf 2438 priv->hw_params.beacon_time_tsf_bits = IWL3945_EXT_BEACON_TIME_POS;
141c43a3 2439
b481de9c
ZY		 2440 return 0;
2441}
2442
4a8a4322 2443unsigned int iwl3945_hw_get_beacon_cmd(struct iwl_priv *priv,
bb8c093b 2444 struct iwl3945_frame *frame, u8 rate)
b481de9c 2445{
bb8c093b 2446 struct iwl3945_tx_beacon_cmd *tx_beacon_cmd;
b481de9c
ZY		 2447 unsigned int frame_size;
2448
bb8c093b 2449 tx_beacon_cmd = (struct iwl3945_tx_beacon_cmd *)&frame->u;
b481de9c
ZY		 2450 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
2451
3832ec9d 2452 tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
b481de9c
ZY		 2453 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2454
bb8c093b 2455 frame_size = iwl3945_fill_beacon_frame(priv,
b481de9c 2456 tx_beacon_cmd->frame,
b481de9c
ZY		 2457 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
2458
2459 BUG_ON(frame_size > MAX_MPDU_SIZE);
2460 tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
2461
2462 tx_beacon_cmd->tx.rate = rate;
2463 tx_beacon_cmd->tx.tx_flags = (TX_CMD_FLG_SEQ_CTL_MSK |
2464 TX_CMD_FLG_TSF_MSK);
2465
14577f23
MA		 2466 /* supp_rates[0] == OFDM start at IWL_FIRST_OFDM_RATE*/
2467 tx_beacon_cmd->tx.supp_rates[0] =
2468 (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
2469
b481de9c 2470 tx_beacon_cmd->tx.supp_rates[1] =
14577f23 2471 (IWL_CCK_BASIC_RATES_MASK & 0xF);
b481de9c 2472
3ac7f146 2473 return sizeof(struct iwl3945_tx_beacon_cmd) + frame_size;
b481de9c
ZY		 2474}
2475
4a8a4322 2476void iwl3945_hw_rx_handler_setup(struct iwl_priv *priv)
b481de9c 2477{
91c066f2 2478 priv->rx_handlers[REPLY_TX] = iwl3945_rx_reply_tx;
b481de9c
ZY		 2479 priv->rx_handlers[REPLY_3945_RX] = iwl3945_rx_reply_rx;
2480}
2481
4a8a4322 2482void iwl3945_hw_setup_deferred_work(struct iwl_priv *priv)
b481de9c 2483{
ee525d13 2484 INIT_DELAYED_WORK(&priv->_3945.thermal_periodic,
b481de9c
ZY		 2485 iwl3945_bg_reg_txpower_periodic);
2486}
2487
4a8a4322 2488void iwl3945_hw_cancel_deferred_work(struct iwl_priv *priv)
b481de9c 2489{
ee525d13 2490 cancel_delayed_work(&priv->_3945.thermal_periodic);
b481de9c
ZY		 2491}
2492
0164b9b4
KA		 2493/* check contents of special bootstrap uCode SRAM */
2494static int iwl3945_verify_bsm(struct iwl_priv *priv)
2495 {
2496 __le32 *image = priv->ucode_boot.v_addr;
2497 u32 len = priv->ucode_boot.len;
2498 u32 reg;
2499 u32 val;
2500
e1623446 2501 IWL_DEBUG_INFO(priv, "Begin verify bsm\n");
0164b9b4
KA		 2502
2503 /* verify BSM SRAM contents */
2504 val = iwl_read_prph(priv, BSM_WR_DWCOUNT_REG);
2505 for (reg = BSM_SRAM_LOWER_BOUND;
2506 reg < BSM_SRAM_LOWER_BOUND + len;
2507 reg += sizeof(u32), image++) {
2508 val = iwl_read_prph(priv, reg);
2509 if (val != le32_to_cpu(*image)) {
2510 IWL_ERR(priv, "BSM uCode verification failed at "
2511 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
2512 BSM_SRAM_LOWER_BOUND,
2513 reg - BSM_SRAM_LOWER_BOUND, len,
2514 val, le32_to_cpu(*image));
2515 return -EIO;
2516 }
2517 }
2518
e1623446 2519 IWL_DEBUG_INFO(priv, "BSM bootstrap uCode image OK\n");
0164b9b4
KA		 2520
2521 return 0;
2522}
2523
e6148917
SO		 2524
2525/******************************************************************************
2526 *
2527 * EEPROM related functions
2528 *
2529 ******************************************************************************/
2530
2531/*
2532 * Clear the OWNER_MSK, to establish driver (instead of uCode running on
2533 * embedded controller) as EEPROM reader; each read is a series of pulses
2534 * to/from the EEPROM chip, not a single event, so even reads could conflict
2535 * if they weren't arbitrated by some ownership mechanism. Here, the driver
2536 * simply claims ownership, which should be safe when this function is called
2537 * (i.e. before loading uCode!).
2538 */
2539static int iwl3945_eeprom_acquire_semaphore(struct iwl_priv *priv)
2540{
2541 _iwl_clear_bit(priv, CSR_EEPROM_GP, CSR_EEPROM_GP_IF_OWNER_MSK);
2542 return 0;
2543}
2544
2545
2546static void iwl3945_eeprom_release_semaphore(struct iwl_priv *priv)
2547{
2548 return;
2549}
2550
0164b9b4
KA		 2551 /**
2552 * iwl3945_load_bsm - Load bootstrap instructions
2553 *
2554 * BSM operation:
2555 *
2556 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
2557 * in special SRAM that does not power down during RFKILL. When powering back
2558 * up after power-saving sleeps (or during initial uCode load), the BSM loads
2559 * the bootstrap program into the on-board processor, and starts it.
2560 *
2561 * The bootstrap program loads (via DMA) instructions and data for a new
2562 * program from host DRAM locations indicated by the host driver in the
2563 * BSM_DRAM_* registers. Once the new program is loaded, it starts
2564 * automatically.
2565 *
2566 * When initializing the NIC, the host driver points the BSM to the
2567 * "initialize" uCode image. This uCode sets up some internal data, then
2568 * notifies host via "initialize alive" that it is complete.
2569 *
2570 * The host then replaces the BSM_DRAM_* pointer values to point to the
2571 * normal runtime uCode instructions and a backup uCode data cache buffer
2572 * (filled initially with starting data values for the on-board processor),
2573 * then triggers the "initialize" uCode to load and launch the runtime uCode,
2574 * which begins normal operation.
2575 *
2576 * When doing a power-save shutdown, runtime uCode saves data SRAM into
2577 * the backup data cache in DRAM before SRAM is powered down.
2578 *
2579 * When powering back up, the BSM loads the bootstrap program. This reloads
2580 * the runtime uCode instructions and the backup data cache into SRAM,
2581 * and re-launches the runtime uCode from where it left off.
2582 */
2583static int iwl3945_load_bsm(struct iwl_priv *priv)
2584{
2585 __le32 *image = priv->ucode_boot.v_addr;
2586 u32 len = priv->ucode_boot.len;
2587 dma_addr_t pinst;
2588 dma_addr_t pdata;
2589 u32 inst_len;
2590 u32 data_len;
2591 int rc;
2592 int i;
2593 u32 done;
2594 u32 reg_offset;
2595
e1623446 2596 IWL_DEBUG_INFO(priv, "Begin load bsm\n");
0164b9b4
KA		 2597
2598 /* make sure bootstrap program is no larger than BSM's SRAM size */
2599 if (len > IWL39_MAX_BSM_SIZE)
2600 return -EINVAL;
2601
2602 /* Tell bootstrap uCode where to find the "Initialize" uCode
2603 * in host DRAM ... host DRAM physical address bits 31:0 for 3945.
2604 * NOTE: iwl3945_initialize_alive_start() will replace these values,
2605 * after the "initialize" uCode has run, to point to
2606 * runtime/protocol instructions and backup data cache. */
2607 pinst = priv->ucode_init.p_addr;
2608 pdata = priv->ucode_init_data.p_addr;
2609 inst_len = priv->ucode_init.len;
2610 data_len = priv->ucode_init_data.len;
2611
0164b9b4
KA		 2612 iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
2613 iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
2614 iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
2615 iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
2616
2617 /* Fill BSM memory with bootstrap instructions */
2618 for (reg_offset = BSM_SRAM_LOWER_BOUND;
2619 reg_offset < BSM_SRAM_LOWER_BOUND + len;
2620 reg_offset += sizeof(u32), image++)
2621 _iwl_write_prph(priv, reg_offset,
2622 le32_to_cpu(*image));
2623
2624 rc = iwl3945_verify_bsm(priv);
a8b50a0a 2625 if (rc)
0164b9b4 2626 return rc;
0164b9b4
KA		 2627
2628 /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
2629 iwl_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
2630 iwl_write_prph(priv, BSM_WR_MEM_DST_REG,
2631 IWL39_RTC_INST_LOWER_BOUND);
2632 iwl_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
2633
2634 /* Load bootstrap code into instruction SRAM now,
2635 * to prepare to load "initialize" uCode */
2636 iwl_write_prph(priv, BSM_WR_CTRL_REG,
2637 BSM_WR_CTRL_REG_BIT_START);
2638
2639 /* Wait for load of bootstrap uCode to finish */
2640 for (i = 0; i < 100; i++) {
2641 done = iwl_read_prph(priv, BSM_WR_CTRL_REG);
2642 if (!(done & BSM_WR_CTRL_REG_BIT_START))
2643 break;
2644 udelay(10);
2645 }
2646 if (i < 100)
e1623446 2647 IWL_DEBUG_INFO(priv, "BSM write complete, poll %d iterations\n", i);
0164b9b4
KA		 2648 else {
2649 IWL_ERR(priv, "BSM write did not complete!\n");
2650 return -EIO;
2651 }
2652
2653 /* Enable future boot loads whenever power management unit triggers it
2654 * (e.g. when powering back up after power-save shutdown) */
2655 iwl_write_prph(priv, BSM_WR_CTRL_REG,
2656 BSM_WR_CTRL_REG_BIT_START_EN);
2657
0164b9b4
KA		 2658 return 0;
2659}
2660
5bbe233b
AK		 2661static struct iwl_hcmd_ops iwl3945_hcmd = {
2662 .rxon_assoc = iwl3945_send_rxon_assoc,
e0158e61 2663 .commit_rxon = iwl3945_commit_rxon,
65b52bde 2664 .send_bt_config = iwl_send_bt_config,
5bbe233b
AK		 2665};
2666
0164b9b4 2667static struct iwl_lib_ops iwl3945_lib = {
7aaa1d79
SO		 2668 .txq_attach_buf_to_tfd = iwl3945_hw_txq_attach_buf_to_tfd,
2669 .txq_free_tfd = iwl3945_hw_txq_free_tfd,
a8e74e27 2670 .txq_init = iwl3945_hw_tx_queue_init,
0164b9b4 2671 .load_ucode = iwl3945_load_bsm,
b7a79404
RC		 2672 .dump_nic_event_log = iwl3945_dump_nic_event_log,
2673 .dump_nic_error_log = iwl3945_dump_nic_error_log,
01ec616d
KA		 2674 .apm_ops = {
2675 .init = iwl3945_apm_init,
d68b603c 2676 .stop = iwl_apm_stop,
01ec616d 2677 .config = iwl3945_nic_config,
854682ed 2678 .set_pwr_src = iwl3945_set_pwr_src,
01ec616d 2679 },
e6148917
SO		 2680 .eeprom_ops = {
2681 .regulatory_bands = {
2682 EEPROM_REGULATORY_BAND_1_CHANNELS,
2683 EEPROM_REGULATORY_BAND_2_CHANNELS,
2684 EEPROM_REGULATORY_BAND_3_CHANNELS,
2685 EEPROM_REGULATORY_BAND_4_CHANNELS,
2686 EEPROM_REGULATORY_BAND_5_CHANNELS,
7aafef1c
WYG		 2687 EEPROM_REGULATORY_BAND_NO_HT40,
2688 EEPROM_REGULATORY_BAND_NO_HT40,
e6148917
SO		 2689 },
2690 .verify_signature = iwlcore_eeprom_verify_signature,
2691 .acquire_semaphore = iwl3945_eeprom_acquire_semaphore,
2692 .release_semaphore = iwl3945_eeprom_release_semaphore,
2693 .query_addr = iwlcore_eeprom_query_addr,
2694 },
75bcfae9 2695 .send_tx_power = iwl3945_send_tx_power,
c2436980 2696 .is_valid_rtc_data_addr = iwl3945_hw_valid_rtc_data_addr,
5bbe233b 2697 .post_associate = iwl3945_post_associate,
ef850d7c 2698 .isr = iwl_isr_legacy,
60690a6a 2699 .config_ap = iwl3945_config_ap,
1fa61b2e 2700 .manage_ibss_station = iwl3945_manage_ibss_station,
a29576a7 2701 .check_plcp_health = iwl3945_good_plcp_health,
17f36fc6
AK		 2702
2703 .debugfs_ops = {
2704 .rx_stats_read = iwl3945_ucode_rx_stats_read,
2705 .tx_stats_read = iwl3945_ucode_tx_stats_read,
2706 .general_stats_read = iwl3945_ucode_general_stats_read,
2707 },
0164b9b4
KA		 2708};
2709
42427b4e
KA		 2710static struct iwl_hcmd_utils_ops iwl3945_hcmd_utils = {
2711 .get_hcmd_size = iwl3945_get_hcmd_size,
17f841cd 2712 .build_addsta_hcmd = iwl3945_build_addsta_hcmd,
37dc70fe 2713 .rts_tx_cmd_flag = iwlcore_rts_tx_cmd_flag,
b6e4c55a 2714 .request_scan = iwl3945_request_scan,
42427b4e
KA		 2715};
2716
45d5d805 2717static const struct iwl_ops iwl3945_ops = {
0164b9b4 2718 .lib = &iwl3945_lib,
5bbe233b 2719 .hcmd = &iwl3945_hcmd,
42427b4e 2720 .utils = &iwl3945_hcmd_utils,
e932a609 2721 .led = &iwl3945_led_ops,
0164b9b4
KA		 2722};
2723
c0f20d91 2724static struct iwl_cfg iwl3945_bg_cfg = {
82b9a121 2725 .name = "3945BG",
a0987a8d
RC		 2726 .fw_name_pre = IWL3945_FW_PRE,
2727 .ucode_api_max = IWL3945_UCODE_API_MAX,
2728 .ucode_api_min = IWL3945_UCODE_API_MIN,
82b9a121 2729 .sku = IWL_SKU_G,
e6148917
SO		 2730 .eeprom_size = IWL3945_EEPROM_IMG_SIZE,
2731 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
0164b9b4 2732 .ops = &iwl3945_ops,
88804e2b 2733 .num_of_queues = IWL39_NUM_QUEUES,
ef850d7c 2734 .mod_params = &iwl3945_mod_params,
fadb3582
BC		 2735 .pll_cfg_val = CSR39_ANA_PLL_CFG_VAL,
2736 .set_l0s = false,
2737 .use_bsm = true,
b261793d
DH		 2738 .use_isr_legacy = true,
2739 .ht_greenfield_support = false,
f2d0d0e2 2740 .led_compensation = 64,
bc45a670 2741 .broken_powersave = true,
a29576a7 2742 .plcp_delta_threshold = IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF,
b74e31a9 2743 .monitor_recover_period = IWL_MONITORING_PERIOD,
678b385d 2744 .max_event_log_size = 512,
4e7033ef 2745 .tx_power_by_driver = true,
82b9a121
TW		 2746};
2747
c0f20d91 2748static struct iwl_cfg iwl3945_abg_cfg = {
82b9a121 2749 .name = "3945ABG",
a0987a8d
RC		 2750 .fw_name_pre = IWL3945_FW_PRE,
2751 .ucode_api_max = IWL3945_UCODE_API_MAX,
2752 .ucode_api_min = IWL3945_UCODE_API_MIN,
82b9a121 2753 .sku = IWL_SKU_A|IWL_SKU_G,
e6148917
SO		 2754 .eeprom_size = IWL3945_EEPROM_IMG_SIZE,
2755 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
0164b9b4 2756 .ops = &iwl3945_ops,
88804e2b 2757 .num_of_queues = IWL39_NUM_QUEUES,
ef850d7c 2758 .mod_params = &iwl3945_mod_params,
b261793d
DH		 2759 .use_isr_legacy = true,
2760 .ht_greenfield_support = false,
f2d0d0e2 2761 .led_compensation = 64,
bc45a670 2762 .broken_powersave = true,
a29576a7 2763 .plcp_delta_threshold = IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF,
b74e31a9 2764 .monitor_recover_period = IWL_MONITORING_PERIOD,
678b385d 2765 .max_event_log_size = 512,
4e7033ef 2766 .tx_power_by_driver = true,
82b9a121
TW		 2767};
2768
a3aa1884 2769DEFINE_PCI_DEVICE_TABLE(iwl3945_hw_card_ids) = {
82b9a121
TW		 2770 {IWL_PCI_DEVICE(0x4222, 0x1005, iwl3945_bg_cfg)},
2771 {IWL_PCI_DEVICE(0x4222, 0x1034, iwl3945_bg_cfg)},
2772 {IWL_PCI_DEVICE(0x4222, 0x1044, iwl3945_bg_cfg)},
2773 {IWL_PCI_DEVICE(0x4227, 0x1014, iwl3945_bg_cfg)},
2774 {IWL_PCI_DEVICE(0x4222, PCI_ANY_ID, iwl3945_abg_cfg)},
2775 {IWL_PCI_DEVICE(0x4227, PCI_ANY_ID, iwl3945_abg_cfg)},
b481de9c
ZY		 2776 {0}
2777};
2778
bb8c093b 2779MODULE_DEVICE_TABLE(pci, iwl3945_hw_card_ids);
Linux kernel - Deliverables
This page took 0.716834 seconds and 5 git commands to generate.