mac80211: unify config_interface and bss_info_changed
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / iwl-agn.c
CommitLineData
b481de9c
ZY
1/******************************************************************************
2 *
01f8162a 3 * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
b481de9c
ZY
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
759ef89f 25 * Intel Linux Wireless <ilw@linux.intel.com>
b481de9c
ZY
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
b481de9c
ZY
30#include <linux/kernel.h>
31#include <linux/module.h>
b481de9c
ZY
32#include <linux/init.h>
33#include <linux/pci.h>
34#include <linux/dma-mapping.h>
35#include <linux/delay.h>
36#include <linux/skbuff.h>
37#include <linux/netdevice.h>
38#include <linux/wireless.h>
39#include <linux/firmware.h>
b481de9c
ZY
40#include <linux/etherdevice.h>
41#include <linux/if_arp.h>
42
b481de9c
ZY
43#include <net/mac80211.h>
44
45#include <asm/div64.h>
46
a3139c59
SO
47#define DRV_NAME "iwlagn"
48
6bc913bd 49#include "iwl-eeprom.h"
3e0d4cb1 50#include "iwl-dev.h"
fee1247a 51#include "iwl-core.h"
3395f6e9 52#include "iwl-io.h"
b481de9c 53#include "iwl-helpers.h"
6974e363 54#include "iwl-sta.h"
f0832f13 55#include "iwl-calib.h"
b481de9c 56
416e1438 57
b481de9c
ZY
58/******************************************************************************
59 *
60 * module boiler plate
61 *
62 ******************************************************************************/
63
b481de9c
ZY
64/*
65 * module name, copyright, version, etc.
b481de9c 66 */
d783b061 67#define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
b481de9c 68
0a6857e7 69#ifdef CONFIG_IWLWIFI_DEBUG
b481de9c
ZY
70#define VD "d"
71#else
72#define VD
73#endif
74
80bc5393 75#ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
b481de9c
ZY
76#define VS "s"
77#else
78#define VS
79#endif
80
df48c323 81#define DRV_VERSION IWLWIFI_VERSION VD VS
b481de9c 82
b481de9c
ZY
83
84MODULE_DESCRIPTION(DRV_DESCRIPTION);
85MODULE_VERSION(DRV_VERSION);
a7b75207 86MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
b481de9c 87MODULE_LICENSE("GPL");
4fc22b21 88MODULE_ALIAS("iwl4965");
b481de9c 89
b481de9c 90/*************** STATION TABLE MANAGEMENT ****
9fbab516 91 * mac80211 should be examined to determine if sta_info is duplicating
b481de9c
ZY
92 * the functionality provided here
93 */
94
95/**************************************************************/
96
b481de9c 97/**
5b9f8cd3 98 * iwl_commit_rxon - commit staging_rxon to hardware
b481de9c 99 *
01ebd063 100 * The RXON command in staging_rxon is committed to the hardware and
b481de9c
ZY
101 * the active_rxon structure is updated with the new data. This
102 * function correctly transitions out of the RXON_ASSOC_MSK state if
103 * a HW tune is required based on the RXON structure changes.
104 */
e0158e61 105int iwl_commit_rxon(struct iwl_priv *priv)
b481de9c
ZY
106{
107 /* cast away the const for active_rxon in this function */
c1adf9fb 108 struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
43d59b32
EG
109 int ret;
110 bool new_assoc =
111 !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
b481de9c 112
fee1247a 113 if (!iwl_is_alive(priv))
43d59b32 114 return -EBUSY;
b481de9c
ZY
115
116 /* always get timestamp with Rx frame */
117 priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
a326a5d0
EG
118 /* allow CTS-to-self if possible. this is relevant only for
119 * 5000, but will not damage 4965 */
120 priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
b481de9c 121
8ccde88a 122 ret = iwl_check_rxon_cmd(priv);
43d59b32 123 if (ret) {
15b1687c 124 IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
b481de9c
ZY
125 return -EINVAL;
126 }
127
128 /* If we don't need to send a full RXON, we can use
5b9f8cd3 129 * iwl_rxon_assoc_cmd which is used to reconfigure filter
b481de9c 130 * and other flags for the current radio configuration. */
54559703 131 if (!iwl_full_rxon_required(priv)) {
43d59b32
EG
132 ret = iwl_send_rxon_assoc(priv);
133 if (ret) {
15b1687c 134 IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
43d59b32 135 return ret;
b481de9c
ZY
136 }
137
138 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
b481de9c
ZY
139 return 0;
140 }
141
142 /* station table will be cleared */
143 priv->assoc_station_added = 0;
144
b481de9c
ZY
145 /* If we are currently associated and the new config requires
146 * an RXON_ASSOC and the new config wants the associated mask enabled,
147 * we must clear the associated from the active configuration
148 * before we apply the new config */
43d59b32 149 if (iwl_is_associated(priv) && new_assoc) {
e1623446 150 IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
b481de9c
ZY
151 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
152
43d59b32 153 ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
c1adf9fb 154 sizeof(struct iwl_rxon_cmd),
b481de9c
ZY
155 &priv->active_rxon);
156
157 /* If the mask clearing failed then we set
158 * active_rxon back to what it was previously */
43d59b32 159 if (ret) {
b481de9c 160 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
15b1687c 161 IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
43d59b32 162 return ret;
b481de9c 163 }
b481de9c
ZY
164 }
165
e1623446 166 IWL_DEBUG_INFO(priv, "Sending RXON\n"
b481de9c
ZY
167 "* with%s RXON_FILTER_ASSOC_MSK\n"
168 "* channel = %d\n"
e174961c 169 "* bssid = %pM\n",
43d59b32 170 (new_assoc ? "" : "out"),
b481de9c 171 le16_to_cpu(priv->staging_rxon.channel),
e174961c 172 priv->staging_rxon.bssid_addr);
b481de9c 173
5b9f8cd3 174 iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
43d59b32
EG
175
176 /* Apply the new configuration
177 * RXON unassoc clears the station table in uCode, send it before
178 * we add the bcast station. If assoc bit is set, we will send RXON
179 * after having added the bcast and bssid station.
180 */
181 if (!new_assoc) {
182 ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
c1adf9fb 183 sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
43d59b32 184 if (ret) {
15b1687c 185 IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
43d59b32
EG
186 return ret;
187 }
188 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
b481de9c
ZY
189 }
190
e11bc028 191 priv->cfg->ops->smgmt->clear_station_table(priv);
556f8db7 192
b481de9c
ZY
193 if (!priv->error_recovering)
194 priv->start_calib = 0;
195
b481de9c 196 /* Add the broadcast address so we can send broadcast frames */
4f40e4d9 197 if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
43d59b32 198 IWL_INVALID_STATION) {
15b1687c 199 IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
b481de9c
ZY
200 return -EIO;
201 }
202
203 /* If we have set the ASSOC_MSK and we are in BSS mode then
204 * add the IWL_AP_ID to the station rate table */
9185159d 205 if (new_assoc) {
05c914fe 206 if (priv->iw_mode == NL80211_IFTYPE_STATION) {
9185159d
TW
207 ret = iwl_rxon_add_station(priv,
208 priv->active_rxon.bssid_addr, 1);
209 if (ret == IWL_INVALID_STATION) {
15b1687c
WT
210 IWL_ERR(priv,
211 "Error adding AP address for TX.\n");
9185159d
TW
212 return -EIO;
213 }
214 priv->assoc_station_added = 1;
215 if (priv->default_wep_key &&
216 iwl_send_static_wepkey_cmd(priv, 0))
15b1687c
WT
217 IWL_ERR(priv,
218 "Could not send WEP static key.\n");
b481de9c 219 }
43d59b32
EG
220
221 /* Apply the new configuration
222 * RXON assoc doesn't clear the station table in uCode,
223 */
224 ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
225 sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
226 if (ret) {
15b1687c 227 IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
43d59b32
EG
228 return ret;
229 }
230 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
b481de9c
ZY
231 }
232
36da7d70
ZY
233 iwl_init_sensitivity(priv);
234
235 /* If we issue a new RXON command which required a tune then we must
236 * send a new TXPOWER command or we won't be able to Tx any frames */
237 ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
238 if (ret) {
15b1687c 239 IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
36da7d70
ZY
240 return ret;
241 }
242
b481de9c
ZY
243 return 0;
244}
245
5b9f8cd3 246void iwl_update_chain_flags(struct iwl_priv *priv)
5da4b55f
MA
247{
248
45823531
AK
249 if (priv->cfg->ops->hcmd->set_rxon_chain)
250 priv->cfg->ops->hcmd->set_rxon_chain(priv);
e0158e61 251 iwlcore_commit_rxon(priv);
5da4b55f
MA
252}
253
fcab423d 254static void iwl_clear_free_frames(struct iwl_priv *priv)
b481de9c
ZY
255{
256 struct list_head *element;
257
e1623446 258 IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
b481de9c
ZY
259 priv->frames_count);
260
261 while (!list_empty(&priv->free_frames)) {
262 element = priv->free_frames.next;
263 list_del(element);
fcab423d 264 kfree(list_entry(element, struct iwl_frame, list));
b481de9c
ZY
265 priv->frames_count--;
266 }
267
268 if (priv->frames_count) {
39aadf8c 269 IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
b481de9c
ZY
270 priv->frames_count);
271 priv->frames_count = 0;
272 }
273}
274
fcab423d 275static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
b481de9c 276{
fcab423d 277 struct iwl_frame *frame;
b481de9c
ZY
278 struct list_head *element;
279 if (list_empty(&priv->free_frames)) {
280 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
281 if (!frame) {
15b1687c 282 IWL_ERR(priv, "Could not allocate frame!\n");
b481de9c
ZY
283 return NULL;
284 }
285
286 priv->frames_count++;
287 return frame;
288 }
289
290 element = priv->free_frames.next;
291 list_del(element);
fcab423d 292 return list_entry(element, struct iwl_frame, list);
b481de9c
ZY
293}
294
fcab423d 295static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
b481de9c
ZY
296{
297 memset(frame, 0, sizeof(*frame));
298 list_add(&frame->list, &priv->free_frames);
299}
300
4bf64efd
TW
301static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
302 struct ieee80211_hdr *hdr,
73ec1cc2 303 int left)
b481de9c 304{
3109ece1 305 if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
05c914fe
JB
306 ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
307 (priv->iw_mode != NL80211_IFTYPE_AP)))
b481de9c
ZY
308 return 0;
309
310 if (priv->ibss_beacon->len > left)
311 return 0;
312
313 memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
314
315 return priv->ibss_beacon->len;
316}
317
5b9f8cd3 318static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
4bf64efd
TW
319 struct iwl_frame *frame, u8 rate)
320{
321 struct iwl_tx_beacon_cmd *tx_beacon_cmd;
322 unsigned int frame_size;
323
324 tx_beacon_cmd = &frame->u.beacon;
325 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
326
327 tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
328 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
329
330 frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
4bf64efd
TW
331 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
332
333 BUG_ON(frame_size > MAX_MPDU_SIZE);
334 tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
335
336 if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
337 tx_beacon_cmd->tx.rate_n_flags =
338 iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
339 else
340 tx_beacon_cmd->tx.rate_n_flags =
341 iwl_hw_set_rate_n_flags(rate, 0);
342
343 tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
344 TX_CMD_FLG_TSF_MSK |
345 TX_CMD_FLG_STA_RATE_MSK;
346
347 return sizeof(*tx_beacon_cmd) + frame_size;
348}
5b9f8cd3 349static int iwl_send_beacon_cmd(struct iwl_priv *priv)
b481de9c 350{
fcab423d 351 struct iwl_frame *frame;
b481de9c
ZY
352 unsigned int frame_size;
353 int rc;
354 u8 rate;
355
fcab423d 356 frame = iwl_get_free_frame(priv);
b481de9c
ZY
357
358 if (!frame) {
15b1687c 359 IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
b481de9c
ZY
360 "command.\n");
361 return -ENOMEM;
362 }
363
5b9f8cd3 364 rate = iwl_rate_get_lowest_plcp(priv);
b481de9c 365
5b9f8cd3 366 frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
b481de9c 367
857485c0 368 rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
b481de9c
ZY
369 &frame->u.cmd[0]);
370
fcab423d 371 iwl_free_frame(priv, frame);
b481de9c
ZY
372
373 return rc;
374}
375
7aaa1d79
SO
376static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
377{
378 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
379
380 dma_addr_t addr = get_unaligned_le32(&tb->lo);
381 if (sizeof(dma_addr_t) > sizeof(u32))
382 addr |=
383 ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
384
385 return addr;
386}
387
388static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
389{
390 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
391
392 return le16_to_cpu(tb->hi_n_len) >> 4;
393}
394
395static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
396 dma_addr_t addr, u16 len)
397{
398 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
399 u16 hi_n_len = len << 4;
400
401 put_unaligned_le32(addr, &tb->lo);
402 if (sizeof(dma_addr_t) > sizeof(u32))
403 hi_n_len |= ((addr >> 16) >> 16) & 0xF;
404
405 tb->hi_n_len = cpu_to_le16(hi_n_len);
406
407 tfd->num_tbs = idx + 1;
408}
409
410static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
411{
412 return tfd->num_tbs & 0x1f;
413}
414
415/**
416 * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
417 * @priv - driver private data
418 * @txq - tx queue
419 *
420 * Does NOT advance any TFD circular buffer read/write indexes
421 * Does NOT free the TFD itself (which is within circular buffer)
422 */
423void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
424{
59606ffa 425 struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
7aaa1d79
SO
426 struct iwl_tfd *tfd;
427 struct pci_dev *dev = priv->pci_dev;
428 int index = txq->q.read_ptr;
429 int i;
430 int num_tbs;
431
432 tfd = &tfd_tmp[index];
433
434 /* Sanity check on number of chunks */
435 num_tbs = iwl_tfd_get_num_tbs(tfd);
436
437 if (num_tbs >= IWL_NUM_OF_TBS) {
438 IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
439 /* @todo issue fatal error, it is quite serious situation */
440 return;
441 }
442
443 /* Unmap tx_cmd */
444 if (num_tbs)
445 pci_unmap_single(dev,
446 pci_unmap_addr(&txq->cmd[index]->meta, mapping),
447 pci_unmap_len(&txq->cmd[index]->meta, len),
96891cee 448 PCI_DMA_BIDIRECTIONAL);
7aaa1d79
SO
449
450 /* Unmap chunks, if any. */
451 for (i = 1; i < num_tbs; i++) {
452 pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
453 iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
454
455 if (txq->txb) {
456 dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
457 txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
458 }
459 }
460}
461
462int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
463 struct iwl_tx_queue *txq,
464 dma_addr_t addr, u16 len,
465 u8 reset, u8 pad)
466{
467 struct iwl_queue *q;
59606ffa 468 struct iwl_tfd *tfd, *tfd_tmp;
7aaa1d79
SO
469 u32 num_tbs;
470
471 q = &txq->q;
59606ffa
SO
472 tfd_tmp = (struct iwl_tfd *)txq->tfds;
473 tfd = &tfd_tmp[q->write_ptr];
7aaa1d79
SO
474
475 if (reset)
476 memset(tfd, 0, sizeof(*tfd));
477
478 num_tbs = iwl_tfd_get_num_tbs(tfd);
479
480 /* Each TFD can point to a maximum 20 Tx buffers */
481 if (num_tbs >= IWL_NUM_OF_TBS) {
482 IWL_ERR(priv, "Error can not send more than %d chunks\n",
483 IWL_NUM_OF_TBS);
484 return -EINVAL;
485 }
486
487 BUG_ON(addr & ~DMA_BIT_MASK(36));
488 if (unlikely(addr & ~IWL_TX_DMA_MASK))
489 IWL_ERR(priv, "Unaligned address = %llx\n",
490 (unsigned long long)addr);
491
492 iwl_tfd_set_tb(tfd, num_tbs, addr, len);
493
494 return 0;
495}
496
a8e74e27
SO
497/*
498 * Tell nic where to find circular buffer of Tx Frame Descriptors for
499 * given Tx queue, and enable the DMA channel used for that queue.
500 *
501 * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
502 * channels supported in hardware.
503 */
504int iwl_hw_tx_queue_init(struct iwl_priv *priv,
505 struct iwl_tx_queue *txq)
506{
507 int ret;
508 unsigned long flags;
509 int txq_id = txq->q.id;
510
511 spin_lock_irqsave(&priv->lock, flags);
512 ret = iwl_grab_nic_access(priv);
513 if (ret) {
514 spin_unlock_irqrestore(&priv->lock, flags);
515 return ret;
516 }
517
518 /* Circular buffer (TFD queue in DRAM) physical base address */
519 iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
520 txq->q.dma_addr >> 8);
521
522 iwl_release_nic_access(priv);
523 spin_unlock_irqrestore(&priv->lock, flags);
524
525 return 0;
526}
527
528
b481de9c
ZY
529/******************************************************************************
530 *
531 * Misc. internal state and helper functions
532 *
533 ******************************************************************************/
b481de9c 534
b481de9c 535#define MAX_UCODE_BEACON_INTERVAL 4096
b481de9c 536
3195c1f3 537static u16 iwl_adjust_beacon_interval(u16 beacon_val)
b481de9c
ZY
538{
539 u16 new_val = 0;
540 u16 beacon_factor = 0;
541
3195c1f3
TW
542 beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
543 / MAX_UCODE_BEACON_INTERVAL;
b481de9c
ZY
544 new_val = beacon_val / beacon_factor;
545
41d2f291
JL
546 if (!new_val)
547 new_val = MAX_UCODE_BEACON_INTERVAL;
548
3195c1f3 549 return new_val;
b481de9c
ZY
550}
551
3195c1f3 552static void iwl_setup_rxon_timing(struct iwl_priv *priv)
b481de9c 553{
3195c1f3
TW
554 u64 tsf;
555 s32 interval_tm, rem;
b481de9c
ZY
556 unsigned long flags;
557 struct ieee80211_conf *conf = NULL;
558 u16 beacon_int = 0;
559
560 conf = ieee80211_get_hw_conf(priv->hw);
561
562 spin_lock_irqsave(&priv->lock, flags);
3195c1f3 563 priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
b5d7be5e 564 priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
b481de9c 565
05c914fe 566 if (priv->iw_mode == NL80211_IFTYPE_STATION) {
3195c1f3 567 beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
b481de9c
ZY
568 priv->rxon_timing.atim_window = 0;
569 } else {
57c4d7b4
JB
570 beacon_int = iwl_adjust_beacon_interval(
571 priv->vif->bss_conf.beacon_int);
3195c1f3 572
b481de9c
ZY
573 /* TODO: we need to get atim_window from upper stack
574 * for now we set to 0 */
575 priv->rxon_timing.atim_window = 0;
576 }
577
3195c1f3 578 priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
b481de9c 579
3195c1f3
TW
580 tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
581 interval_tm = beacon_int * 1024;
582 rem = do_div(tsf, interval_tm);
583 priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
584
585 spin_unlock_irqrestore(&priv->lock, flags);
e1623446 586 IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
3195c1f3
TW
587 le16_to_cpu(priv->rxon_timing.beacon_interval),
588 le32_to_cpu(priv->rxon_timing.beacon_init_val),
589 le16_to_cpu(priv->rxon_timing.atim_window));
b481de9c
ZY
590}
591
b481de9c
ZY
592/******************************************************************************
593 *
594 * Generic RX handler implementations
595 *
596 ******************************************************************************/
885ba202
TW
597static void iwl_rx_reply_alive(struct iwl_priv *priv,
598 struct iwl_rx_mem_buffer *rxb)
b481de9c 599{
db11d634 600 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
885ba202 601 struct iwl_alive_resp *palive;
b481de9c
ZY
602 struct delayed_work *pwork;
603
604 palive = &pkt->u.alive_frame;
605
e1623446 606 IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
b481de9c
ZY
607 "0x%01X 0x%01X\n",
608 palive->is_valid, palive->ver_type,
609 palive->ver_subtype);
610
611 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
e1623446 612 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
b481de9c
ZY
613 memcpy(&priv->card_alive_init,
614 &pkt->u.alive_frame,
885ba202 615 sizeof(struct iwl_init_alive_resp));
b481de9c
ZY
616 pwork = &priv->init_alive_start;
617 } else {
e1623446 618 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
b481de9c 619 memcpy(&priv->card_alive, &pkt->u.alive_frame,
885ba202 620 sizeof(struct iwl_alive_resp));
b481de9c
ZY
621 pwork = &priv->alive_start;
622 }
623
624 /* We delay the ALIVE response by 5ms to
625 * give the HW RF Kill time to activate... */
626 if (palive->is_valid == UCODE_VALID_OK)
627 queue_delayed_work(priv->workqueue, pwork,
628 msecs_to_jiffies(5));
629 else
39aadf8c 630 IWL_WARN(priv, "uCode did not respond OK.\n");
b481de9c
ZY
631}
632
5b9f8cd3 633static void iwl_bg_beacon_update(struct work_struct *work)
b481de9c 634{
c79dd5b5
TW
635 struct iwl_priv *priv =
636 container_of(work, struct iwl_priv, beacon_update);
b481de9c
ZY
637 struct sk_buff *beacon;
638
639 /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
e039fa4a 640 beacon = ieee80211_beacon_get(priv->hw, priv->vif);
b481de9c
ZY
641
642 if (!beacon) {
15b1687c 643 IWL_ERR(priv, "update beacon failed\n");
b481de9c
ZY
644 return;
645 }
646
647 mutex_lock(&priv->mutex);
648 /* new beacon skb is allocated every time; dispose previous.*/
649 if (priv->ibss_beacon)
650 dev_kfree_skb(priv->ibss_beacon);
651
652 priv->ibss_beacon = beacon;
653 mutex_unlock(&priv->mutex);
654
5b9f8cd3 655 iwl_send_beacon_cmd(priv);
b481de9c
ZY
656}
657
4e39317d 658/**
5b9f8cd3 659 * iwl_bg_statistics_periodic - Timer callback to queue statistics
4e39317d
EG
660 *
661 * This callback is provided in order to send a statistics request.
662 *
663 * This timer function is continually reset to execute within
664 * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
665 * was received. We need to ensure we receive the statistics in order
666 * to update the temperature used for calibrating the TXPOWER.
667 */
5b9f8cd3 668static void iwl_bg_statistics_periodic(unsigned long data)
4e39317d
EG
669{
670 struct iwl_priv *priv = (struct iwl_priv *)data;
671
672 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
673 return;
674
61780ee3
MA
675 /* dont send host command if rf-kill is on */
676 if (!iwl_is_ready_rf(priv))
677 return;
678
4e39317d
EG
679 iwl_send_statistics_request(priv, CMD_ASYNC);
680}
681
5b9f8cd3 682static void iwl_rx_beacon_notif(struct iwl_priv *priv,
a55360e4 683 struct iwl_rx_mem_buffer *rxb)
b481de9c 684{
0a6857e7 685#ifdef CONFIG_IWLWIFI_DEBUG
db11d634 686 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
2aa6ab86
TW
687 struct iwl4965_beacon_notif *beacon =
688 (struct iwl4965_beacon_notif *)pkt->u.raw;
e7d326ac 689 u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
b481de9c 690
e1623446 691 IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
b481de9c 692 "tsf %d %d rate %d\n",
25a6572c 693 le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
b481de9c
ZY
694 beacon->beacon_notify_hdr.failure_frame,
695 le32_to_cpu(beacon->ibss_mgr_status),
696 le32_to_cpu(beacon->high_tsf),
697 le32_to_cpu(beacon->low_tsf), rate);
698#endif
699
05c914fe 700 if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
b481de9c
ZY
701 (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
702 queue_work(priv->workqueue, &priv->beacon_update);
703}
704
b481de9c
ZY
705/* Handle notification from uCode that card's power state is changing
706 * due to software, hardware, or critical temperature RFKILL */
5b9f8cd3 707static void iwl_rx_card_state_notif(struct iwl_priv *priv,
a55360e4 708 struct iwl_rx_mem_buffer *rxb)
b481de9c 709{
db11d634 710 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
b481de9c
ZY
711 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
712 unsigned long status = priv->status;
713
e1623446 714 IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
b481de9c
ZY
715 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
716 (flags & SW_CARD_DISABLED) ? "Kill" : "On");
717
718 if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
719 RF_CARD_DISABLED)) {
720
3395f6e9 721 iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
b481de9c
ZY
722 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
723
3395f6e9
TW
724 if (!iwl_grab_nic_access(priv)) {
725 iwl_write_direct32(
b481de9c
ZY
726 priv, HBUS_TARG_MBX_C,
727 HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
728
3395f6e9 729 iwl_release_nic_access(priv);
b481de9c
ZY
730 }
731
732 if (!(flags & RXON_CARD_DISABLED)) {
3395f6e9 733 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
b481de9c 734 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
3395f6e9
TW
735 if (!iwl_grab_nic_access(priv)) {
736 iwl_write_direct32(
b481de9c
ZY
737 priv, HBUS_TARG_MBX_C,
738 HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
739
3395f6e9 740 iwl_release_nic_access(priv);
b481de9c
ZY
741 }
742 }
743
744 if (flags & RF_CARD_DISABLED) {
3395f6e9 745 iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
b481de9c 746 CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
3395f6e9
TW
747 iwl_read32(priv, CSR_UCODE_DRV_GP1);
748 if (!iwl_grab_nic_access(priv))
749 iwl_release_nic_access(priv);
b481de9c
ZY
750 }
751 }
752
753 if (flags & HW_CARD_DISABLED)
754 set_bit(STATUS_RF_KILL_HW, &priv->status);
755 else
756 clear_bit(STATUS_RF_KILL_HW, &priv->status);
757
758
759 if (flags & SW_CARD_DISABLED)
760 set_bit(STATUS_RF_KILL_SW, &priv->status);
761 else
762 clear_bit(STATUS_RF_KILL_SW, &priv->status);
763
764 if (!(flags & RXON_CARD_DISABLED))
2a421b91 765 iwl_scan_cancel(priv);
b481de9c
ZY
766
767 if ((test_bit(STATUS_RF_KILL_HW, &status) !=
768 test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
769 (test_bit(STATUS_RF_KILL_SW, &status) !=
770 test_bit(STATUS_RF_KILL_SW, &priv->status)))
771 queue_work(priv->workqueue, &priv->rf_kill);
772 else
773 wake_up_interruptible(&priv->wait_command_queue);
774}
775
5b9f8cd3 776int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
e2e3c57b
TW
777{
778 int ret;
779 unsigned long flags;
780
781 spin_lock_irqsave(&priv->lock, flags);
782 ret = iwl_grab_nic_access(priv);
783 if (ret)
784 goto err;
785
786 if (src == IWL_PWR_SRC_VAUX) {
3fdb68de 787 if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
e2e3c57b
TW
788 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
789 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
790 ~APMG_PS_CTRL_MSK_PWR_SRC);
791 } else {
792 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
793 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
794 ~APMG_PS_CTRL_MSK_PWR_SRC);
795 }
796
797 iwl_release_nic_access(priv);
798err:
799 spin_unlock_irqrestore(&priv->lock, flags);
800 return ret;
801}
802
b481de9c 803/**
5b9f8cd3 804 * iwl_setup_rx_handlers - Initialize Rx handler callbacks
b481de9c
ZY
805 *
806 * Setup the RX handlers for each of the reply types sent from the uCode
807 * to the host.
808 *
809 * This function chains into the hardware specific files for them to setup
810 * any hardware specific handlers as well.
811 */
653fa4a0 812static void iwl_setup_rx_handlers(struct iwl_priv *priv)
b481de9c 813{
885ba202 814 priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
5b9f8cd3
EG
815 priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
816 priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
5b9f8cd3 817 priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
b481de9c 818 priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
5b9f8cd3
EG
819 iwl_rx_pm_debug_statistics_notif;
820 priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
b481de9c 821
9fbab516
BC
822 /*
823 * The same handler is used for both the REPLY to a discrete
824 * statistics request from the host as well as for the periodic
825 * statistics notifications (after received beacons) from the uCode.
b481de9c 826 */
8f91aecb
EG
827 priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
828 priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
2a421b91 829
21c339bf 830 iwl_setup_spectrum_handlers(priv);
2a421b91
TW
831 iwl_setup_rx_scan_handlers(priv);
832
37a44211 833 /* status change handler */
5b9f8cd3 834 priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
b481de9c 835
c1354754
TW
836 priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
837 iwl_rx_missed_beacon_notif;
37a44211 838 /* Rx handlers */
1781a07f
EG
839 priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
840 priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
653fa4a0
EG
841 /* block ack */
842 priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
9fbab516 843 /* Set up hardware specific Rx handlers */
d4789efe 844 priv->cfg->ops->lib->rx_handler_setup(priv);
b481de9c
ZY
845}
846
b481de9c 847/**
a55360e4 848 * iwl_rx_handle - Main entry function for receiving responses from uCode
b481de9c
ZY
849 *
850 * Uses the priv->rx_handlers callback function array to invoke
851 * the appropriate handlers, including command responses,
852 * frame-received notifications, and other notifications.
853 */
a55360e4 854void iwl_rx_handle(struct iwl_priv *priv)
b481de9c 855{
a55360e4 856 struct iwl_rx_mem_buffer *rxb;
db11d634 857 struct iwl_rx_packet *pkt;
a55360e4 858 struct iwl_rx_queue *rxq = &priv->rxq;
b481de9c
ZY
859 u32 r, i;
860 int reclaim;
861 unsigned long flags;
5c0eef96 862 u8 fill_rx = 0;
d68ab680 863 u32 count = 8;
b481de9c 864
6440adb5
CB
865 /* uCode's read index (stored in shared DRAM) indicates the last Rx
866 * buffer that the driver may process (last buffer filled by ucode). */
8d86422a 867 r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
b481de9c
ZY
868 i = rxq->read;
869
870 /* Rx interrupt, but nothing sent from uCode */
871 if (i == r)
e1623446 872 IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
b481de9c 873
a55360e4 874 if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
5c0eef96
MA
875 fill_rx = 1;
876
b481de9c
ZY
877 while (i != r) {
878 rxb = rxq->queue[i];
879
9fbab516 880 /* If an RXB doesn't have a Rx queue slot associated with it,
b481de9c
ZY
881 * then a bug has been introduced in the queue refilling
882 * routines -- catch it here */
883 BUG_ON(rxb == NULL);
884
885 rxq->queue[i] = NULL;
886
df833b1d
RC
887 pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
888 priv->hw_params.rx_buf_size + 256,
889 PCI_DMA_FROMDEVICE);
db11d634 890 pkt = (struct iwl_rx_packet *)rxb->skb->data;
b481de9c
ZY
891
892 /* Reclaim a command buffer only if this packet is a response
893 * to a (driver-originated) command.
894 * If the packet (e.g. Rx frame) originated from uCode,
895 * there is no command buffer to reclaim.
896 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
897 * but apparently a few don't get set; catch them here. */
898 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
899 (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
857485c0 900 (pkt->hdr.cmd != REPLY_RX) &&
7dddaf1a 901 (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
cfe01709 902 (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
b481de9c
ZY
903 (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
904 (pkt->hdr.cmd != REPLY_TX);
905
906 /* Based on type of command response or notification,
907 * handle those that need handling via function in
5b9f8cd3 908 * rx_handlers table. See iwl_setup_rx_handlers() */
b481de9c 909 if (priv->rx_handlers[pkt->hdr.cmd]) {
e1623446 910 IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
f3d67999 911 i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
b481de9c 912 priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
a83b9141 913 priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
b481de9c
ZY
914 } else {
915 /* No handling needed */
e1623446 916 IWL_DEBUG_RX(priv,
b481de9c
ZY
917 "r %d i %d No handler needed for %s, 0x%02x\n",
918 r, i, get_cmd_string(pkt->hdr.cmd),
919 pkt->hdr.cmd);
920 }
921
922 if (reclaim) {
9fbab516 923 /* Invoke any callbacks, transfer the skb to caller, and
857485c0 924 * fire off the (possibly) blocking iwl_send_cmd()
b481de9c
ZY
925 * as we reclaim the driver command queue */
926 if (rxb && rxb->skb)
17b88929 927 iwl_tx_cmd_complete(priv, rxb);
b481de9c 928 else
39aadf8c 929 IWL_WARN(priv, "Claim null rxb?\n");
b481de9c
ZY
930 }
931
932 /* For now we just don't re-use anything. We can tweak this
933 * later to try and re-use notification packets and SKBs that
934 * fail to Rx correctly */
935 if (rxb->skb != NULL) {
936 priv->alloc_rxb_skb--;
937 dev_kfree_skb_any(rxb->skb);
938 rxb->skb = NULL;
939 }
940
b481de9c
ZY
941 spin_lock_irqsave(&rxq->lock, flags);
942 list_add_tail(&rxb->list, &priv->rxq.rx_used);
943 spin_unlock_irqrestore(&rxq->lock, flags);
944 i = (i + 1) & RX_QUEUE_MASK;
5c0eef96
MA
945 /* If there are a lot of unused frames,
946 * restock the Rx queue so ucode wont assert. */
947 if (fill_rx) {
948 count++;
949 if (count >= 8) {
950 priv->rxq.read = i;
f1bc4ac6 951 iwl_rx_queue_restock(priv);
5c0eef96
MA
952 count = 0;
953 }
954 }
b481de9c
ZY
955 }
956
957 /* Backtrack one entry */
958 priv->rxq.read = i;
a55360e4
TW
959 iwl_rx_queue_restock(priv);
960}
a55360e4 961
0359facc
MA
962/* call this function to flush any scheduled tasklet */
963static inline void iwl_synchronize_irq(struct iwl_priv *priv)
964{
a96a27f9 965 /* wait to make sure we flush pending tasklet*/
0359facc
MA
966 synchronize_irq(priv->pci_dev->irq);
967 tasklet_kill(&priv->irq_tasklet);
968}
969
5b9f8cd3 970static void iwl_error_recovery(struct iwl_priv *priv)
b481de9c
ZY
971{
972 unsigned long flags;
973
974 memcpy(&priv->staging_rxon, &priv->recovery_rxon,
975 sizeof(priv->staging_rxon));
976 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
e0158e61 977 iwlcore_commit_rxon(priv);
b481de9c 978
4f40e4d9 979 iwl_rxon_add_station(priv, priv->bssid, 1);
b481de9c
ZY
980
981 spin_lock_irqsave(&priv->lock, flags);
982 priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
983 priv->error_recovering = 0;
984 spin_unlock_irqrestore(&priv->lock, flags);
985}
986
5b9f8cd3 987static void iwl_irq_tasklet(struct iwl_priv *priv)
b481de9c
ZY
988{
989 u32 inta, handled = 0;
990 u32 inta_fh;
991 unsigned long flags;
0a6857e7 992#ifdef CONFIG_IWLWIFI_DEBUG
b481de9c
ZY
993 u32 inta_mask;
994#endif
995
996 spin_lock_irqsave(&priv->lock, flags);
997
998 /* Ack/clear/reset pending uCode interrupts.
999 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
1000 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
3395f6e9
TW
1001 inta = iwl_read32(priv, CSR_INT);
1002 iwl_write32(priv, CSR_INT, inta);
b481de9c
ZY
1003
1004 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
1005 * Any new interrupts that happen after this, either while we're
1006 * in this tasklet, or later, will show up in next ISR/tasklet. */
3395f6e9
TW
1007 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1008 iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
b481de9c 1009
0a6857e7 1010#ifdef CONFIG_IWLWIFI_DEBUG
bf403db8 1011 if (priv->debug_level & IWL_DL_ISR) {
9fbab516 1012 /* just for debug */
3395f6e9 1013 inta_mask = iwl_read32(priv, CSR_INT_MASK);
e1623446 1014 IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
b481de9c
ZY
1015 inta, inta_mask, inta_fh);
1016 }
1017#endif
1018
1019 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
1020 * atomic, make sure that inta covers all the interrupts that
1021 * we've discovered, even if FH interrupt came in just after
1022 * reading CSR_INT. */
6f83eaa1 1023 if (inta_fh & CSR49_FH_INT_RX_MASK)
b481de9c 1024 inta |= CSR_INT_BIT_FH_RX;
6f83eaa1 1025 if (inta_fh & CSR49_FH_INT_TX_MASK)
b481de9c
ZY
1026 inta |= CSR_INT_BIT_FH_TX;
1027
1028 /* Now service all interrupt bits discovered above. */
1029 if (inta & CSR_INT_BIT_HW_ERR) {
15b1687c 1030 IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
b481de9c
ZY
1031
1032 /* Tell the device to stop sending interrupts */
5b9f8cd3 1033 iwl_disable_interrupts(priv);
b481de9c 1034
a83b9141 1035 priv->isr_stats.hw++;
5b9f8cd3 1036 iwl_irq_handle_error(priv);
b481de9c
ZY
1037
1038 handled |= CSR_INT_BIT_HW_ERR;
1039
1040 spin_unlock_irqrestore(&priv->lock, flags);
1041
1042 return;
1043 }
1044
0a6857e7 1045#ifdef CONFIG_IWLWIFI_DEBUG
bf403db8 1046 if (priv->debug_level & (IWL_DL_ISR)) {
b481de9c 1047 /* NIC fires this, but we don't use it, redundant with WAKEUP */
a83b9141 1048 if (inta & CSR_INT_BIT_SCD) {
e1623446 1049 IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
25c03d8e 1050 "the frame/frames.\n");
a83b9141
WYG
1051 priv->isr_stats.sch++;
1052 }
b481de9c
ZY
1053
1054 /* Alive notification via Rx interrupt will do the real work */
a83b9141 1055 if (inta & CSR_INT_BIT_ALIVE) {
e1623446 1056 IWL_DEBUG_ISR(priv, "Alive interrupt\n");
a83b9141
WYG
1057 priv->isr_stats.alive++;
1058 }
b481de9c
ZY
1059 }
1060#endif
1061 /* Safely ignore these bits for debug checks below */
25c03d8e 1062 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
b481de9c 1063
9fbab516 1064 /* HW RF KILL switch toggled */
b481de9c
ZY
1065 if (inta & CSR_INT_BIT_RF_KILL) {
1066 int hw_rf_kill = 0;
3395f6e9 1067 if (!(iwl_read32(priv, CSR_GP_CNTRL) &
b481de9c
ZY
1068 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
1069 hw_rf_kill = 1;
1070
e1623446 1071 IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
c3056065 1072 hw_rf_kill ? "disable radio" : "enable radio");
b481de9c 1073
a83b9141
WYG
1074 priv->isr_stats.rfkill++;
1075
a9efa652 1076 /* driver only loads ucode once setting the interface up.
6cd0b1cb
HS
1077 * the driver allows loading the ucode even if the radio
1078 * is killed. Hence update the killswitch state here. The
1079 * rfkill handler will care about restarting if needed.
a9efa652 1080 */
6cd0b1cb
HS
1081 if (!test_bit(STATUS_ALIVE, &priv->status)) {
1082 if (hw_rf_kill)
1083 set_bit(STATUS_RF_KILL_HW, &priv->status);
1084 else
1085 clear_bit(STATUS_RF_KILL_HW, &priv->status);
1086 queue_work(priv->workqueue, &priv->rf_kill);
edb34228 1087 }
b481de9c
ZY
1088
1089 handled |= CSR_INT_BIT_RF_KILL;
1090 }
1091
9fbab516 1092 /* Chip got too hot and stopped itself */
b481de9c 1093 if (inta & CSR_INT_BIT_CT_KILL) {
15b1687c 1094 IWL_ERR(priv, "Microcode CT kill error detected.\n");
a83b9141 1095 priv->isr_stats.ctkill++;
b481de9c
ZY
1096 handled |= CSR_INT_BIT_CT_KILL;
1097 }
1098
1099 /* Error detected by uCode */
1100 if (inta & CSR_INT_BIT_SW_ERR) {
15b1687c
WT
1101 IWL_ERR(priv, "Microcode SW error detected. "
1102 " Restarting 0x%X.\n", inta);
a83b9141
WYG
1103 priv->isr_stats.sw++;
1104 priv->isr_stats.sw_err = inta;
5b9f8cd3 1105 iwl_irq_handle_error(priv);
b481de9c
ZY
1106 handled |= CSR_INT_BIT_SW_ERR;
1107 }
1108
1109 /* uCode wakes up after power-down sleep */
1110 if (inta & CSR_INT_BIT_WAKEUP) {
e1623446 1111 IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
a55360e4 1112 iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
babcebfa
TW
1113 iwl_txq_update_write_ptr(priv, &priv->txq[0]);
1114 iwl_txq_update_write_ptr(priv, &priv->txq[1]);
1115 iwl_txq_update_write_ptr(priv, &priv->txq[2]);
1116 iwl_txq_update_write_ptr(priv, &priv->txq[3]);
1117 iwl_txq_update_write_ptr(priv, &priv->txq[4]);
1118 iwl_txq_update_write_ptr(priv, &priv->txq[5]);
b481de9c 1119
a83b9141
WYG
1120 priv->isr_stats.wakeup++;
1121
b481de9c
ZY
1122 handled |= CSR_INT_BIT_WAKEUP;
1123 }
1124
1125 /* All uCode command responses, including Tx command responses,
1126 * Rx "responses" (frame-received notification), and other
1127 * notifications from uCode come through here*/
1128 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
a55360e4 1129 iwl_rx_handle(priv);
a83b9141 1130 priv->isr_stats.rx++;
b481de9c
ZY
1131 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
1132 }
1133
1134 if (inta & CSR_INT_BIT_FH_TX) {
e1623446 1135 IWL_DEBUG_ISR(priv, "Tx interrupt\n");
a83b9141 1136 priv->isr_stats.tx++;
b481de9c 1137 handled |= CSR_INT_BIT_FH_TX;
dbb983b7
RR
1138 /* FH finished to write, send event */
1139 priv->ucode_write_complete = 1;
1140 wake_up_interruptible(&priv->wait_command_queue);
b481de9c
ZY
1141 }
1142
a83b9141 1143 if (inta & ~handled) {
15b1687c 1144 IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
a83b9141
WYG
1145 priv->isr_stats.unhandled++;
1146 }
b481de9c
ZY
1147
1148 if (inta & ~CSR_INI_SET_MASK) {
39aadf8c 1149 IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
b481de9c 1150 inta & ~CSR_INI_SET_MASK);
39aadf8c 1151 IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
b481de9c
ZY
1152 }
1153
1154 /* Re-enable all interrupts */
0359facc
MA
1155 /* only Re-enable if diabled by irq */
1156 if (test_bit(STATUS_INT_ENABLED, &priv->status))
5b9f8cd3 1157 iwl_enable_interrupts(priv);
b481de9c 1158
0a6857e7 1159#ifdef CONFIG_IWLWIFI_DEBUG
bf403db8 1160 if (priv->debug_level & (IWL_DL_ISR)) {
3395f6e9
TW
1161 inta = iwl_read32(priv, CSR_INT);
1162 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1163 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
e1623446 1164 IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
b481de9c
ZY
1165 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
1166 }
1167#endif
1168 spin_unlock_irqrestore(&priv->lock, flags);
1169}
1170
a83b9141 1171
b481de9c
ZY
1172/******************************************************************************
1173 *
1174 * uCode download functions
1175 *
1176 ******************************************************************************/
1177
5b9f8cd3 1178static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
b481de9c 1179{
98c92211
TW
1180 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
1181 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
1182 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
1183 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
1184 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
1185 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
b481de9c
ZY
1186}
1187
5b9f8cd3 1188static void iwl_nic_start(struct iwl_priv *priv)
edcdf8b2
RR
1189{
1190 /* Remove all resets to allow NIC to operate */
1191 iwl_write32(priv, CSR_RESET, 0);
1192}
1193
1194
b481de9c 1195/**
5b9f8cd3 1196 * iwl_read_ucode - Read uCode images from disk file.
b481de9c
ZY
1197 *
1198 * Copy into buffers for card to fetch via bus-mastering
1199 */
5b9f8cd3 1200static int iwl_read_ucode(struct iwl_priv *priv)
b481de9c 1201{
14b3d338 1202 struct iwl_ucode *ucode;
a0987a8d 1203 int ret = -EINVAL, index;
b481de9c 1204 const struct firmware *ucode_raw;
a0987a8d
RC
1205 const char *name_pre = priv->cfg->fw_name_pre;
1206 const unsigned int api_max = priv->cfg->ucode_api_max;
1207 const unsigned int api_min = priv->cfg->ucode_api_min;
1208 char buf[25];
b481de9c
ZY
1209 u8 *src;
1210 size_t len;
a0987a8d 1211 u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
b481de9c
ZY
1212
1213 /* Ask kernel firmware_class module to get the boot firmware off disk.
1214 * request_firmware() is synchronous, file is in memory on return. */
a0987a8d
RC
1215 for (index = api_max; index >= api_min; index--) {
1216 sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
1217 ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
1218 if (ret < 0) {
15b1687c 1219 IWL_ERR(priv, "%s firmware file req failed: %d\n",
a0987a8d
RC
1220 buf, ret);
1221 if (ret == -ENOENT)
1222 continue;
1223 else
1224 goto error;
1225 } else {
1226 if (index < api_max)
15b1687c
WT
1227 IWL_ERR(priv, "Loaded firmware %s, "
1228 "which is deprecated. "
1229 "Please use API v%u instead.\n",
a0987a8d 1230 buf, api_max);
15b1687c 1231
e1623446 1232 IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
a0987a8d
RC
1233 buf, ucode_raw->size);
1234 break;
1235 }
b481de9c
ZY
1236 }
1237
a0987a8d
RC
1238 if (ret < 0)
1239 goto error;
b481de9c
ZY
1240
1241 /* Make sure that we got at least our header! */
1242 if (ucode_raw->size < sizeof(*ucode)) {
15b1687c 1243 IWL_ERR(priv, "File size way too small!\n");
90e759d1 1244 ret = -EINVAL;
b481de9c
ZY
1245 goto err_release;
1246 }
1247
1248 /* Data from ucode file: header followed by uCode images */
1249 ucode = (void *)ucode_raw->data;
1250
c02b3acd 1251 priv->ucode_ver = le32_to_cpu(ucode->ver);
a0987a8d 1252 api_ver = IWL_UCODE_API(priv->ucode_ver);
b481de9c
ZY
1253 inst_size = le32_to_cpu(ucode->inst_size);
1254 data_size = le32_to_cpu(ucode->data_size);
1255 init_size = le32_to_cpu(ucode->init_size);
1256 init_data_size = le32_to_cpu(ucode->init_data_size);
1257 boot_size = le32_to_cpu(ucode->boot_size);
1258
a0987a8d
RC
1259 /* api_ver should match the api version forming part of the
1260 * firmware filename ... but we don't check for that and only rely
877d0310 1261 * on the API version read from firmware header from here on forward */
a0987a8d
RC
1262
1263 if (api_ver < api_min || api_ver > api_max) {
15b1687c 1264 IWL_ERR(priv, "Driver unable to support your firmware API. "
a0987a8d
RC
1265 "Driver supports v%u, firmware is v%u.\n",
1266 api_max, api_ver);
1267 priv->ucode_ver = 0;
1268 ret = -EINVAL;
1269 goto err_release;
1270 }
1271 if (api_ver != api_max)
978785a3 1272 IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
a0987a8d
RC
1273 "got v%u. New firmware can be obtained "
1274 "from http://www.intellinuxwireless.org.\n",
1275 api_max, api_ver);
1276
978785a3
TW
1277 IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
1278 IWL_UCODE_MAJOR(priv->ucode_ver),
1279 IWL_UCODE_MINOR(priv->ucode_ver),
1280 IWL_UCODE_API(priv->ucode_ver),
1281 IWL_UCODE_SERIAL(priv->ucode_ver));
a0987a8d 1282
e1623446 1283 IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
a0987a8d 1284 priv->ucode_ver);
e1623446 1285 IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
b481de9c 1286 inst_size);
e1623446 1287 IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
b481de9c 1288 data_size);
e1623446 1289 IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
b481de9c 1290 init_size);
e1623446 1291 IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
b481de9c 1292 init_data_size);
e1623446 1293 IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
b481de9c
ZY
1294 boot_size);
1295
1296 /* Verify size of file vs. image size info in file's header */
1297 if (ucode_raw->size < sizeof(*ucode) +
1298 inst_size + data_size + init_size +
1299 init_data_size + boot_size) {
1300
e1623446 1301 IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
b481de9c 1302 (int)ucode_raw->size);
90e759d1 1303 ret = -EINVAL;
b481de9c
ZY
1304 goto err_release;
1305 }
1306
1307 /* Verify that uCode images will fit in card's SRAM */
099b40b7 1308 if (inst_size > priv->hw_params.max_inst_size) {
e1623446 1309 IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
90e759d1
TW
1310 inst_size);
1311 ret = -EINVAL;
b481de9c
ZY
1312 goto err_release;
1313 }
1314
099b40b7 1315 if (data_size > priv->hw_params.max_data_size) {
e1623446 1316 IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
90e759d1
TW
1317 data_size);
1318 ret = -EINVAL;
b481de9c
ZY
1319 goto err_release;
1320 }
099b40b7 1321 if (init_size > priv->hw_params.max_inst_size) {
e1623446
TW
1322 IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
1323 init_size);
90e759d1 1324 ret = -EINVAL;
b481de9c
ZY
1325 goto err_release;
1326 }
099b40b7 1327 if (init_data_size > priv->hw_params.max_data_size) {
e1623446 1328 IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
90e759d1
TW
1329 init_data_size);
1330 ret = -EINVAL;
b481de9c
ZY
1331 goto err_release;
1332 }
099b40b7 1333 if (boot_size > priv->hw_params.max_bsm_size) {
e1623446
TW
1334 IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
1335 boot_size);
90e759d1 1336 ret = -EINVAL;
b481de9c
ZY
1337 goto err_release;
1338 }
1339
1340 /* Allocate ucode buffers for card's bus-master loading ... */
1341
1342 /* Runtime instructions and 2 copies of data:
1343 * 1) unmodified from disk
1344 * 2) backup cache for save/restore during power-downs */
1345 priv->ucode_code.len = inst_size;
98c92211 1346 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
b481de9c
ZY
1347
1348 priv->ucode_data.len = data_size;
98c92211 1349 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
b481de9c
ZY
1350
1351 priv->ucode_data_backup.len = data_size;
98c92211 1352 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
b481de9c 1353
1f304e4e
ZY
1354 if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
1355 !priv->ucode_data_backup.v_addr)
1356 goto err_pci_alloc;
1357
b481de9c 1358 /* Initialization instructions and data */
90e759d1
TW
1359 if (init_size && init_data_size) {
1360 priv->ucode_init.len = init_size;
98c92211 1361 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
90e759d1
TW
1362
1363 priv->ucode_init_data.len = init_data_size;
98c92211 1364 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
90e759d1
TW
1365
1366 if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
1367 goto err_pci_alloc;
1368 }
b481de9c
ZY
1369
1370 /* Bootstrap (instructions only, no data) */
90e759d1
TW
1371 if (boot_size) {
1372 priv->ucode_boot.len = boot_size;
98c92211 1373 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
b481de9c 1374
90e759d1
TW
1375 if (!priv->ucode_boot.v_addr)
1376 goto err_pci_alloc;
1377 }
b481de9c
ZY
1378
1379 /* Copy images into buffers for card's bus-master reads ... */
1380
1381 /* Runtime instructions (first block of data in file) */
1382 src = &ucode->data[0];
1383 len = priv->ucode_code.len;
e1623446 1384 IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
b481de9c 1385 memcpy(priv->ucode_code.v_addr, src, len);
e1623446 1386 IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
b481de9c
ZY
1387 priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
1388
1389 /* Runtime data (2nd block)
5b9f8cd3 1390 * NOTE: Copy into backup buffer will be done in iwl_up() */
b481de9c
ZY
1391 src = &ucode->data[inst_size];
1392 len = priv->ucode_data.len;
e1623446 1393 IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
b481de9c
ZY
1394 memcpy(priv->ucode_data.v_addr, src, len);
1395 memcpy(priv->ucode_data_backup.v_addr, src, len);
1396
1397 /* Initialization instructions (3rd block) */
1398 if (init_size) {
1399 src = &ucode->data[inst_size + data_size];
1400 len = priv->ucode_init.len;
e1623446 1401 IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
90e759d1 1402 len);
b481de9c
ZY
1403 memcpy(priv->ucode_init.v_addr, src, len);
1404 }
1405
1406 /* Initialization data (4th block) */
1407 if (init_data_size) {
1408 src = &ucode->data[inst_size + data_size + init_size];
1409 len = priv->ucode_init_data.len;
e1623446 1410 IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
90e759d1 1411 len);
b481de9c
ZY
1412 memcpy(priv->ucode_init_data.v_addr, src, len);
1413 }
1414
1415 /* Bootstrap instructions (5th block) */
1416 src = &ucode->data[inst_size + data_size + init_size + init_data_size];
1417 len = priv->ucode_boot.len;
e1623446 1418 IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
b481de9c
ZY
1419 memcpy(priv->ucode_boot.v_addr, src, len);
1420
1421 /* We have our copies now, allow OS release its copies */
1422 release_firmware(ucode_raw);
1423 return 0;
1424
1425 err_pci_alloc:
15b1687c 1426 IWL_ERR(priv, "failed to allocate pci memory\n");
90e759d1 1427 ret = -ENOMEM;
5b9f8cd3 1428 iwl_dealloc_ucode_pci(priv);
b481de9c
ZY
1429
1430 err_release:
1431 release_firmware(ucode_raw);
1432
1433 error:
90e759d1 1434 return ret;
b481de9c
ZY
1435}
1436
b481de9c 1437/**
4a4a9e81 1438 * iwl_alive_start - called after REPLY_ALIVE notification received
b481de9c 1439 * from protocol/runtime uCode (initialization uCode's
4a4a9e81 1440 * Alive gets handled by iwl_init_alive_start()).
b481de9c 1441 */
4a4a9e81 1442static void iwl_alive_start(struct iwl_priv *priv)
b481de9c 1443{
57aab75a 1444 int ret = 0;
b481de9c 1445
e1623446 1446 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
b481de9c
ZY
1447
1448 if (priv->card_alive.is_valid != UCODE_VALID_OK) {
1449 /* We had an error bringing up the hardware, so take it
1450 * all the way back down so we can try again */
e1623446 1451 IWL_DEBUG_INFO(priv, "Alive failed.\n");
b481de9c
ZY
1452 goto restart;
1453 }
1454
1455 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
1456 * This is a paranoid check, because we would not have gotten the
1457 * "runtime" alive if code weren't properly loaded. */
b0692f2f 1458 if (iwl_verify_ucode(priv)) {
b481de9c
ZY
1459 /* Runtime instruction load was bad;
1460 * take it all the way back down so we can try again */
e1623446 1461 IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
b481de9c
ZY
1462 goto restart;
1463 }
1464
e11bc028 1465 priv->cfg->ops->smgmt->clear_station_table(priv);
57aab75a
TW
1466 ret = priv->cfg->ops->lib->alive_notify(priv);
1467 if (ret) {
39aadf8c
WT
1468 IWL_WARN(priv,
1469 "Could not complete ALIVE transition [ntf]: %d\n", ret);
b481de9c
ZY
1470 goto restart;
1471 }
1472
5b9f8cd3 1473 /* After the ALIVE response, we can send host commands to the uCode */
b481de9c
ZY
1474 set_bit(STATUS_ALIVE, &priv->status);
1475
fee1247a 1476 if (iwl_is_rfkill(priv))
b481de9c
ZY
1477 return;
1478
36d6825b 1479 ieee80211_wake_queues(priv->hw);
b481de9c
ZY
1480
1481 priv->active_rate = priv->rates_mask;
1482 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
1483
3109ece1 1484 if (iwl_is_associated(priv)) {
c1adf9fb
GG
1485 struct iwl_rxon_cmd *active_rxon =
1486 (struct iwl_rxon_cmd *)&priv->active_rxon;
019fb97d
MA
1487 /* apply any changes in staging */
1488 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
b481de9c
ZY
1489 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1490 } else {
1491 /* Initialize our rx_config data */
5b9f8cd3 1492 iwl_connection_init_rx_config(priv, priv->iw_mode);
45823531
AK
1493
1494 if (priv->cfg->ops->hcmd->set_rxon_chain)
1495 priv->cfg->ops->hcmd->set_rxon_chain(priv);
1496
b481de9c
ZY
1497 memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
1498 }
1499
9fbab516 1500 /* Configure Bluetooth device coexistence support */
5b9f8cd3 1501 iwl_send_bt_config(priv);
b481de9c 1502
4a4a9e81
TW
1503 iwl_reset_run_time_calib(priv);
1504
b481de9c 1505 /* Configure the adapter for unassociated operation */
e0158e61 1506 iwlcore_commit_rxon(priv);
b481de9c
ZY
1507
1508 /* At this point, the NIC is initialized and operational */
47f4a587 1509 iwl_rf_kill_ct_config(priv);
5a66926a 1510
fe00b5a5
RC
1511 iwl_leds_register(priv);
1512
e1623446 1513 IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
a9f46786 1514 set_bit(STATUS_READY, &priv->status);
5a66926a 1515 wake_up_interruptible(&priv->wait_command_queue);
b481de9c
ZY
1516
1517 if (priv->error_recovering)
5b9f8cd3 1518 iwl_error_recovery(priv);
b481de9c 1519
58d0f361 1520 iwl_power_update_mode(priv, 1);
c46fbefa 1521
ada17513
MA
1522 /* reassociate for ADHOC mode */
1523 if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
1524 struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
1525 priv->vif);
1526 if (beacon)
1527 iwl_mac_beacon_update(priv->hw, beacon);
1528 }
1529
1530
c46fbefa 1531 if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
5b9f8cd3 1532 iwl_set_mode(priv, priv->iw_mode);
c46fbefa 1533
b481de9c
ZY
1534 return;
1535
1536 restart:
1537 queue_work(priv->workqueue, &priv->restart);
1538}
1539
4e39317d 1540static void iwl_cancel_deferred_work(struct iwl_priv *priv);
b481de9c 1541
5b9f8cd3 1542static void __iwl_down(struct iwl_priv *priv)
b481de9c
ZY
1543{
1544 unsigned long flags;
1545 int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
b481de9c 1546
e1623446 1547 IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
b481de9c 1548
b481de9c
ZY
1549 if (!exit_pending)
1550 set_bit(STATUS_EXIT_PENDING, &priv->status);
1551
ab53d8af
MA
1552 iwl_leds_unregister(priv);
1553
e11bc028 1554 priv->cfg->ops->smgmt->clear_station_table(priv);
b481de9c
ZY
1555
1556 /* Unblock any waiting calls */
1557 wake_up_interruptible_all(&priv->wait_command_queue);
1558
b481de9c
ZY
1559 /* Wipe out the EXIT_PENDING status bit if we are not actually
1560 * exiting the module */
1561 if (!exit_pending)
1562 clear_bit(STATUS_EXIT_PENDING, &priv->status);
1563
1564 /* stop and reset the on-board processor */
3395f6e9 1565 iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
b481de9c
ZY
1566
1567 /* tell the device to stop sending interrupts */
0359facc 1568 spin_lock_irqsave(&priv->lock, flags);
5b9f8cd3 1569 iwl_disable_interrupts(priv);
0359facc
MA
1570 spin_unlock_irqrestore(&priv->lock, flags);
1571 iwl_synchronize_irq(priv);
b481de9c
ZY
1572
1573 if (priv->mac80211_registered)
1574 ieee80211_stop_queues(priv->hw);
1575
5b9f8cd3 1576 /* If we have not previously called iwl_init() then
6da3a13e 1577 * clear all bits but the RF Kill bits and return */
fee1247a 1578 if (!iwl_is_init(priv)) {
b481de9c
ZY
1579 priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
1580 STATUS_RF_KILL_HW |
1581 test_bit(STATUS_RF_KILL_SW, &priv->status) <<
1582 STATUS_RF_KILL_SW |
9788864e
RC
1583 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
1584 STATUS_GEO_CONFIGURED |
052ec3f1
MA
1585 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
1586 STATUS_EXIT_PENDING;
b481de9c
ZY
1587 goto exit;
1588 }
1589
6da3a13e
WYG
1590 /* ...otherwise clear out all the status bits but the RF Kill
1591 * bits and continue taking the NIC down. */
b481de9c
ZY
1592 priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
1593 STATUS_RF_KILL_HW |
1594 test_bit(STATUS_RF_KILL_SW, &priv->status) <<
1595 STATUS_RF_KILL_SW |
9788864e
RC
1596 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
1597 STATUS_GEO_CONFIGURED |
b481de9c 1598 test_bit(STATUS_FW_ERROR, &priv->status) <<
052ec3f1
MA
1599 STATUS_FW_ERROR |
1600 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
1601 STATUS_EXIT_PENDING;
b481de9c
ZY
1602
1603 spin_lock_irqsave(&priv->lock, flags);
3395f6e9 1604 iwl_clear_bit(priv, CSR_GP_CNTRL,
9fbab516 1605 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
b481de9c
ZY
1606 spin_unlock_irqrestore(&priv->lock, flags);
1607
da1bc453 1608 iwl_txq_ctx_stop(priv);
b3bbacb7 1609 iwl_rxq_stop(priv);
b481de9c
ZY
1610
1611 spin_lock_irqsave(&priv->lock, flags);
3395f6e9
TW
1612 if (!iwl_grab_nic_access(priv)) {
1613 iwl_write_prph(priv, APMG_CLK_DIS_REG,
b481de9c 1614 APMG_CLK_VAL_DMA_CLK_RQT);
3395f6e9 1615 iwl_release_nic_access(priv);
b481de9c
ZY
1616 }
1617 spin_unlock_irqrestore(&priv->lock, flags);
1618
1619 udelay(5);
1620
7f066108 1621 /* FIXME: apm_ops.suspend(priv) */
6da3a13e 1622 if (exit_pending)
d535311e
GG
1623 priv->cfg->ops->lib->apm_ops.stop(priv);
1624 else
1625 priv->cfg->ops->lib->apm_ops.reset(priv);
b481de9c 1626 exit:
885ba202 1627 memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
b481de9c
ZY
1628
1629 if (priv->ibss_beacon)
1630 dev_kfree_skb(priv->ibss_beacon);
1631 priv->ibss_beacon = NULL;
1632
1633 /* clear out any free frames */
fcab423d 1634 iwl_clear_free_frames(priv);
b481de9c
ZY
1635}
1636
5b9f8cd3 1637static void iwl_down(struct iwl_priv *priv)
b481de9c
ZY
1638{
1639 mutex_lock(&priv->mutex);
5b9f8cd3 1640 __iwl_down(priv);
b481de9c 1641 mutex_unlock(&priv->mutex);
b24d22b1 1642
4e39317d 1643 iwl_cancel_deferred_work(priv);
b481de9c
ZY
1644}
1645
1646#define MAX_HW_RESTARTS 5
1647
5b9f8cd3 1648static int __iwl_up(struct iwl_priv *priv)
b481de9c 1649{
57aab75a
TW
1650 int i;
1651 int ret;
b481de9c
ZY
1652
1653 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
39aadf8c 1654 IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
b481de9c
ZY
1655 return -EIO;
1656 }
1657
e903fbd4 1658 if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
15b1687c 1659 IWL_ERR(priv, "ucode not available for device bringup\n");
e903fbd4
RC
1660 return -EIO;
1661 }
1662
e655b9f0 1663 /* If platform's RF_KILL switch is NOT set to KILL */
c1842d61 1664 if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
e655b9f0 1665 clear_bit(STATUS_RF_KILL_HW, &priv->status);
3bff19c2 1666 else
e655b9f0 1667 set_bit(STATUS_RF_KILL_HW, &priv->status);
3bff19c2 1668
c1842d61 1669 if (iwl_is_rfkill(priv)) {
5b9f8cd3 1670 iwl_enable_interrupts(priv);
39aadf8c 1671 IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
3bff19c2 1672 test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
c1842d61 1673 return 0;
b481de9c
ZY
1674 }
1675
3395f6e9 1676 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
b481de9c 1677
1053d35f 1678 ret = iwl_hw_nic_init(priv);
57aab75a 1679 if (ret) {
15b1687c 1680 IWL_ERR(priv, "Unable to init nic\n");
57aab75a 1681 return ret;
b481de9c
ZY
1682 }
1683
1684 /* make sure rfkill handshake bits are cleared */
3395f6e9
TW
1685 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
1686 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
b481de9c
ZY
1687 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
1688
1689 /* clear (again), then enable host interrupts */
3395f6e9 1690 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
5b9f8cd3 1691 iwl_enable_interrupts(priv);
b481de9c
ZY
1692
1693 /* really make sure rfkill handshake bits are cleared */
3395f6e9
TW
1694 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
1695 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
b481de9c
ZY
1696
1697 /* Copy original ucode data image from disk into backup cache.
1698 * This will be used to initialize the on-board processor's
1699 * data SRAM for a clean start when the runtime program first loads. */
1700 memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
5a66926a 1701 priv->ucode_data.len);
b481de9c 1702
b481de9c
ZY
1703 for (i = 0; i < MAX_HW_RESTARTS; i++) {
1704
e11bc028 1705 priv->cfg->ops->smgmt->clear_station_table(priv);
b481de9c
ZY
1706
1707 /* load bootstrap state machine,
1708 * load bootstrap program into processor's memory,
1709 * prepare to load the "initialize" uCode */
57aab75a 1710 ret = priv->cfg->ops->lib->load_ucode(priv);
b481de9c 1711
57aab75a 1712 if (ret) {
15b1687c
WT
1713 IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
1714 ret);
b481de9c
ZY
1715 continue;
1716 }
1717
f3d5b45b
EG
1718 /* Clear out the uCode error bit if it is set */
1719 clear_bit(STATUS_FW_ERROR, &priv->status);
1720
b481de9c 1721 /* start card; "initialize" will load runtime ucode */
5b9f8cd3 1722 iwl_nic_start(priv);
b481de9c 1723
e1623446 1724 IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
b481de9c
ZY
1725
1726 return 0;
1727 }
1728
1729 set_bit(STATUS_EXIT_PENDING, &priv->status);
5b9f8cd3 1730 __iwl_down(priv);
64e72c3e 1731 clear_bit(STATUS_EXIT_PENDING, &priv->status);
b481de9c
ZY
1732
1733 /* tried to restart and config the device for as long as our
1734 * patience could withstand */
15b1687c 1735 IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
b481de9c
ZY
1736 return -EIO;
1737}
1738
1739
1740/*****************************************************************************
1741 *
1742 * Workqueue callbacks
1743 *
1744 *****************************************************************************/
1745
4a4a9e81 1746static void iwl_bg_init_alive_start(struct work_struct *data)
b481de9c 1747{
c79dd5b5
TW
1748 struct iwl_priv *priv =
1749 container_of(data, struct iwl_priv, init_alive_start.work);
b481de9c
ZY
1750
1751 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1752 return;
1753
1754 mutex_lock(&priv->mutex);
f3ccc08c 1755 priv->cfg->ops->lib->init_alive_start(priv);
b481de9c
ZY
1756 mutex_unlock(&priv->mutex);
1757}
1758
4a4a9e81 1759static void iwl_bg_alive_start(struct work_struct *data)
b481de9c 1760{
c79dd5b5
TW
1761 struct iwl_priv *priv =
1762 container_of(data, struct iwl_priv, alive_start.work);
b481de9c
ZY
1763
1764 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1765 return;
1766
1767 mutex_lock(&priv->mutex);
4a4a9e81 1768 iwl_alive_start(priv);
b481de9c
ZY
1769 mutex_unlock(&priv->mutex);
1770}
1771
16e727e8
EG
1772static void iwl_bg_run_time_calib_work(struct work_struct *work)
1773{
1774 struct iwl_priv *priv = container_of(work, struct iwl_priv,
1775 run_time_calib_work);
1776
1777 mutex_lock(&priv->mutex);
1778
1779 if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
1780 test_bit(STATUS_SCANNING, &priv->status)) {
1781 mutex_unlock(&priv->mutex);
1782 return;
1783 }
1784
1785 if (priv->start_calib) {
1786 iwl_chain_noise_calibration(priv, &priv->statistics);
1787
1788 iwl_sensitivity_calibration(priv, &priv->statistics);
1789 }
1790
1791 mutex_unlock(&priv->mutex);
1792 return;
1793}
1794
5b9f8cd3 1795static void iwl_bg_up(struct work_struct *data)
b481de9c 1796{
c79dd5b5 1797 struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
b481de9c
ZY
1798
1799 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1800 return;
1801
1802 mutex_lock(&priv->mutex);
5b9f8cd3 1803 __iwl_up(priv);
b481de9c 1804 mutex_unlock(&priv->mutex);
80fcc9e2 1805 iwl_rfkill_set_hw_state(priv);
b481de9c
ZY
1806}
1807
5b9f8cd3 1808static void iwl_bg_restart(struct work_struct *data)
b481de9c 1809{
c79dd5b5 1810 struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
b481de9c
ZY
1811
1812 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1813 return;
1814
5b9f8cd3 1815 iwl_down(priv);
b481de9c
ZY
1816 queue_work(priv->workqueue, &priv->up);
1817}
1818
5b9f8cd3 1819static void iwl_bg_rx_replenish(struct work_struct *data)
b481de9c 1820{
c79dd5b5
TW
1821 struct iwl_priv *priv =
1822 container_of(data, struct iwl_priv, rx_replenish);
b481de9c
ZY
1823
1824 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1825 return;
1826
1827 mutex_lock(&priv->mutex);
a55360e4 1828 iwl_rx_replenish(priv);
b481de9c
ZY
1829 mutex_unlock(&priv->mutex);
1830}
1831
7878a5a4
MA
1832#define IWL_DELAY_NEXT_SCAN (HZ*2)
1833
5bbe233b 1834void iwl_post_associate(struct iwl_priv *priv)
b481de9c 1835{
b481de9c 1836 struct ieee80211_conf *conf = NULL;
857485c0 1837 int ret = 0;
1ff50bda 1838 unsigned long flags;
b481de9c 1839
05c914fe 1840 if (priv->iw_mode == NL80211_IFTYPE_AP) {
15b1687c 1841 IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
b481de9c
ZY
1842 return;
1843 }
1844
e1623446 1845 IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
e174961c 1846 priv->assoc_id, priv->active_rxon.bssid_addr);
b481de9c
ZY
1847
1848
1849 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1850 return;
1851
b481de9c 1852
508e32e1 1853 if (!priv->vif || !priv->is_open)
948c171c 1854 return;
508e32e1 1855
c90a74ba 1856 iwl_power_cancel_timeout(priv);
2a421b91 1857 iwl_scan_cancel_timeout(priv, 200);
052c4b9f 1858
b481de9c
ZY
1859 conf = ieee80211_get_hw_conf(priv->hw);
1860
1861 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
e0158e61 1862 iwlcore_commit_rxon(priv);
b481de9c 1863
3195c1f3 1864 iwl_setup_rxon_timing(priv);
857485c0 1865 ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
b481de9c 1866 sizeof(priv->rxon_timing), &priv->rxon_timing);
857485c0 1867 if (ret)
39aadf8c 1868 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
b481de9c
ZY
1869 "Attempting to continue.\n");
1870
1871 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
1872
42eb7c64 1873 iwl_set_rxon_ht(priv, &priv->current_ht_config);
4f85f5b3 1874
45823531
AK
1875 if (priv->cfg->ops->hcmd->set_rxon_chain)
1876 priv->cfg->ops->hcmd->set_rxon_chain(priv);
1877
b481de9c
ZY
1878 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
1879
e1623446 1880 IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
b481de9c
ZY
1881 priv->assoc_id, priv->beacon_int);
1882
1883 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
1884 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
1885 else
1886 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
1887
1888 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
1889 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
1890 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
1891 else
1892 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
1893
05c914fe 1894 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
b481de9c
ZY
1895 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
1896
1897 }
1898
e0158e61 1899 iwlcore_commit_rxon(priv);
b481de9c
ZY
1900
1901 switch (priv->iw_mode) {
05c914fe 1902 case NL80211_IFTYPE_STATION:
b481de9c
ZY
1903 break;
1904
05c914fe 1905 case NL80211_IFTYPE_ADHOC:
b481de9c 1906
c46fbefa
AK
1907 /* assume default assoc id */
1908 priv->assoc_id = 1;
b481de9c 1909
4f40e4d9 1910 iwl_rxon_add_station(priv, priv->bssid, 0);
5b9f8cd3 1911 iwl_send_beacon_cmd(priv);
b481de9c
ZY
1912
1913 break;
1914
1915 default:
15b1687c 1916 IWL_ERR(priv, "%s Should not be called in %d mode\n",
3ac7f146 1917 __func__, priv->iw_mode);
b481de9c
ZY
1918 break;
1919 }
1920
05c914fe 1921 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
b481de9c
ZY
1922 priv->assoc_station_added = 1;
1923
1ff50bda
EG
1924 spin_lock_irqsave(&priv->lock, flags);
1925 iwl_activate_qos(priv, 0);
1926 spin_unlock_irqrestore(&priv->lock, flags);
292ae174 1927
04816448
GE
1928 /* the chain noise calibration will enabled PM upon completion
1929 * If chain noise has already been run, then we need to enable
1930 * power management here */
1931 if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
1932 iwl_power_enable_management(priv);
c90a74ba
EG
1933
1934 /* Enable Rx differential gain and sensitivity calibrations */
1935 iwl_chain_noise_reset(priv);
1936 priv->start_calib = 1;
1937
508e32e1
RC
1938}
1939
b481de9c
ZY
1940/*****************************************************************************
1941 *
1942 * mac80211 entry point functions
1943 *
1944 *****************************************************************************/
1945
154b25ce 1946#define UCODE_READY_TIMEOUT (4 * HZ)
5a66926a 1947
5b9f8cd3 1948static int iwl_mac_start(struct ieee80211_hw *hw)
b481de9c 1949{
c79dd5b5 1950 struct iwl_priv *priv = hw->priv;
5a66926a 1951 int ret;
b481de9c 1952
e1623446 1953 IWL_DEBUG_MAC80211(priv, "enter\n");
b481de9c
ZY
1954
1955 /* we should be verifying the device is ready to be opened */
1956 mutex_lock(&priv->mutex);
1957
c1adf9fb 1958 memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
5a66926a
ZY
1959 /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
1960 * ucode filename and max sizes are card-specific. */
b481de9c 1961
5a66926a 1962 if (!priv->ucode_code.len) {
5b9f8cd3 1963 ret = iwl_read_ucode(priv);
5a66926a 1964 if (ret) {
15b1687c 1965 IWL_ERR(priv, "Could not read microcode: %d\n", ret);
5a66926a 1966 mutex_unlock(&priv->mutex);
6cd0b1cb 1967 return ret;
5a66926a
ZY
1968 }
1969 }
b481de9c 1970
5b9f8cd3 1971 ret = __iwl_up(priv);
5a66926a 1972
b481de9c 1973 mutex_unlock(&priv->mutex);
5a66926a 1974
80fcc9e2
AG
1975 iwl_rfkill_set_hw_state(priv);
1976
e655b9f0 1977 if (ret)
6cd0b1cb 1978 return ret;
e655b9f0 1979
c1842d61
TW
1980 if (iwl_is_rfkill(priv))
1981 goto out;
1982
e1623446 1983 IWL_DEBUG_INFO(priv, "Start UP work done.\n");
e655b9f0 1984
fe9b6b72 1985 /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
5a66926a 1986 * mac80211 will not be run successfully. */
154b25ce
EG
1987 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
1988 test_bit(STATUS_READY, &priv->status),
1989 UCODE_READY_TIMEOUT);
1990 if (!ret) {
1991 if (!test_bit(STATUS_READY, &priv->status)) {
15b1687c 1992 IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
154b25ce 1993 jiffies_to_msecs(UCODE_READY_TIMEOUT));
6cd0b1cb 1994 return -ETIMEDOUT;
5a66926a 1995 }
fe9b6b72 1996 }
0a078ffa 1997
c1842d61 1998out:
0a078ffa 1999 priv->is_open = 1;
e1623446 2000 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c
ZY
2001 return 0;
2002}
2003
5b9f8cd3 2004static void iwl_mac_stop(struct ieee80211_hw *hw)
b481de9c 2005{
c79dd5b5 2006 struct iwl_priv *priv = hw->priv;
b481de9c 2007
e1623446 2008 IWL_DEBUG_MAC80211(priv, "enter\n");
948c171c 2009
e655b9f0 2010 if (!priv->is_open) {
e1623446 2011 IWL_DEBUG_MAC80211(priv, "leave - skip\n");
e655b9f0
ZY
2012 return;
2013 }
2014
b481de9c 2015 priv->is_open = 0;
5a66926a 2016
fee1247a 2017 if (iwl_is_ready_rf(priv)) {
e655b9f0
ZY
2018 /* stop mac, cancel any scan request and clear
2019 * RXON_FILTER_ASSOC_MSK BIT
2020 */
5a66926a 2021 mutex_lock(&priv->mutex);
2a421b91 2022 iwl_scan_cancel_timeout(priv, 100);
fde3571f 2023 mutex_unlock(&priv->mutex);
fde3571f
MA
2024 }
2025
5b9f8cd3 2026 iwl_down(priv);
5a66926a
ZY
2027
2028 flush_workqueue(priv->workqueue);
6cd0b1cb
HS
2029
2030 /* enable interrupts again in order to receive rfkill changes */
2031 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2032 iwl_enable_interrupts(priv);
948c171c 2033
e1623446 2034 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c
ZY
2035}
2036
5b9f8cd3 2037static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
b481de9c 2038{
c79dd5b5 2039 struct iwl_priv *priv = hw->priv;
b481de9c 2040
e1623446 2041 IWL_DEBUG_MACDUMP(priv, "enter\n");
b481de9c 2042
e1623446 2043 IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
e039fa4a 2044 ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
b481de9c 2045
e039fa4a 2046 if (iwl_tx_skb(priv, skb))
b481de9c
ZY
2047 dev_kfree_skb_any(skb);
2048
e1623446 2049 IWL_DEBUG_MACDUMP(priv, "leave\n");
637f8837 2050 return NETDEV_TX_OK;
b481de9c
ZY
2051}
2052
60690a6a 2053void iwl_config_ap(struct iwl_priv *priv)
b481de9c 2054{
857485c0 2055 int ret = 0;
1ff50bda 2056 unsigned long flags;
b481de9c 2057
d986bcd1 2058 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
b481de9c
ZY
2059 return;
2060
2061 /* The following should be done only at AP bring up */
3195c1f3 2062 if (!iwl_is_associated(priv)) {
b481de9c
ZY
2063
2064 /* RXON - unassoc (to set timing command) */
2065 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
e0158e61 2066 iwlcore_commit_rxon(priv);
b481de9c
ZY
2067
2068 /* RXON Timing */
3195c1f3 2069 iwl_setup_rxon_timing(priv);
857485c0 2070 ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
b481de9c 2071 sizeof(priv->rxon_timing), &priv->rxon_timing);
857485c0 2072 if (ret)
39aadf8c 2073 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
b481de9c
ZY
2074 "Attempting to continue.\n");
2075
45823531
AK
2076 if (priv->cfg->ops->hcmd->set_rxon_chain)
2077 priv->cfg->ops->hcmd->set_rxon_chain(priv);
b481de9c
ZY
2078
2079 /* FIXME: what should be the assoc_id for AP? */
2080 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
2081 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
2082 priv->staging_rxon.flags |=
2083 RXON_FLG_SHORT_PREAMBLE_MSK;
2084 else
2085 priv->staging_rxon.flags &=
2086 ~RXON_FLG_SHORT_PREAMBLE_MSK;
2087
2088 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
2089 if (priv->assoc_capability &
2090 WLAN_CAPABILITY_SHORT_SLOT_TIME)
2091 priv->staging_rxon.flags |=
2092 RXON_FLG_SHORT_SLOT_MSK;
2093 else
2094 priv->staging_rxon.flags &=
2095 ~RXON_FLG_SHORT_SLOT_MSK;
2096
05c914fe 2097 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
b481de9c
ZY
2098 priv->staging_rxon.flags &=
2099 ~RXON_FLG_SHORT_SLOT_MSK;
2100 }
2101 /* restore RXON assoc */
2102 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
e0158e61 2103 iwlcore_commit_rxon(priv);
1ff50bda
EG
2104 spin_lock_irqsave(&priv->lock, flags);
2105 iwl_activate_qos(priv, 1);
2106 spin_unlock_irqrestore(&priv->lock, flags);
4f40e4d9 2107 iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
e1493deb 2108 }
5b9f8cd3 2109 iwl_send_beacon_cmd(priv);
b481de9c
ZY
2110
2111 /* FIXME - we need to add code here to detect a totally new
2112 * configuration, reset the AP, unassoc, rxon timing, assoc,
2113 * clear sta table, add BCAST sta... */
2114}
2115
5b9f8cd3 2116static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
ab885f8c
EG
2117 struct ieee80211_key_conf *keyconf, const u8 *addr,
2118 u32 iv32, u16 *phase1key)
2119{
ab885f8c 2120
9f58671e 2121 struct iwl_priv *priv = hw->priv;
e1623446 2122 IWL_DEBUG_MAC80211(priv, "enter\n");
ab885f8c 2123
9f58671e 2124 iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
ab885f8c 2125
e1623446 2126 IWL_DEBUG_MAC80211(priv, "leave\n");
ab885f8c
EG
2127}
2128
5b9f8cd3 2129static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
dc822b5d
JB
2130 struct ieee80211_vif *vif,
2131 struct ieee80211_sta *sta,
b481de9c
ZY
2132 struct ieee80211_key_conf *key)
2133{
c79dd5b5 2134 struct iwl_priv *priv = hw->priv;
42986796
WT
2135 const u8 *addr;
2136 int ret;
2137 u8 sta_id;
2138 bool is_default_wep_key = false;
b481de9c 2139
e1623446 2140 IWL_DEBUG_MAC80211(priv, "enter\n");
b481de9c 2141
099b40b7 2142 if (priv->hw_params.sw_crypto) {
e1623446 2143 IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
b481de9c
ZY
2144 return -EOPNOTSUPP;
2145 }
42986796 2146 addr = sta ? sta->addr : iwl_bcast_addr;
e11bc028 2147 sta_id = priv->cfg->ops->smgmt->find_station(priv, addr);
6974e363 2148 if (sta_id == IWL_INVALID_STATION) {
e1623446 2149 IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
e174961c 2150 addr);
6974e363 2151 return -EINVAL;
b481de9c 2152
deb09c43 2153 }
b481de9c 2154
6974e363 2155 mutex_lock(&priv->mutex);
2a421b91 2156 iwl_scan_cancel_timeout(priv, 100);
6974e363
EG
2157 mutex_unlock(&priv->mutex);
2158
2159 /* If we are getting WEP group key and we didn't receive any key mapping
2160 * so far, we are in legacy wep mode (group key only), otherwise we are
2161 * in 1X mode.
2162 * In legacy wep mode, we use another host command to the uCode */
5425e490 2163 if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
05c914fe 2164 priv->iw_mode != NL80211_IFTYPE_AP) {
6974e363
EG
2165 if (cmd == SET_KEY)
2166 is_default_wep_key = !priv->key_mapping_key;
2167 else
ccc038ab
EG
2168 is_default_wep_key =
2169 (key->hw_key_idx == HW_KEY_DEFAULT);
6974e363 2170 }
052c4b9f 2171
b481de9c 2172 switch (cmd) {
deb09c43 2173 case SET_KEY:
6974e363
EG
2174 if (is_default_wep_key)
2175 ret = iwl_set_default_wep_key(priv, key);
deb09c43 2176 else
7480513f 2177 ret = iwl_set_dynamic_key(priv, key, sta_id);
deb09c43 2178
e1623446 2179 IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
b481de9c
ZY
2180 break;
2181 case DISABLE_KEY:
6974e363
EG
2182 if (is_default_wep_key)
2183 ret = iwl_remove_default_wep_key(priv, key);
deb09c43 2184 else
3ec47732 2185 ret = iwl_remove_dynamic_key(priv, key, sta_id);
deb09c43 2186
e1623446 2187 IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
b481de9c
ZY
2188 break;
2189 default:
deb09c43 2190 ret = -EINVAL;
b481de9c
ZY
2191 }
2192
e1623446 2193 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c 2194
deb09c43 2195 return ret;
b481de9c
ZY
2196}
2197
5b9f8cd3 2198static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
d783b061 2199 enum ieee80211_ampdu_mlme_action action,
17741cdc 2200 struct ieee80211_sta *sta, u16 tid, u16 *ssn)
d783b061
TW
2201{
2202 struct iwl_priv *priv = hw->priv;
5c2207c6 2203 int ret;
d783b061 2204
e1623446 2205 IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
e174961c 2206 sta->addr, tid);
d783b061
TW
2207
2208 if (!(priv->cfg->sku & IWL_SKU_N))
2209 return -EACCES;
2210
2211 switch (action) {
2212 case IEEE80211_AMPDU_RX_START:
e1623446 2213 IWL_DEBUG_HT(priv, "start Rx\n");
9f58671e 2214 return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
d783b061 2215 case IEEE80211_AMPDU_RX_STOP:
e1623446 2216 IWL_DEBUG_HT(priv, "stop Rx\n");
5c2207c6
WYG
2217 ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
2218 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2219 return 0;
2220 else
2221 return ret;
d783b061 2222 case IEEE80211_AMPDU_TX_START:
e1623446 2223 IWL_DEBUG_HT(priv, "start Tx\n");
17741cdc 2224 return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
d783b061 2225 case IEEE80211_AMPDU_TX_STOP:
e1623446 2226 IWL_DEBUG_HT(priv, "stop Tx\n");
5c2207c6
WYG
2227 ret = iwl_tx_agg_stop(priv, sta->addr, tid);
2228 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2229 return 0;
2230 else
2231 return ret;
d783b061 2232 default:
e1623446 2233 IWL_DEBUG_HT(priv, "unknown\n");
d783b061
TW
2234 return -EINVAL;
2235 break;
2236 }
2237 return 0;
2238}
9f58671e 2239
5b9f8cd3 2240static int iwl_mac_get_stats(struct ieee80211_hw *hw,
b481de9c
ZY
2241 struct ieee80211_low_level_stats *stats)
2242{
bf403db8
EK
2243 struct iwl_priv *priv = hw->priv;
2244
2245 priv = hw->priv;
e1623446
TW
2246 IWL_DEBUG_MAC80211(priv, "enter\n");
2247 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c
ZY
2248
2249 return 0;
2250}
2251
b481de9c
ZY
2252/*****************************************************************************
2253 *
2254 * sysfs attributes
2255 *
2256 *****************************************************************************/
2257
0a6857e7 2258#ifdef CONFIG_IWLWIFI_DEBUG
b481de9c
ZY
2259
2260/*
2261 * The following adds a new attribute to the sysfs representation
c3a739fa 2262 * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
b481de9c
ZY
2263 * used for controlling the debug level.
2264 *
2265 * See the level definitions in iwl for details.
2266 */
2267
8cf769c6
EK
2268static ssize_t show_debug_level(struct device *d,
2269 struct device_attribute *attr, char *buf)
b481de9c 2270{
8cf769c6
EK
2271 struct iwl_priv *priv = d->driver_data;
2272
2273 return sprintf(buf, "0x%08X\n", priv->debug_level);
b481de9c 2274}
8cf769c6
EK
2275static ssize_t store_debug_level(struct device *d,
2276 struct device_attribute *attr,
b481de9c
ZY
2277 const char *buf, size_t count)
2278{
8cf769c6 2279 struct iwl_priv *priv = d->driver_data;
9257746f
TW
2280 unsigned long val;
2281 int ret;
b481de9c 2282
9257746f
TW
2283 ret = strict_strtoul(buf, 0, &val);
2284 if (ret)
978785a3 2285 IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
b481de9c 2286 else
8cf769c6 2287 priv->debug_level = val;
b481de9c
ZY
2288
2289 return strnlen(buf, count);
2290}
2291
8cf769c6
EK
2292static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
2293 show_debug_level, store_debug_level);
2294
b481de9c 2295
0a6857e7 2296#endif /* CONFIG_IWLWIFI_DEBUG */
b481de9c 2297
b481de9c 2298
bc6f59bc
TW
2299static ssize_t show_version(struct device *d,
2300 struct device_attribute *attr, char *buf)
2301{
2302 struct iwl_priv *priv = d->driver_data;
885ba202 2303 struct iwl_alive_resp *palive = &priv->card_alive;
f236a265
TW
2304 ssize_t pos = 0;
2305 u16 eeprom_ver;
bc6f59bc
TW
2306
2307 if (palive->is_valid)
f236a265
TW
2308 pos += sprintf(buf + pos,
2309 "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
2310 "fw type: 0x%01X 0x%01X\n",
bc6f59bc
TW
2311 palive->ucode_major, palive->ucode_minor,
2312 palive->sw_rev[0], palive->sw_rev[1],
2313 palive->ver_type, palive->ver_subtype);
bc6f59bc 2314 else
f236a265
TW
2315 pos += sprintf(buf + pos, "fw not loaded\n");
2316
2317 if (priv->eeprom) {
2318 eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
2319 pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
2320 eeprom_ver);
2321 } else {
2322 pos += sprintf(buf + pos, "EEPROM not initialzed\n");
2323 }
2324
2325 return pos;
bc6f59bc
TW
2326}
2327
2328static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
2329
b481de9c
ZY
2330static ssize_t show_temperature(struct device *d,
2331 struct device_attribute *attr, char *buf)
2332{
c79dd5b5 2333 struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
b481de9c 2334
fee1247a 2335 if (!iwl_is_alive(priv))
b481de9c
ZY
2336 return -EAGAIN;
2337
91dbc5bd 2338 return sprintf(buf, "%d\n", priv->temperature);
b481de9c
ZY
2339}
2340
2341static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
2342
b481de9c
ZY
2343static ssize_t show_tx_power(struct device *d,
2344 struct device_attribute *attr, char *buf)
2345{
c79dd5b5 2346 struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
91f39e8e
JS
2347
2348 if (!iwl_is_ready_rf(priv))
2349 return sprintf(buf, "off\n");
2350 else
2351 return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
b481de9c
ZY
2352}
2353
2354static ssize_t store_tx_power(struct device *d,
2355 struct device_attribute *attr,
2356 const char *buf, size_t count)
2357{
c79dd5b5 2358 struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
9257746f
TW
2359 unsigned long val;
2360 int ret;
b481de9c 2361
9257746f
TW
2362 ret = strict_strtoul(buf, 10, &val);
2363 if (ret)
978785a3 2364 IWL_INFO(priv, "%s is not in decimal form.\n", buf);
b481de9c 2365 else
630fe9b6 2366 iwl_set_tx_power(priv, val, false);
b481de9c
ZY
2367
2368 return count;
2369}
2370
2371static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
2372
2373static ssize_t show_flags(struct device *d,
2374 struct device_attribute *attr, char *buf)
2375{
c79dd5b5 2376 struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
b481de9c
ZY
2377
2378 return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
2379}
2380
2381static ssize_t store_flags(struct device *d,
2382 struct device_attribute *attr,
2383 const char *buf, size_t count)
2384{
c79dd5b5 2385 struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
9257746f
TW
2386 unsigned long val;
2387 u32 flags;
2388 int ret = strict_strtoul(buf, 0, &val);
926f0b2e 2389 if (ret)
9257746f
TW
2390 return ret;
2391 flags = (u32)val;
b481de9c
ZY
2392
2393 mutex_lock(&priv->mutex);
2394 if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
2395 /* Cancel any currently running scans... */
2a421b91 2396 if (iwl_scan_cancel_timeout(priv, 100))
39aadf8c 2397 IWL_WARN(priv, "Could not cancel scan.\n");
b481de9c 2398 else {
e1623446 2399 IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
b481de9c 2400 priv->staging_rxon.flags = cpu_to_le32(flags);
e0158e61 2401 iwlcore_commit_rxon(priv);
b481de9c
ZY
2402 }
2403 }
2404 mutex_unlock(&priv->mutex);
2405
2406 return count;
2407}
2408
2409static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
2410
2411static ssize_t show_filter_flags(struct device *d,
2412 struct device_attribute *attr, char *buf)
2413{
c79dd5b5 2414 struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
b481de9c
ZY
2415
2416 return sprintf(buf, "0x%04X\n",
2417 le32_to_cpu(priv->active_rxon.filter_flags));
2418}
2419
2420static ssize_t store_filter_flags(struct device *d,
2421 struct device_attribute *attr,
2422 const char *buf, size_t count)
2423{
c79dd5b5 2424 struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
9257746f
TW
2425 unsigned long val;
2426 u32 filter_flags;
2427 int ret = strict_strtoul(buf, 0, &val);
926f0b2e 2428 if (ret)
9257746f
TW
2429 return ret;
2430 filter_flags = (u32)val;
b481de9c
ZY
2431
2432 mutex_lock(&priv->mutex);
2433 if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
2434 /* Cancel any currently running scans... */
2a421b91 2435 if (iwl_scan_cancel_timeout(priv, 100))
39aadf8c 2436 IWL_WARN(priv, "Could not cancel scan.\n");
b481de9c 2437 else {
e1623446 2438 IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
b481de9c
ZY
2439 "0x%04X\n", filter_flags);
2440 priv->staging_rxon.filter_flags =
2441 cpu_to_le32(filter_flags);
e0158e61 2442 iwlcore_commit_rxon(priv);
b481de9c
ZY
2443 }
2444 }
2445 mutex_unlock(&priv->mutex);
2446
2447 return count;
2448}
2449
2450static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
2451 store_filter_flags);
2452
b481de9c
ZY
2453static ssize_t store_power_level(struct device *d,
2454 struct device_attribute *attr,
2455 const char *buf, size_t count)
2456{
c79dd5b5 2457 struct iwl_priv *priv = dev_get_drvdata(d);
298df1f6 2458 int ret;
9257746f
TW
2459 unsigned long mode;
2460
b481de9c 2461
b481de9c
ZY
2462 mutex_lock(&priv->mutex);
2463
9257746f 2464 ret = strict_strtoul(buf, 10, &mode);
926f0b2e 2465 if (ret)
9257746f
TW
2466 goto out;
2467
298df1f6
EK
2468 ret = iwl_power_set_user_mode(priv, mode);
2469 if (ret) {
e1623446 2470 IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
5da4b55f 2471 goto out;
b481de9c 2472 }
298df1f6 2473 ret = count;
b481de9c
ZY
2474
2475 out:
2476 mutex_unlock(&priv->mutex);
298df1f6 2477 return ret;
b481de9c
ZY
2478}
2479
b481de9c
ZY
2480static ssize_t show_power_level(struct device *d,
2481 struct device_attribute *attr, char *buf)
2482{
c79dd5b5 2483 struct iwl_priv *priv = dev_get_drvdata(d);
298df1f6
EK
2484 int mode = priv->power_data.user_power_setting;
2485 int system = priv->power_data.system_power_setting;
5da4b55f 2486 int level = priv->power_data.power_mode;
b481de9c
ZY
2487 char *p = buf;
2488
298df1f6
EK
2489 switch (system) {
2490 case IWL_POWER_SYS_AUTO:
2491 p += sprintf(p, "SYSTEM:auto");
b481de9c 2492 break;
298df1f6
EK
2493 case IWL_POWER_SYS_AC:
2494 p += sprintf(p, "SYSTEM:ac");
2495 break;
2496 case IWL_POWER_SYS_BATTERY:
2497 p += sprintf(p, "SYSTEM:battery");
b481de9c 2498 break;
b481de9c 2499 }
298df1f6 2500
c3056065
AK
2501 p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
2502 "fixed" : "auto");
298df1f6
EK
2503 p += sprintf(p, "\tINDEX:%d", level);
2504 p += sprintf(p, "\n");
3ac7f146 2505 return p - buf + 1;
b481de9c
ZY
2506}
2507
2508static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
2509 store_power_level);
2510
b481de9c
ZY
2511
2512static ssize_t show_statistics(struct device *d,
2513 struct device_attribute *attr, char *buf)
2514{
c79dd5b5 2515 struct iwl_priv *priv = dev_get_drvdata(d);
8f91aecb 2516 u32 size = sizeof(struct iwl_notif_statistics);
b481de9c 2517 u32 len = 0, ofs = 0;
3ac7f146 2518 u8 *data = (u8 *)&priv->statistics;
b481de9c
ZY
2519 int rc = 0;
2520
fee1247a 2521 if (!iwl_is_alive(priv))
b481de9c
ZY
2522 return -EAGAIN;
2523
2524 mutex_lock(&priv->mutex);
49ea8596 2525 rc = iwl_send_statistics_request(priv, 0);
b481de9c
ZY
2526 mutex_unlock(&priv->mutex);
2527
2528 if (rc) {
2529 len = sprintf(buf,
2530 "Error sending statistics request: 0x%08X\n", rc);
2531 return len;
2532 }
2533
2534 while (size && (PAGE_SIZE - len)) {
2535 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
2536 PAGE_SIZE - len, 1);
2537 len = strlen(buf);
2538 if (PAGE_SIZE - len)
2539 buf[len++] = '\n';
2540
2541 ofs += 16;
2542 size -= min(size, 16U);
2543 }
2544
2545 return len;
2546}
2547
2548static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
2549
b481de9c 2550
b481de9c
ZY
2551/*****************************************************************************
2552 *
2553 * driver setup and teardown
2554 *
2555 *****************************************************************************/
2556
4e39317d 2557static void iwl_setup_deferred_work(struct iwl_priv *priv)
b481de9c 2558{
d21050c7 2559 priv->workqueue = create_singlethread_workqueue(DRV_NAME);
b481de9c
ZY
2560
2561 init_waitqueue_head(&priv->wait_command_queue);
2562
5b9f8cd3
EG
2563 INIT_WORK(&priv->up, iwl_bg_up);
2564 INIT_WORK(&priv->restart, iwl_bg_restart);
2565 INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
2566 INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
2567 INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
16e727e8 2568 INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
4a4a9e81
TW
2569 INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
2570 INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
2a421b91 2571
2a421b91 2572 iwl_setup_scan_deferred_work(priv);
c90a74ba 2573 iwl_setup_power_deferred_work(priv);
bb8c093b 2574
4e39317d
EG
2575 if (priv->cfg->ops->lib->setup_deferred_work)
2576 priv->cfg->ops->lib->setup_deferred_work(priv);
2577
2578 init_timer(&priv->statistics_periodic);
2579 priv->statistics_periodic.data = (unsigned long)priv;
5b9f8cd3 2580 priv->statistics_periodic.function = iwl_bg_statistics_periodic;
b481de9c
ZY
2581
2582 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
5b9f8cd3 2583 iwl_irq_tasklet, (unsigned long)priv);
b481de9c
ZY
2584}
2585
4e39317d 2586static void iwl_cancel_deferred_work(struct iwl_priv *priv)
b481de9c 2587{
4e39317d
EG
2588 if (priv->cfg->ops->lib->cancel_deferred_work)
2589 priv->cfg->ops->lib->cancel_deferred_work(priv);
b481de9c 2590
3ae6a054 2591 cancel_delayed_work_sync(&priv->init_alive_start);
b481de9c 2592 cancel_delayed_work(&priv->scan_check);
c90a74ba 2593 cancel_delayed_work_sync(&priv->set_power_save);
b481de9c 2594 cancel_delayed_work(&priv->alive_start);
b481de9c 2595 cancel_work_sync(&priv->beacon_update);
4e39317d 2596 del_timer_sync(&priv->statistics_periodic);
b481de9c
ZY
2597}
2598
5b9f8cd3 2599static struct attribute *iwl_sysfs_entries[] = {
b481de9c
ZY
2600 &dev_attr_flags.attr,
2601 &dev_attr_filter_flags.attr,
b481de9c 2602 &dev_attr_power_level.attr,
b481de9c 2603 &dev_attr_statistics.attr,
b481de9c 2604 &dev_attr_temperature.attr,
b481de9c 2605 &dev_attr_tx_power.attr,
8cf769c6
EK
2606#ifdef CONFIG_IWLWIFI_DEBUG
2607 &dev_attr_debug_level.attr,
2608#endif
bc6f59bc 2609 &dev_attr_version.attr,
b481de9c
ZY
2610
2611 NULL
2612};
2613
5b9f8cd3 2614static struct attribute_group iwl_attribute_group = {
b481de9c 2615 .name = NULL, /* put in device directory */
5b9f8cd3 2616 .attrs = iwl_sysfs_entries,
b481de9c
ZY
2617};
2618
5b9f8cd3
EG
2619static struct ieee80211_ops iwl_hw_ops = {
2620 .tx = iwl_mac_tx,
2621 .start = iwl_mac_start,
2622 .stop = iwl_mac_stop,
2623 .add_interface = iwl_mac_add_interface,
2624 .remove_interface = iwl_mac_remove_interface,
2625 .config = iwl_mac_config,
5b9f8cd3
EG
2626 .configure_filter = iwl_configure_filter,
2627 .set_key = iwl_mac_set_key,
2628 .update_tkip_key = iwl_mac_update_tkip_key,
2629 .get_stats = iwl_mac_get_stats,
2630 .get_tx_stats = iwl_mac_get_tx_stats,
2631 .conf_tx = iwl_mac_conf_tx,
2632 .reset_tsf = iwl_mac_reset_tsf,
2633 .bss_info_changed = iwl_bss_info_changed,
2634 .ampdu_action = iwl_mac_ampdu_action,
cb43dc25 2635 .hw_scan = iwl_mac_hw_scan
b481de9c
ZY
2636};
2637
5b9f8cd3 2638static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
b481de9c
ZY
2639{
2640 int err = 0;
c79dd5b5 2641 struct iwl_priv *priv;
b481de9c 2642 struct ieee80211_hw *hw;
82b9a121 2643 struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
0359facc 2644 unsigned long flags;
6cd0b1cb 2645 u16 pci_cmd;
b481de9c 2646
316c30d9
AK
2647 /************************
2648 * 1. Allocating HW data
2649 ************************/
2650
6440adb5
CB
2651 /* Disabling hardware scan means that mac80211 will perform scans
2652 * "the hard way", rather than using device's scan. */
1ea87396 2653 if (cfg->mod_params->disable_hw_scan) {
bf403db8
EK
2654 if (cfg->mod_params->debug & IWL_DL_INFO)
2655 dev_printk(KERN_DEBUG, &(pdev->dev),
2656 "Disabling hw_scan\n");
5b9f8cd3 2657 iwl_hw_ops.hw_scan = NULL;
b481de9c
ZY
2658 }
2659
5b9f8cd3 2660 hw = iwl_alloc_all(cfg, &iwl_hw_ops);
1d0a082d 2661 if (!hw) {
b481de9c
ZY
2662 err = -ENOMEM;
2663 goto out;
2664 }
1d0a082d
AK
2665 priv = hw->priv;
2666 /* At this point both hw and priv are allocated. */
2667
b481de9c
ZY
2668 SET_IEEE80211_DEV(hw, &pdev->dev);
2669
e1623446 2670 IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
82b9a121 2671 priv->cfg = cfg;
b481de9c 2672 priv->pci_dev = pdev;
316c30d9 2673
0a6857e7 2674#ifdef CONFIG_IWLWIFI_DEBUG
bf403db8 2675 priv->debug_level = priv->cfg->mod_params->debug;
b481de9c
ZY
2676 atomic_set(&priv->restrict_refcnt, 0);
2677#endif
b481de9c 2678
316c30d9
AK
2679 /**************************
2680 * 2. Initializing PCI bus
2681 **************************/
2682 if (pci_enable_device(pdev)) {
2683 err = -ENODEV;
2684 goto out_ieee80211_free_hw;
2685 }
2686
2687 pci_set_master(pdev);
2688
093d874c 2689 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
316c30d9 2690 if (!err)
093d874c 2691 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
cc2a8ea8 2692 if (err) {
093d874c 2693 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
cc2a8ea8 2694 if (!err)
093d874c 2695 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
cc2a8ea8 2696 /* both attempts failed: */
316c30d9 2697 if (err) {
978785a3 2698 IWL_WARN(priv, "No suitable DMA available.\n");
316c30d9 2699 goto out_pci_disable_device;
cc2a8ea8 2700 }
316c30d9
AK
2701 }
2702
2703 err = pci_request_regions(pdev, DRV_NAME);
2704 if (err)
2705 goto out_pci_disable_device;
2706
2707 pci_set_drvdata(pdev, priv);
2708
316c30d9
AK
2709
2710 /***********************
2711 * 3. Read REV register
2712 ***********************/
2713 priv->hw_base = pci_iomap(pdev, 0, 0);
2714 if (!priv->hw_base) {
2715 err = -ENODEV;
2716 goto out_pci_release_regions;
2717 }
2718
e1623446 2719 IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
316c30d9 2720 (unsigned long long) pci_resource_len(pdev, 0));
e1623446 2721 IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
316c30d9 2722
b661c819 2723 iwl_hw_detect(priv);
978785a3 2724 IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
b661c819 2725 priv->cfg->name, priv->hw_rev);
316c30d9 2726
e7b63581
TW
2727 /* We disable the RETRY_TIMEOUT register (0x41) to keep
2728 * PCI Tx retries from interfering with C3 CPU state */
2729 pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
2730
91238714
TW
2731 /* amp init */
2732 err = priv->cfg->ops->lib->apm_ops.init(priv);
316c30d9 2733 if (err < 0) {
808ff697 2734 IWL_ERR(priv, "Failed to init APMG\n");
316c30d9
AK
2735 goto out_iounmap;
2736 }
91238714
TW
2737 /*****************
2738 * 4. Read EEPROM
2739 *****************/
316c30d9
AK
2740 /* Read the EEPROM */
2741 err = iwl_eeprom_init(priv);
2742 if (err) {
15b1687c 2743 IWL_ERR(priv, "Unable to init EEPROM\n");
316c30d9
AK
2744 goto out_iounmap;
2745 }
8614f360
TW
2746 err = iwl_eeprom_check_version(priv);
2747 if (err)
c8f16138 2748 goto out_free_eeprom;
8614f360 2749
02883017 2750 /* extract MAC Address */
316c30d9 2751 iwl_eeprom_get_mac(priv, priv->mac_addr);
e1623446 2752 IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
316c30d9
AK
2753 SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
2754
2755 /************************
2756 * 5. Setup HW constants
2757 ************************/
da154e30 2758 if (iwl_set_hw_params(priv)) {
15b1687c 2759 IWL_ERR(priv, "failed to set hw parameters\n");
073d3f5f 2760 goto out_free_eeprom;
316c30d9
AK
2761 }
2762
2763 /*******************
6ba87956 2764 * 6. Setup priv
316c30d9 2765 *******************/
b481de9c 2766
6ba87956 2767 err = iwl_init_drv(priv);
bf85ea4f 2768 if (err)
399f4900 2769 goto out_free_eeprom;
bf85ea4f 2770 /* At this point both hw and priv are initialized. */
316c30d9 2771
316c30d9 2772 /********************
09f9bf79 2773 * 7. Setup services
316c30d9 2774 ********************/
0359facc 2775 spin_lock_irqsave(&priv->lock, flags);
5b9f8cd3 2776 iwl_disable_interrupts(priv);
0359facc 2777 spin_unlock_irqrestore(&priv->lock, flags);
316c30d9 2778
6cd0b1cb
HS
2779 pci_enable_msi(priv->pci_dev);
2780
2781 err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
2782 DRV_NAME, priv);
2783 if (err) {
2784 IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
2785 goto out_disable_msi;
2786 }
5b9f8cd3 2787 err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
316c30d9 2788 if (err) {
15b1687c 2789 IWL_ERR(priv, "failed to create sysfs device attributes\n");
795cc0ad 2790 goto out_free_irq;
316c30d9
AK
2791 }
2792
4e39317d 2793 iwl_setup_deferred_work(priv);
653fa4a0 2794 iwl_setup_rx_handlers(priv);
316c30d9 2795
6ba87956 2796 /**********************************
09f9bf79 2797 * 8. Setup and register mac80211
6ba87956
TW
2798 **********************************/
2799
6cd0b1cb
HS
2800 /* enable interrupts if needed: hw bug w/a */
2801 pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
2802 if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
2803 pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
2804 pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
2805 }
2806
2807 iwl_enable_interrupts(priv);
2808
6ba87956
TW
2809 err = iwl_setup_mac(priv);
2810 if (err)
2811 goto out_remove_sysfs;
2812
2813 err = iwl_dbgfs_register(priv, DRV_NAME);
2814 if (err)
a75fbe8d 2815 IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
6ba87956 2816
6cd0b1cb
HS
2817 /* If platform's RF_KILL switch is NOT set to KILL */
2818 if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
2819 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2820 else
2821 set_bit(STATUS_RF_KILL_HW, &priv->status);
6ba87956 2822
58d0f361
EG
2823 err = iwl_rfkill_init(priv);
2824 if (err)
15b1687c 2825 IWL_ERR(priv, "Unable to initialize RFKILL system. "
58d0f361 2826 "Ignoring error: %d\n", err);
6cd0b1cb
HS
2827 else
2828 iwl_rfkill_set_hw_state(priv);
2829
58d0f361 2830 iwl_power_initialize(priv);
b481de9c
ZY
2831 return 0;
2832
316c30d9 2833 out_remove_sysfs:
c8f16138
RC
2834 destroy_workqueue(priv->workqueue);
2835 priv->workqueue = NULL;
5b9f8cd3 2836 sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
795cc0ad
HS
2837 out_free_irq:
2838 free_irq(priv->pci_dev->irq, priv);
6cd0b1cb
HS
2839 out_disable_msi:
2840 pci_disable_msi(priv->pci_dev);
6ba87956 2841 iwl_uninit_drv(priv);
073d3f5f
TW
2842 out_free_eeprom:
2843 iwl_eeprom_free(priv);
b481de9c
ZY
2844 out_iounmap:
2845 pci_iounmap(pdev, priv->hw_base);
2846 out_pci_release_regions:
316c30d9 2847 pci_set_drvdata(pdev, NULL);
623d563e 2848 pci_release_regions(pdev);
b481de9c
ZY
2849 out_pci_disable_device:
2850 pci_disable_device(pdev);
b481de9c
ZY
2851 out_ieee80211_free_hw:
2852 ieee80211_free_hw(priv->hw);
2853 out:
2854 return err;
2855}
2856
5b9f8cd3 2857static void __devexit iwl_pci_remove(struct pci_dev *pdev)
b481de9c 2858{
c79dd5b5 2859 struct iwl_priv *priv = pci_get_drvdata(pdev);
0359facc 2860 unsigned long flags;
b481de9c
ZY
2861
2862 if (!priv)
2863 return;
2864
e1623446 2865 IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
b481de9c 2866
67249625 2867 iwl_dbgfs_unregister(priv);
5b9f8cd3 2868 sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
67249625 2869
5b9f8cd3
EG
2870 /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
2871 * to be called and iwl_down since we are removing the device
0b124c31
GG
2872 * we need to set STATUS_EXIT_PENDING bit.
2873 */
2874 set_bit(STATUS_EXIT_PENDING, &priv->status);
c4f55232
RR
2875 if (priv->mac80211_registered) {
2876 ieee80211_unregister_hw(priv->hw);
2877 priv->mac80211_registered = 0;
0b124c31 2878 } else {
5b9f8cd3 2879 iwl_down(priv);
c4f55232
RR
2880 }
2881
0359facc
MA
2882 /* make sure we flush any pending irq or
2883 * tasklet for the driver
2884 */
2885 spin_lock_irqsave(&priv->lock, flags);
5b9f8cd3 2886 iwl_disable_interrupts(priv);
0359facc
MA
2887 spin_unlock_irqrestore(&priv->lock, flags);
2888
2889 iwl_synchronize_irq(priv);
2890
58d0f361 2891 iwl_rfkill_unregister(priv);
5b9f8cd3 2892 iwl_dealloc_ucode_pci(priv);
b481de9c
ZY
2893
2894 if (priv->rxq.bd)
a55360e4 2895 iwl_rx_queue_free(priv, &priv->rxq);
1053d35f 2896 iwl_hw_txq_ctx_free(priv);
b481de9c 2897
e11bc028 2898 priv->cfg->ops->smgmt->clear_station_table(priv);
073d3f5f 2899 iwl_eeprom_free(priv);
b481de9c 2900
b481de9c 2901
948c171c
MA
2902 /*netif_stop_queue(dev); */
2903 flush_workqueue(priv->workqueue);
2904
5b9f8cd3 2905 /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
b481de9c
ZY
2906 * priv->workqueue... so we can't take down the workqueue
2907 * until now... */
2908 destroy_workqueue(priv->workqueue);
2909 priv->workqueue = NULL;
2910
6cd0b1cb
HS
2911 free_irq(priv->pci_dev->irq, priv);
2912 pci_disable_msi(priv->pci_dev);
b481de9c
ZY
2913 pci_iounmap(pdev, priv->hw_base);
2914 pci_release_regions(pdev);
2915 pci_disable_device(pdev);
2916 pci_set_drvdata(pdev, NULL);
2917
6ba87956 2918 iwl_uninit_drv(priv);
b481de9c
ZY
2919
2920 if (priv->ibss_beacon)
2921 dev_kfree_skb(priv->ibss_beacon);
2922
2923 ieee80211_free_hw(priv->hw);
2924}
2925
b481de9c
ZY
2926
2927/*****************************************************************************
2928 *
2929 * driver and module entry point
2930 *
2931 *****************************************************************************/
2932
fed9017e
RR
2933/* Hardware specific file defines the PCI IDs table for that hardware module */
2934static struct pci_device_id iwl_hw_card_ids[] = {
4fc22b21 2935#ifdef CONFIG_IWL4965
fed9017e
RR
2936 {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
2937 {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
4fc22b21 2938#endif /* CONFIG_IWL4965 */
5a6a256e 2939#ifdef CONFIG_IWL5000
47408639
EK
2940 {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
2941 {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
2942 {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
2943 {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
2944 {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
2945 {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
5a6a256e 2946 {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
47408639
EK
2947 {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
2948 {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
2949 {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
e96a8495
TW
2950/* 5350 WiFi/WiMax */
2951 {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
2952 {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
2953 {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
7100e924
TW
2954/* 5150 Wifi/WiMax */
2955 {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
2956 {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
e1228374
JS
2957/* 6000/6050 Series */
2958 {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
2959 {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
2960 {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
2961 {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
2962 {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
2963 {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
2964 {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
2965 {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
2966 {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
2967 {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
2968 {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
77dcb6a9
JS
2969/* 1000 Series WiFi */
2970 {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl1000_bgn_cfg)},
2971 {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl1000_bgn_cfg)},
5a6a256e 2972#endif /* CONFIG_IWL5000 */
7100e924 2973
fed9017e
RR
2974 {0}
2975};
2976MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
2977
2978static struct pci_driver iwl_driver = {
b481de9c 2979 .name = DRV_NAME,
fed9017e 2980 .id_table = iwl_hw_card_ids,
5b9f8cd3
EG
2981 .probe = iwl_pci_probe,
2982 .remove = __devexit_p(iwl_pci_remove),
b481de9c 2983#ifdef CONFIG_PM
5b9f8cd3
EG
2984 .suspend = iwl_pci_suspend,
2985 .resume = iwl_pci_resume,
b481de9c
ZY
2986#endif
2987};
2988
5b9f8cd3 2989static int __init iwl_init(void)
b481de9c
ZY
2990{
2991
2992 int ret;
2993 printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
2994 printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
897e1cf2 2995
e227ceac 2996 ret = iwlagn_rate_control_register();
897e1cf2 2997 if (ret) {
a3139c59
SO
2998 printk(KERN_ERR DRV_NAME
2999 "Unable to register rate control algorithm: %d\n", ret);
897e1cf2
RC
3000 return ret;
3001 }
3002
fed9017e 3003 ret = pci_register_driver(&iwl_driver);
b481de9c 3004 if (ret) {
a3139c59 3005 printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
897e1cf2 3006 goto error_register;
b481de9c 3007 }
b481de9c
ZY
3008
3009 return ret;
897e1cf2 3010
897e1cf2 3011error_register:
e227ceac 3012 iwlagn_rate_control_unregister();
897e1cf2 3013 return ret;
b481de9c
ZY
3014}
3015
5b9f8cd3 3016static void __exit iwl_exit(void)
b481de9c 3017{
fed9017e 3018 pci_unregister_driver(&iwl_driver);
e227ceac 3019 iwlagn_rate_control_unregister();
b481de9c
ZY
3020}
3021
5b9f8cd3
EG
3022module_exit(iwl_exit);
3023module_init(iwl_init);
This page took 1.917385 seconds and 5 git commands to generate.