Commit | Line | Data |
---|---|---|
b481de9c ZY |
1 | /****************************************************************************** |
2 | * | |
901069c7 | 3 | * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved. |
b481de9c ZY |
4 | * |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
759ef89f | 25 | * Intel Linux Wireless <ilw@linux.intel.com> |
b481de9c ZY |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
27 | * | |
28 | *****************************************************************************/ | |
b481de9c ZY |
29 | #include <linux/kernel.h> |
30 | #include <linux/module.h> | |
b481de9c | 31 | #include <linux/init.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
b481de9c ZY |
33 | #include <linux/dma-mapping.h> |
34 | #include <linux/delay.h> | |
d43c36dc | 35 | #include <linux/sched.h> |
b481de9c ZY |
36 | #include <linux/skbuff.h> |
37 | #include <linux/netdevice.h> | |
b481de9c | 38 | #include <linux/firmware.h> |
b481de9c ZY |
39 | #include <linux/etherdevice.h> |
40 | #include <linux/if_arp.h> | |
41 | ||
b481de9c ZY |
42 | #include <net/mac80211.h> |
43 | ||
44 | #include <asm/div64.h> | |
45 | ||
6bc913bd | 46 | #include "iwl-eeprom.h" |
3e0d4cb1 | 47 | #include "iwl-dev.h" |
fee1247a | 48 | #include "iwl-core.h" |
3395f6e9 | 49 | #include "iwl-io.h" |
b481de9c | 50 | #include "iwl-helpers.h" |
6974e363 | 51 | #include "iwl-sta.h" |
0de76736 | 52 | #include "iwl-agn-calib.h" |
a1175124 | 53 | #include "iwl-agn.h" |
48f20d35 | 54 | #include "iwl-shared.h" |
d5934110 | 55 | #include "iwl-bus.h" |
c85eb619 | 56 | #include "iwl-trans.h" |
416e1438 | 57 | |
b481de9c ZY |
58 | /****************************************************************************** |
59 | * | |
60 | * module boiler plate | |
61 | * | |
62 | ******************************************************************************/ | |
63 | ||
b481de9c ZY |
64 | /* |
65 | * module name, copyright, version, etc. | |
b481de9c | 66 | */ |
d783b061 | 67 | #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux" |
b481de9c | 68 | |
0a6857e7 | 69 | #ifdef CONFIG_IWLWIFI_DEBUG |
b481de9c ZY |
70 | #define VD "d" |
71 | #else | |
72 | #define VD | |
73 | #endif | |
74 | ||
81963d68 | 75 | #define DRV_VERSION IWLWIFI_VERSION VD |
b481de9c | 76 | |
b481de9c ZY |
77 | |
78 | MODULE_DESCRIPTION(DRV_DESCRIPTION); | |
79 | MODULE_VERSION(DRV_VERSION); | |
a7b75207 | 80 | MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR); |
b481de9c ZY |
81 | MODULE_LICENSE("GPL"); |
82 | ||
5b9f8cd3 | 83 | void iwl_update_chain_flags(struct iwl_priv *priv) |
5da4b55f | 84 | { |
246ed355 | 85 | struct iwl_rxon_context *ctx; |
5da4b55f | 86 | |
e3f10cea WYG |
87 | for_each_context(priv, ctx) { |
88 | iwlagn_set_rxon_chain(priv, ctx); | |
89 | if (ctx->active.rx_chain != ctx->staging.rx_chain) | |
90 | iwlagn_commit_rxon(priv, ctx); | |
246ed355 | 91 | } |
5da4b55f MA |
92 | } |
93 | ||
47ff65c4 DH |
94 | /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */ |
95 | static void iwl_set_beacon_tim(struct iwl_priv *priv, | |
77834543 JB |
96 | struct iwl_tx_beacon_cmd *tx_beacon_cmd, |
97 | u8 *beacon, u32 frame_size) | |
47ff65c4 DH |
98 | { |
99 | u16 tim_idx; | |
100 | struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon; | |
101 | ||
102 | /* | |
103 | * The index is relative to frame start but we start looking at the | |
104 | * variable-length part of the beacon. | |
105 | */ | |
106 | tim_idx = mgmt->u.beacon.variable - beacon; | |
107 | ||
108 | /* Parse variable-length elements of beacon to find WLAN_EID_TIM */ | |
109 | while ((tim_idx < (frame_size - 2)) && | |
110 | (beacon[tim_idx] != WLAN_EID_TIM)) | |
111 | tim_idx += beacon[tim_idx+1] + 2; | |
112 | ||
113 | /* If TIM field was found, set variables */ | |
114 | if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) { | |
115 | tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx); | |
116 | tx_beacon_cmd->tim_size = beacon[tim_idx+1]; | |
117 | } else | |
118 | IWL_WARN(priv, "Unable to find TIM Element in beacon\n"); | |
119 | } | |
120 | ||
8a98d49e | 121 | int iwlagn_send_beacon_cmd(struct iwl_priv *priv) |
4bf64efd TW |
122 | { |
123 | struct iwl_tx_beacon_cmd *tx_beacon_cmd; | |
8a98d49e JB |
124 | struct iwl_host_cmd cmd = { |
125 | .id = REPLY_TX_BEACON, | |
e419d62d | 126 | .flags = CMD_SYNC, |
8a98d49e | 127 | }; |
0b5b3ff1 | 128 | struct ieee80211_tx_info *info; |
47ff65c4 DH |
129 | u32 frame_size; |
130 | u32 rate_flags; | |
131 | u32 rate; | |
8a98d49e | 132 | |
47ff65c4 DH |
133 | /* |
134 | * We have to set up the TX command, the TX Beacon command, and the | |
135 | * beacon contents. | |
136 | */ | |
4bf64efd | 137 | |
6ac2f839 | 138 | lockdep_assert_held(&priv->shrd->mutex); |
76d04815 JB |
139 | |
140 | if (!priv->beacon_ctx) { | |
141 | IWL_ERR(priv, "trying to build beacon w/o beacon context!\n"); | |
950094cb | 142 | return 0; |
76d04815 JB |
143 | } |
144 | ||
8a98d49e JB |
145 | if (WARN_ON(!priv->beacon_skb)) |
146 | return -EINVAL; | |
147 | ||
4ce7cc2b JB |
148 | /* Allocate beacon command */ |
149 | if (!priv->beacon_cmd) | |
150 | priv->beacon_cmd = kzalloc(sizeof(*tx_beacon_cmd), GFP_KERNEL); | |
151 | tx_beacon_cmd = priv->beacon_cmd; | |
8a98d49e JB |
152 | if (!tx_beacon_cmd) |
153 | return -ENOMEM; | |
154 | ||
155 | frame_size = priv->beacon_skb->len; | |
4bf64efd | 156 | |
47ff65c4 | 157 | /* Set up TX command fields */ |
4bf64efd | 158 | tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size); |
76d04815 | 159 | tx_beacon_cmd->tx.sta_id = priv->beacon_ctx->bcast_sta_id; |
47ff65c4 DH |
160 | tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE; |
161 | tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK | | |
162 | TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK; | |
4bf64efd | 163 | |
47ff65c4 | 164 | /* Set up TX beacon command fields */ |
4ce7cc2b | 165 | iwl_set_beacon_tim(priv, tx_beacon_cmd, priv->beacon_skb->data, |
77834543 | 166 | frame_size); |
4bf64efd | 167 | |
47ff65c4 | 168 | /* Set up packet rate and flags */ |
0b5b3ff1 JB |
169 | info = IEEE80211_SKB_CB(priv->beacon_skb); |
170 | ||
171 | /* | |
172 | * Let's set up the rate at least somewhat correctly; | |
173 | * it will currently not actually be used by the uCode, | |
174 | * it uses the broadcast station's rate instead. | |
175 | */ | |
176 | if (info->control.rates[0].idx < 0 || | |
177 | info->control.rates[0].flags & IEEE80211_TX_RC_MCS) | |
178 | rate = 0; | |
179 | else | |
180 | rate = info->control.rates[0].idx; | |
181 | ||
0e1654fa | 182 | priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant, |
d6189124 | 183 | hw_params(priv).valid_tx_ant); |
47ff65c4 | 184 | rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant); |
0b5b3ff1 JB |
185 | |
186 | /* In mac80211, rates for 5 GHz start at 0 */ | |
187 | if (info->band == IEEE80211_BAND_5GHZ) | |
188 | rate += IWL_FIRST_OFDM_RATE; | |
189 | else if (rate >= IWL_FIRST_CCK_RATE && rate <= IWL_LAST_CCK_RATE) | |
47ff65c4 | 190 | rate_flags |= RATE_MCS_CCK_MSK; |
0b5b3ff1 JB |
191 | |
192 | tx_beacon_cmd->tx.rate_n_flags = | |
193 | iwl_hw_set_rate_n_flags(rate, rate_flags); | |
4bf64efd | 194 | |
8a98d49e | 195 | /* Submit command */ |
4ce7cc2b | 196 | cmd.len[0] = sizeof(*tx_beacon_cmd); |
3fa50738 | 197 | cmd.data[0] = tx_beacon_cmd; |
4ce7cc2b JB |
198 | cmd.dataflags[0] = IWL_HCMD_DFL_NOCOPY; |
199 | cmd.len[1] = frame_size; | |
200 | cmd.data[1] = priv->beacon_skb->data; | |
201 | cmd.dataflags[1] = IWL_HCMD_DFL_NOCOPY; | |
7aaa1d79 | 202 | |
e6bb4c9c | 203 | return iwl_trans_send_cmd(trans(priv), &cmd); |
a8e74e27 SO |
204 | } |
205 | ||
5b9f8cd3 | 206 | static void iwl_bg_beacon_update(struct work_struct *work) |
b481de9c | 207 | { |
c79dd5b5 TW |
208 | struct iwl_priv *priv = |
209 | container_of(work, struct iwl_priv, beacon_update); | |
b481de9c ZY |
210 | struct sk_buff *beacon; |
211 | ||
6ac2f839 | 212 | mutex_lock(&priv->shrd->mutex); |
76d04815 JB |
213 | if (!priv->beacon_ctx) { |
214 | IWL_ERR(priv, "updating beacon w/o beacon context!\n"); | |
215 | goto out; | |
216 | } | |
b481de9c | 217 | |
60744f62 JB |
218 | if (priv->beacon_ctx->vif->type != NL80211_IFTYPE_AP) { |
219 | /* | |
220 | * The ucode will send beacon notifications even in | |
221 | * IBSS mode, but we don't want to process them. But | |
222 | * we need to defer the type check to here due to | |
223 | * requiring locking around the beacon_ctx access. | |
224 | */ | |
225 | goto out; | |
226 | } | |
227 | ||
76d04815 JB |
228 | /* Pull updated AP beacon from mac80211. will fail if not in AP mode */ |
229 | beacon = ieee80211_beacon_get(priv->hw, priv->beacon_ctx->vif); | |
b481de9c | 230 | if (!beacon) { |
77834543 | 231 | IWL_ERR(priv, "update beacon failed -- keeping old\n"); |
76d04815 | 232 | goto out; |
b481de9c ZY |
233 | } |
234 | ||
b481de9c | 235 | /* new beacon skb is allocated every time; dispose previous.*/ |
77834543 | 236 | dev_kfree_skb(priv->beacon_skb); |
b481de9c | 237 | |
12e934dc | 238 | priv->beacon_skb = beacon; |
b481de9c | 239 | |
2295c66b | 240 | iwlagn_send_beacon_cmd(priv); |
76d04815 | 241 | out: |
6ac2f839 | 242 | mutex_unlock(&priv->shrd->mutex); |
b481de9c ZY |
243 | } |
244 | ||
fbba9410 WYG |
245 | static void iwl_bg_bt_runtime_config(struct work_struct *work) |
246 | { | |
247 | struct iwl_priv *priv = | |
248 | container_of(work, struct iwl_priv, bt_runtime_config); | |
249 | ||
63013ae3 | 250 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
fbba9410 WYG |
251 | return; |
252 | ||
253 | /* dont send host command if rf-kill is on */ | |
254 | if (!iwl_is_ready_rf(priv)) | |
255 | return; | |
e55b517c | 256 | iwlagn_send_advance_bt_config(priv); |
fbba9410 WYG |
257 | } |
258 | ||
bee008b7 WYG |
259 | static void iwl_bg_bt_full_concurrency(struct work_struct *work) |
260 | { | |
261 | struct iwl_priv *priv = | |
262 | container_of(work, struct iwl_priv, bt_full_concurrency); | |
246ed355 | 263 | struct iwl_rxon_context *ctx; |
bee008b7 | 264 | |
6ac2f839 | 265 | mutex_lock(&priv->shrd->mutex); |
dc1a4068 | 266 | |
63013ae3 | 267 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
dc1a4068 | 268 | goto out; |
bee008b7 WYG |
269 | |
270 | /* dont send host command if rf-kill is on */ | |
271 | if (!iwl_is_ready_rf(priv)) | |
dc1a4068 | 272 | goto out; |
bee008b7 WYG |
273 | |
274 | IWL_DEBUG_INFO(priv, "BT coex in %s mode\n", | |
275 | priv->bt_full_concurrent ? | |
276 | "full concurrency" : "3-wire"); | |
277 | ||
278 | /* | |
279 | * LQ & RXON updated cmds must be sent before BT Config cmd | |
280 | * to avoid 3-wire collisions | |
281 | */ | |
246ed355 | 282 | for_each_context(priv, ctx) { |
e3f10cea | 283 | iwlagn_set_rxon_chain(priv, ctx); |
805a3b81 | 284 | iwlagn_commit_rxon(priv, ctx); |
246ed355 | 285 | } |
bee008b7 | 286 | |
e55b517c | 287 | iwlagn_send_advance_bt_config(priv); |
dc1a4068 | 288 | out: |
6ac2f839 | 289 | mutex_unlock(&priv->shrd->mutex); |
bee008b7 WYG |
290 | } |
291 | ||
4e39317d | 292 | /** |
5b9f8cd3 | 293 | * iwl_bg_statistics_periodic - Timer callback to queue statistics |
4e39317d EG |
294 | * |
295 | * This callback is provided in order to send a statistics request. | |
296 | * | |
297 | * This timer function is continually reset to execute within | |
298 | * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION | |
299 | * was received. We need to ensure we receive the statistics in order | |
300 | * to update the temperature used for calibrating the TXPOWER. | |
301 | */ | |
5b9f8cd3 | 302 | static void iwl_bg_statistics_periodic(unsigned long data) |
4e39317d EG |
303 | { |
304 | struct iwl_priv *priv = (struct iwl_priv *)data; | |
305 | ||
63013ae3 | 306 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
4e39317d EG |
307 | return; |
308 | ||
61780ee3 MA |
309 | /* dont send host command if rf-kill is on */ |
310 | if (!iwl_is_ready_rf(priv)) | |
311 | return; | |
312 | ||
ef8d5529 | 313 | iwl_send_statistics_request(priv, CMD_ASYNC, false); |
4e39317d EG |
314 | } |
315 | ||
a9e1cb6a WYG |
316 | |
317 | static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base, | |
318 | u32 start_idx, u32 num_events, | |
319 | u32 mode) | |
320 | { | |
321 | u32 i; | |
322 | u32 ptr; /* SRAM byte address of log data */ | |
323 | u32 ev, time, data; /* event log data */ | |
324 | unsigned long reg_flags; | |
325 | ||
326 | if (mode == 0) | |
327 | ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32)); | |
328 | else | |
329 | ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32)); | |
330 | ||
331 | /* Make sure device is powered up for SRAM reads */ | |
332 | spin_lock_irqsave(&priv->reg_lock, reg_flags); | |
333 | if (iwl_grab_nic_access(priv)) { | |
334 | spin_unlock_irqrestore(&priv->reg_lock, reg_flags); | |
335 | return; | |
336 | } | |
337 | ||
338 | /* Set starting address; reads will auto-increment */ | |
02a7fa00 | 339 | iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr); |
a9e1cb6a WYG |
340 | rmb(); |
341 | ||
342 | /* | |
343 | * "time" is actually "data" for mode 0 (no timestamp). | |
344 | * place event id # at far right for easier visual parsing. | |
345 | */ | |
346 | for (i = 0; i < num_events; i++) { | |
02a7fa00 JB |
347 | ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT); |
348 | time = iwl_read32(priv, HBUS_TARG_MEM_RDAT); | |
a9e1cb6a WYG |
349 | if (mode == 0) { |
350 | trace_iwlwifi_dev_ucode_cont_event(priv, | |
351 | 0, time, ev); | |
352 | } else { | |
02a7fa00 | 353 | data = iwl_read32(priv, HBUS_TARG_MEM_RDAT); |
a9e1cb6a WYG |
354 | trace_iwlwifi_dev_ucode_cont_event(priv, |
355 | time, data, ev); | |
356 | } | |
357 | } | |
358 | /* Allow device to power down */ | |
359 | iwl_release_nic_access(priv); | |
360 | spin_unlock_irqrestore(&priv->reg_lock, reg_flags); | |
361 | } | |
362 | ||
875295f1 | 363 | static void iwl_continuous_event_trace(struct iwl_priv *priv) |
a9e1cb6a WYG |
364 | { |
365 | u32 capacity; /* event log capacity in # entries */ | |
366 | u32 base; /* SRAM byte address of event log header */ | |
367 | u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */ | |
368 | u32 num_wraps; /* # times uCode wrapped to top of log */ | |
369 | u32 next_entry; /* index of next entry to be written by uCode */ | |
370 | ||
d7d5783c | 371 | base = priv->device_pointers.error_event_table; |
4caab328 | 372 | if (iwlagn_hw_valid_rtc_data_addr(base)) { |
a9e1cb6a WYG |
373 | capacity = iwl_read_targ_mem(priv, base); |
374 | num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32))); | |
375 | mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32))); | |
376 | next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32))); | |
377 | } else | |
378 | return; | |
379 | ||
380 | if (num_wraps == priv->event_log.num_wraps) { | |
381 | iwl_print_cont_event_trace(priv, | |
382 | base, priv->event_log.next_entry, | |
383 | next_entry - priv->event_log.next_entry, | |
384 | mode); | |
385 | priv->event_log.non_wraps_count++; | |
386 | } else { | |
387 | if ((num_wraps - priv->event_log.num_wraps) > 1) | |
388 | priv->event_log.wraps_more_count++; | |
389 | else | |
390 | priv->event_log.wraps_once_count++; | |
391 | trace_iwlwifi_dev_ucode_wrap_event(priv, | |
392 | num_wraps - priv->event_log.num_wraps, | |
393 | next_entry, priv->event_log.next_entry); | |
394 | if (next_entry < priv->event_log.next_entry) { | |
395 | iwl_print_cont_event_trace(priv, base, | |
396 | priv->event_log.next_entry, | |
397 | capacity - priv->event_log.next_entry, | |
398 | mode); | |
399 | ||
400 | iwl_print_cont_event_trace(priv, base, 0, | |
401 | next_entry, mode); | |
402 | } else { | |
403 | iwl_print_cont_event_trace(priv, base, | |
404 | next_entry, capacity - next_entry, | |
405 | mode); | |
406 | ||
407 | iwl_print_cont_event_trace(priv, base, 0, | |
408 | next_entry, mode); | |
409 | } | |
410 | } | |
411 | priv->event_log.num_wraps = num_wraps; | |
412 | priv->event_log.next_entry = next_entry; | |
413 | } | |
414 | ||
415 | /** | |
416 | * iwl_bg_ucode_trace - Timer callback to log ucode event | |
417 | * | |
418 | * The timer is continually set to execute every | |
419 | * UCODE_TRACE_PERIOD milliseconds after the last timer expired | |
420 | * this function is to perform continuous uCode event logging operation | |
421 | * if enabled | |
422 | */ | |
423 | static void iwl_bg_ucode_trace(unsigned long data) | |
424 | { | |
425 | struct iwl_priv *priv = (struct iwl_priv *)data; | |
426 | ||
63013ae3 | 427 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
a9e1cb6a WYG |
428 | return; |
429 | ||
430 | if (priv->event_log.ucode_trace) { | |
431 | iwl_continuous_event_trace(priv); | |
432 | /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */ | |
433 | mod_timer(&priv->ucode_trace, | |
434 | jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD)); | |
435 | } | |
436 | } | |
437 | ||
65550636 WYG |
438 | static void iwl_bg_tx_flush(struct work_struct *work) |
439 | { | |
440 | struct iwl_priv *priv = | |
441 | container_of(work, struct iwl_priv, tx_flush); | |
442 | ||
63013ae3 | 443 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
65550636 WYG |
444 | return; |
445 | ||
446 | /* do nothing if rf-kill is on */ | |
447 | if (!iwl_is_ready_rf(priv)) | |
448 | return; | |
449 | ||
c68744fb WYG |
450 | IWL_DEBUG_INFO(priv, "device request: flush all tx frames\n"); |
451 | iwlagn_dev_txfifo_flush(priv, IWL_DROP_ALL); | |
65550636 WYG |
452 | } |
453 | ||
7d47618a EG |
454 | /***************************************************************************** |
455 | * | |
456 | * sysfs attributes | |
457 | * | |
458 | *****************************************************************************/ | |
459 | ||
460 | #ifdef CONFIG_IWLWIFI_DEBUG | |
461 | ||
462 | /* | |
463 | * The following adds a new attribute to the sysfs representation | |
464 | * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/) | |
465 | * used for controlling the debug level. | |
466 | * | |
467 | * See the level definitions in iwl for details. | |
468 | * | |
469 | * The debug_level being managed using sysfs below is a per device debug | |
470 | * level that is used instead of the global debug level if it (the per | |
471 | * device debug level) is set. | |
472 | */ | |
473 | static ssize_t show_debug_level(struct device *d, | |
474 | struct device_attribute *attr, char *buf) | |
475 | { | |
cac988a6 | 476 | struct iwl_shared *shrd = dev_get_drvdata(d); |
8f470ce3 | 477 | return sprintf(buf, "0x%08X\n", iwl_get_debug_level(shrd)); |
7d47618a EG |
478 | } |
479 | static ssize_t store_debug_level(struct device *d, | |
480 | struct device_attribute *attr, | |
481 | const char *buf, size_t count) | |
482 | { | |
cac988a6 EG |
483 | struct iwl_shared *shrd = dev_get_drvdata(d); |
484 | struct iwl_priv *priv = shrd->priv; | |
7d47618a EG |
485 | unsigned long val; |
486 | int ret; | |
487 | ||
488 | ret = strict_strtoul(buf, 0, &val); | |
489 | if (ret) | |
490 | IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf); | |
491 | else { | |
8f470ce3 | 492 | shrd->dbg_level_dev = val; |
7d47618a | 493 | if (iwl_alloc_traffic_mem(priv)) |
8f470ce3 | 494 | IWL_ERR(shrd->priv, |
7d47618a EG |
495 | "Not enough memory to generate traffic log\n"); |
496 | } | |
497 | return strnlen(buf, count); | |
498 | } | |
499 | ||
500 | static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO, | |
501 | show_debug_level, store_debug_level); | |
502 | ||
503 | ||
504 | #endif /* CONFIG_IWLWIFI_DEBUG */ | |
505 | ||
506 | ||
507 | static ssize_t show_temperature(struct device *d, | |
508 | struct device_attribute *attr, char *buf) | |
509 | { | |
cac988a6 EG |
510 | struct iwl_shared *shrd = dev_get_drvdata(d); |
511 | struct iwl_priv *priv = shrd->priv; | |
7d47618a EG |
512 | |
513 | if (!iwl_is_alive(priv)) | |
514 | return -EAGAIN; | |
515 | ||
516 | return sprintf(buf, "%d\n", priv->temperature); | |
517 | } | |
518 | ||
519 | static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL); | |
520 | ||
521 | static ssize_t show_tx_power(struct device *d, | |
522 | struct device_attribute *attr, char *buf) | |
523 | { | |
524 | struct iwl_priv *priv = dev_get_drvdata(d); | |
525 | ||
526 | if (!iwl_is_ready_rf(priv)) | |
527 | return sprintf(buf, "off\n"); | |
528 | else | |
529 | return sprintf(buf, "%d\n", priv->tx_power_user_lmt); | |
530 | } | |
531 | ||
532 | static ssize_t store_tx_power(struct device *d, | |
533 | struct device_attribute *attr, | |
534 | const char *buf, size_t count) | |
535 | { | |
536 | struct iwl_priv *priv = dev_get_drvdata(d); | |
537 | unsigned long val; | |
538 | int ret; | |
539 | ||
540 | ret = strict_strtoul(buf, 10, &val); | |
541 | if (ret) | |
542 | IWL_INFO(priv, "%s is not in decimal form.\n", buf); | |
543 | else { | |
544 | ret = iwl_set_tx_power(priv, val, false); | |
545 | if (ret) | |
546 | IWL_ERR(priv, "failed setting tx power (0x%d).\n", | |
547 | ret); | |
548 | else | |
549 | ret = count; | |
550 | } | |
551 | return ret; | |
552 | } | |
553 | ||
554 | static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power); | |
555 | ||
7d47618a EG |
556 | static struct attribute *iwl_sysfs_entries[] = { |
557 | &dev_attr_temperature.attr, | |
558 | &dev_attr_tx_power.attr, | |
7d47618a EG |
559 | #ifdef CONFIG_IWLWIFI_DEBUG |
560 | &dev_attr_debug_level.attr, | |
561 | #endif | |
562 | NULL | |
563 | }; | |
564 | ||
565 | static struct attribute_group iwl_attribute_group = { | |
566 | .name = NULL, /* put in device directory */ | |
567 | .attrs = iwl_sysfs_entries, | |
568 | }; | |
569 | ||
b481de9c ZY |
570 | /****************************************************************************** |
571 | * | |
572 | * uCode download functions | |
573 | * | |
574 | ******************************************************************************/ | |
575 | ||
3599d39a | 576 | static void iwl_free_fw_desc(struct iwl_priv *priv, struct fw_desc *desc) |
dbf28e21 JB |
577 | { |
578 | if (desc->v_addr) | |
d5934110 | 579 | dma_free_coherent(priv->bus->dev, desc->len, |
dbf28e21 JB |
580 | desc->v_addr, desc->p_addr); |
581 | desc->v_addr = NULL; | |
582 | desc->len = 0; | |
583 | } | |
584 | ||
3599d39a | 585 | static void iwl_free_fw_img(struct iwl_priv *priv, struct fw_img *img) |
dbf28e21 | 586 | { |
3599d39a EG |
587 | iwl_free_fw_desc(priv, &img->code); |
588 | iwl_free_fw_desc(priv, &img->data); | |
dbf28e21 JB |
589 | } |
590 | ||
3599d39a EG |
591 | static void iwl_dealloc_ucode(struct iwl_priv *priv) |
592 | { | |
593 | iwl_free_fw_img(priv, &priv->ucode_rt); | |
594 | iwl_free_fw_img(priv, &priv->ucode_init); | |
c8ac61cf | 595 | iwl_free_fw_img(priv, &priv->ucode_wowlan); |
3599d39a EG |
596 | } |
597 | ||
598 | static int iwl_alloc_fw_desc(struct iwl_priv *priv, struct fw_desc *desc, | |
dbf28e21 JB |
599 | const void *data, size_t len) |
600 | { | |
601 | if (!len) { | |
602 | desc->v_addr = NULL; | |
603 | return -EINVAL; | |
604 | } | |
605 | ||
d5934110 | 606 | desc->v_addr = dma_alloc_coherent(priv->bus->dev, len, |
dbf28e21 JB |
607 | &desc->p_addr, GFP_KERNEL); |
608 | if (!desc->v_addr) | |
609 | return -ENOMEM; | |
3599d39a | 610 | |
dbf28e21 JB |
611 | desc->len = len; |
612 | memcpy(desc->v_addr, data, len); | |
613 | return 0; | |
614 | } | |
615 | ||
4d2a5d0e JB |
616 | static void iwl_init_context(struct iwl_priv *priv, u32 ucode_flags) |
617 | { | |
618 | static const u8 iwlagn_bss_ac_to_fifo[] = { | |
619 | IWL_TX_FIFO_VO, | |
620 | IWL_TX_FIFO_VI, | |
621 | IWL_TX_FIFO_BE, | |
622 | IWL_TX_FIFO_BK, | |
623 | }; | |
624 | static const u8 iwlagn_bss_ac_to_queue[] = { | |
625 | 0, 1, 2, 3, | |
626 | }; | |
627 | static const u8 iwlagn_pan_ac_to_fifo[] = { | |
628 | IWL_TX_FIFO_VO_IPAN, | |
629 | IWL_TX_FIFO_VI_IPAN, | |
630 | IWL_TX_FIFO_BE_IPAN, | |
631 | IWL_TX_FIFO_BK_IPAN, | |
632 | }; | |
633 | static const u8 iwlagn_pan_ac_to_queue[] = { | |
634 | 7, 6, 5, 4, | |
635 | }; | |
636 | int i; | |
637 | ||
638 | /* | |
639 | * The default context is always valid, | |
640 | * the PAN context depends on uCode. | |
641 | */ | |
642 | priv->valid_contexts = BIT(IWL_RXON_CTX_BSS); | |
643 | if (ucode_flags & IWL_UCODE_TLV_FLAGS_PAN) | |
644 | priv->valid_contexts |= BIT(IWL_RXON_CTX_PAN); | |
645 | ||
646 | for (i = 0; i < NUM_IWL_RXON_CTX; i++) | |
647 | priv->contexts[i].ctxid = i; | |
648 | ||
649 | priv->contexts[IWL_RXON_CTX_BSS].always_active = true; | |
650 | priv->contexts[IWL_RXON_CTX_BSS].is_active = true; | |
651 | priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON; | |
652 | priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING; | |
653 | priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC; | |
654 | priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM; | |
655 | priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID; | |
656 | priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY; | |
657 | priv->contexts[IWL_RXON_CTX_BSS].ac_to_fifo = iwlagn_bss_ac_to_fifo; | |
658 | priv->contexts[IWL_RXON_CTX_BSS].ac_to_queue = iwlagn_bss_ac_to_queue; | |
659 | priv->contexts[IWL_RXON_CTX_BSS].exclusive_interface_modes = | |
660 | BIT(NL80211_IFTYPE_ADHOC); | |
661 | priv->contexts[IWL_RXON_CTX_BSS].interface_modes = | |
662 | BIT(NL80211_IFTYPE_STATION); | |
663 | priv->contexts[IWL_RXON_CTX_BSS].ap_devtype = RXON_DEV_TYPE_AP; | |
664 | priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS; | |
665 | priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS; | |
666 | priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS; | |
667 | ||
668 | priv->contexts[IWL_RXON_CTX_PAN].rxon_cmd = REPLY_WIPAN_RXON; | |
669 | priv->contexts[IWL_RXON_CTX_PAN].rxon_timing_cmd = | |
670 | REPLY_WIPAN_RXON_TIMING; | |
671 | priv->contexts[IWL_RXON_CTX_PAN].rxon_assoc_cmd = | |
672 | REPLY_WIPAN_RXON_ASSOC; | |
673 | priv->contexts[IWL_RXON_CTX_PAN].qos_cmd = REPLY_WIPAN_QOS_PARAM; | |
674 | priv->contexts[IWL_RXON_CTX_PAN].ap_sta_id = IWL_AP_ID_PAN; | |
675 | priv->contexts[IWL_RXON_CTX_PAN].wep_key_cmd = REPLY_WIPAN_WEPKEY; | |
676 | priv->contexts[IWL_RXON_CTX_PAN].bcast_sta_id = IWLAGN_PAN_BCAST_ID; | |
677 | priv->contexts[IWL_RXON_CTX_PAN].station_flags = STA_FLG_PAN_STATION; | |
678 | priv->contexts[IWL_RXON_CTX_PAN].ac_to_fifo = iwlagn_pan_ac_to_fifo; | |
679 | priv->contexts[IWL_RXON_CTX_PAN].ac_to_queue = iwlagn_pan_ac_to_queue; | |
680 | priv->contexts[IWL_RXON_CTX_PAN].mcast_queue = IWL_IPAN_MCAST_QUEUE; | |
681 | priv->contexts[IWL_RXON_CTX_PAN].interface_modes = | |
682 | BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_AP); | |
c6baf7fb JB |
683 | |
684 | if (ucode_flags & IWL_UCODE_TLV_FLAGS_P2P) | |
685 | priv->contexts[IWL_RXON_CTX_PAN].interface_modes |= | |
686 | BIT(NL80211_IFTYPE_P2P_CLIENT) | | |
687 | BIT(NL80211_IFTYPE_P2P_GO); | |
688 | ||
4d2a5d0e JB |
689 | priv->contexts[IWL_RXON_CTX_PAN].ap_devtype = RXON_DEV_TYPE_CP; |
690 | priv->contexts[IWL_RXON_CTX_PAN].station_devtype = RXON_DEV_TYPE_2STA; | |
691 | priv->contexts[IWL_RXON_CTX_PAN].unused_devtype = RXON_DEV_TYPE_P2P; | |
692 | ||
693 | BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2); | |
694 | } | |
695 | ||
696 | ||
dd7a2509 JB |
697 | struct iwlagn_ucode_capabilities { |
698 | u32 max_probe_length; | |
6a822d06 | 699 | u32 standard_phy_calibration_size; |
3997ff39 | 700 | u32 flags; |
dd7a2509 | 701 | }; |
edcdf8b2 | 702 | |
b08dfd04 | 703 | static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context); |
dd7a2509 JB |
704 | static int iwl_mac_setup_register(struct iwl_priv *priv, |
705 | struct iwlagn_ucode_capabilities *capa); | |
b08dfd04 | 706 | |
39396085 JS |
707 | #define UCODE_EXPERIMENTAL_INDEX 100 |
708 | #define UCODE_EXPERIMENTAL_TAG "exp" | |
709 | ||
b08dfd04 JB |
710 | static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first) |
711 | { | |
712 | const char *name_pre = priv->cfg->fw_name_pre; | |
39396085 | 713 | char tag[8]; |
b08dfd04 | 714 | |
39396085 JS |
715 | if (first) { |
716 | #ifdef CONFIG_IWLWIFI_DEBUG_EXPERIMENTAL_UCODE | |
717 | priv->fw_index = UCODE_EXPERIMENTAL_INDEX; | |
718 | strcpy(tag, UCODE_EXPERIMENTAL_TAG); | |
719 | } else if (priv->fw_index == UCODE_EXPERIMENTAL_INDEX) { | |
720 | #endif | |
b08dfd04 | 721 | priv->fw_index = priv->cfg->ucode_api_max; |
39396085 JS |
722 | sprintf(tag, "%d", priv->fw_index); |
723 | } else { | |
b08dfd04 | 724 | priv->fw_index--; |
39396085 JS |
725 | sprintf(tag, "%d", priv->fw_index); |
726 | } | |
b08dfd04 JB |
727 | |
728 | if (priv->fw_index < priv->cfg->ucode_api_min) { | |
729 | IWL_ERR(priv, "no suitable firmware found!\n"); | |
730 | return -ENOENT; | |
731 | } | |
732 | ||
39396085 | 733 | sprintf(priv->firmware_name, "%s%s%s", name_pre, tag, ".ucode"); |
b08dfd04 | 734 | |
39396085 JS |
735 | IWL_DEBUG_INFO(priv, "attempting to load firmware %s'%s'\n", |
736 | (priv->fw_index == UCODE_EXPERIMENTAL_INDEX) | |
737 | ? "EXPERIMENTAL " : "", | |
b08dfd04 JB |
738 | priv->firmware_name); |
739 | ||
740 | return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name, | |
d5934110 | 741 | priv->bus->dev, |
3599d39a | 742 | GFP_KERNEL, priv, iwl_ucode_callback); |
b08dfd04 JB |
743 | } |
744 | ||
0e9a44dc | 745 | struct iwlagn_firmware_pieces { |
c8ac61cf JB |
746 | const void *inst, *data, *init, *init_data, *wowlan_inst, *wowlan_data; |
747 | size_t inst_size, data_size, init_size, init_data_size, | |
748 | wowlan_inst_size, wowlan_data_size; | |
0e9a44dc JB |
749 | |
750 | u32 build; | |
b2e640d4 JB |
751 | |
752 | u32 init_evtlog_ptr, init_evtlog_size, init_errlog_ptr; | |
753 | u32 inst_evtlog_ptr, inst_evtlog_size, inst_errlog_ptr; | |
0e9a44dc JB |
754 | }; |
755 | ||
756 | static int iwlagn_load_legacy_firmware(struct iwl_priv *priv, | |
757 | const struct firmware *ucode_raw, | |
758 | struct iwlagn_firmware_pieces *pieces) | |
759 | { | |
760 | struct iwl_ucode_header *ucode = (void *)ucode_raw->data; | |
761 | u32 api_ver, hdr_size; | |
762 | const u8 *src; | |
763 | ||
764 | priv->ucode_ver = le32_to_cpu(ucode->ver); | |
765 | api_ver = IWL_UCODE_API(priv->ucode_ver); | |
766 | ||
767 | switch (api_ver) { | |
768 | default: | |
f7d046f9 WYG |
769 | hdr_size = 28; |
770 | if (ucode_raw->size < hdr_size) { | |
771 | IWL_ERR(priv, "File size too small!\n"); | |
772 | return -EINVAL; | |
0e9a44dc | 773 | } |
f7d046f9 WYG |
774 | pieces->build = le32_to_cpu(ucode->u.v2.build); |
775 | pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size); | |
776 | pieces->data_size = le32_to_cpu(ucode->u.v2.data_size); | |
777 | pieces->init_size = le32_to_cpu(ucode->u.v2.init_size); | |
778 | pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size); | |
f7d046f9 WYG |
779 | src = ucode->u.v2.data; |
780 | break; | |
0e9a44dc JB |
781 | case 0: |
782 | case 1: | |
783 | case 2: | |
784 | hdr_size = 24; | |
785 | if (ucode_raw->size < hdr_size) { | |
786 | IWL_ERR(priv, "File size too small!\n"); | |
787 | return -EINVAL; | |
788 | } | |
789 | pieces->build = 0; | |
790 | pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size); | |
791 | pieces->data_size = le32_to_cpu(ucode->u.v1.data_size); | |
792 | pieces->init_size = le32_to_cpu(ucode->u.v1.init_size); | |
793 | pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size); | |
0e9a44dc JB |
794 | src = ucode->u.v1.data; |
795 | break; | |
796 | } | |
797 | ||
798 | /* Verify size of file vs. image size info in file's header */ | |
799 | if (ucode_raw->size != hdr_size + pieces->inst_size + | |
800 | pieces->data_size + pieces->init_size + | |
1fc35276 | 801 | pieces->init_data_size) { |
0e9a44dc JB |
802 | |
803 | IWL_ERR(priv, | |
804 | "uCode file size %d does not match expected size\n", | |
805 | (int)ucode_raw->size); | |
806 | return -EINVAL; | |
807 | } | |
808 | ||
809 | pieces->inst = src; | |
810 | src += pieces->inst_size; | |
811 | pieces->data = src; | |
812 | src += pieces->data_size; | |
813 | pieces->init = src; | |
814 | src += pieces->init_size; | |
815 | pieces->init_data = src; | |
816 | src += pieces->init_data_size; | |
0e9a44dc JB |
817 | |
818 | return 0; | |
819 | } | |
820 | ||
dd7a2509 JB |
821 | static int iwlagn_load_firmware(struct iwl_priv *priv, |
822 | const struct firmware *ucode_raw, | |
823 | struct iwlagn_firmware_pieces *pieces, | |
824 | struct iwlagn_ucode_capabilities *capa) | |
825 | { | |
826 | struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data; | |
827 | struct iwl_ucode_tlv *tlv; | |
828 | size_t len = ucode_raw->size; | |
829 | const u8 *data; | |
48f20d35 EG |
830 | int wanted_alternative = iwlagn_mod_params.wanted_ucode_alternative; |
831 | int tmp; | |
dd7a2509 | 832 | u64 alternatives; |
ad8d8333 WYG |
833 | u32 tlv_len; |
834 | enum iwl_ucode_tlv_type tlv_type; | |
835 | const u8 *tlv_data; | |
dd7a2509 | 836 | |
ad8d8333 WYG |
837 | if (len < sizeof(*ucode)) { |
838 | IWL_ERR(priv, "uCode has invalid length: %zd\n", len); | |
dd7a2509 | 839 | return -EINVAL; |
ad8d8333 | 840 | } |
dd7a2509 | 841 | |
ad8d8333 WYG |
842 | if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC)) { |
843 | IWL_ERR(priv, "invalid uCode magic: 0X%x\n", | |
844 | le32_to_cpu(ucode->magic)); | |
dd7a2509 | 845 | return -EINVAL; |
ad8d8333 | 846 | } |
dd7a2509 JB |
847 | |
848 | /* | |
849 | * Check which alternatives are present, and "downgrade" | |
850 | * when the chosen alternative is not present, warning | |
851 | * the user when that happens. Some files may not have | |
852 | * any alternatives, so don't warn in that case. | |
853 | */ | |
854 | alternatives = le64_to_cpu(ucode->alternatives); | |
855 | tmp = wanted_alternative; | |
856 | if (wanted_alternative > 63) | |
857 | wanted_alternative = 63; | |
858 | while (wanted_alternative && !(alternatives & BIT(wanted_alternative))) | |
859 | wanted_alternative--; | |
860 | if (wanted_alternative && wanted_alternative != tmp) | |
861 | IWL_WARN(priv, | |
862 | "uCode alternative %d not available, choosing %d\n", | |
863 | tmp, wanted_alternative); | |
864 | ||
865 | priv->ucode_ver = le32_to_cpu(ucode->ver); | |
866 | pieces->build = le32_to_cpu(ucode->build); | |
867 | data = ucode->data; | |
868 | ||
869 | len -= sizeof(*ucode); | |
870 | ||
704da534 | 871 | while (len >= sizeof(*tlv)) { |
dd7a2509 | 872 | u16 tlv_alt; |
dd7a2509 JB |
873 | |
874 | len -= sizeof(*tlv); | |
875 | tlv = (void *)data; | |
876 | ||
877 | tlv_len = le32_to_cpu(tlv->length); | |
878 | tlv_type = le16_to_cpu(tlv->type); | |
879 | tlv_alt = le16_to_cpu(tlv->alternative); | |
880 | tlv_data = tlv->data; | |
881 | ||
ad8d8333 WYG |
882 | if (len < tlv_len) { |
883 | IWL_ERR(priv, "invalid TLV len: %zd/%u\n", | |
884 | len, tlv_len); | |
dd7a2509 | 885 | return -EINVAL; |
ad8d8333 | 886 | } |
dd7a2509 JB |
887 | len -= ALIGN(tlv_len, 4); |
888 | data += sizeof(*tlv) + ALIGN(tlv_len, 4); | |
889 | ||
890 | /* | |
891 | * Alternative 0 is always valid. | |
892 | * | |
893 | * Skip alternative TLVs that are not selected. | |
894 | */ | |
895 | if (tlv_alt != 0 && tlv_alt != wanted_alternative) | |
896 | continue; | |
897 | ||
898 | switch (tlv_type) { | |
899 | case IWL_UCODE_TLV_INST: | |
900 | pieces->inst = tlv_data; | |
901 | pieces->inst_size = tlv_len; | |
902 | break; | |
903 | case IWL_UCODE_TLV_DATA: | |
904 | pieces->data = tlv_data; | |
905 | pieces->data_size = tlv_len; | |
906 | break; | |
907 | case IWL_UCODE_TLV_INIT: | |
908 | pieces->init = tlv_data; | |
909 | pieces->init_size = tlv_len; | |
910 | break; | |
911 | case IWL_UCODE_TLV_INIT_DATA: | |
912 | pieces->init_data = tlv_data; | |
913 | pieces->init_data_size = tlv_len; | |
914 | break; | |
915 | case IWL_UCODE_TLV_BOOT: | |
1fc35276 | 916 | IWL_ERR(priv, "Found unexpected BOOT ucode\n"); |
dd7a2509 JB |
917 | break; |
918 | case IWL_UCODE_TLV_PROBE_MAX_LEN: | |
704da534 JB |
919 | if (tlv_len != sizeof(u32)) |
920 | goto invalid_tlv_len; | |
921 | capa->max_probe_length = | |
ad8d8333 | 922 | le32_to_cpup((__le32 *)tlv_data); |
dd7a2509 | 923 | break; |
ece9c4ee JB |
924 | case IWL_UCODE_TLV_PAN: |
925 | if (tlv_len) | |
926 | goto invalid_tlv_len; | |
3997ff39 JB |
927 | capa->flags |= IWL_UCODE_TLV_FLAGS_PAN; |
928 | break; | |
929 | case IWL_UCODE_TLV_FLAGS: | |
930 | /* must be at least one u32 */ | |
931 | if (tlv_len < sizeof(u32)) | |
932 | goto invalid_tlv_len; | |
933 | /* and a proper number of u32s */ | |
934 | if (tlv_len % sizeof(u32)) | |
935 | goto invalid_tlv_len; | |
936 | /* | |
937 | * This driver only reads the first u32 as | |
938 | * right now no more features are defined, | |
939 | * if that changes then either the driver | |
940 | * will not work with the new firmware, or | |
941 | * it'll not take advantage of new features. | |
942 | */ | |
943 | capa->flags = le32_to_cpup((__le32 *)tlv_data); | |
ece9c4ee | 944 | break; |
b2e640d4 | 945 | case IWL_UCODE_TLV_INIT_EVTLOG_PTR: |
704da534 JB |
946 | if (tlv_len != sizeof(u32)) |
947 | goto invalid_tlv_len; | |
948 | pieces->init_evtlog_ptr = | |
ad8d8333 | 949 | le32_to_cpup((__le32 *)tlv_data); |
b2e640d4 JB |
950 | break; |
951 | case IWL_UCODE_TLV_INIT_EVTLOG_SIZE: | |
704da534 JB |
952 | if (tlv_len != sizeof(u32)) |
953 | goto invalid_tlv_len; | |
954 | pieces->init_evtlog_size = | |
ad8d8333 | 955 | le32_to_cpup((__le32 *)tlv_data); |
b2e640d4 JB |
956 | break; |
957 | case IWL_UCODE_TLV_INIT_ERRLOG_PTR: | |
704da534 JB |
958 | if (tlv_len != sizeof(u32)) |
959 | goto invalid_tlv_len; | |
960 | pieces->init_errlog_ptr = | |
ad8d8333 | 961 | le32_to_cpup((__le32 *)tlv_data); |
b2e640d4 JB |
962 | break; |
963 | case IWL_UCODE_TLV_RUNT_EVTLOG_PTR: | |
704da534 JB |
964 | if (tlv_len != sizeof(u32)) |
965 | goto invalid_tlv_len; | |
966 | pieces->inst_evtlog_ptr = | |
ad8d8333 | 967 | le32_to_cpup((__le32 *)tlv_data); |
b2e640d4 JB |
968 | break; |
969 | case IWL_UCODE_TLV_RUNT_EVTLOG_SIZE: | |
704da534 JB |
970 | if (tlv_len != sizeof(u32)) |
971 | goto invalid_tlv_len; | |
972 | pieces->inst_evtlog_size = | |
ad8d8333 | 973 | le32_to_cpup((__le32 *)tlv_data); |
b2e640d4 JB |
974 | break; |
975 | case IWL_UCODE_TLV_RUNT_ERRLOG_PTR: | |
704da534 JB |
976 | if (tlv_len != sizeof(u32)) |
977 | goto invalid_tlv_len; | |
978 | pieces->inst_errlog_ptr = | |
ad8d8333 | 979 | le32_to_cpup((__le32 *)tlv_data); |
b2e640d4 | 980 | break; |
c8312fac WYG |
981 | case IWL_UCODE_TLV_ENHANCE_SENS_TBL: |
982 | if (tlv_len) | |
704da534 JB |
983 | goto invalid_tlv_len; |
984 | priv->enhance_sensitivity_table = true; | |
c8312fac | 985 | break; |
c8ac61cf JB |
986 | case IWL_UCODE_TLV_WOWLAN_INST: |
987 | pieces->wowlan_inst = tlv_data; | |
988 | pieces->wowlan_inst_size = tlv_len; | |
989 | break; | |
990 | case IWL_UCODE_TLV_WOWLAN_DATA: | |
991 | pieces->wowlan_data = tlv_data; | |
992 | pieces->wowlan_data_size = tlv_len; | |
993 | break; | |
6a822d06 | 994 | case IWL_UCODE_TLV_PHY_CALIBRATION_SIZE: |
704da534 JB |
995 | if (tlv_len != sizeof(u32)) |
996 | goto invalid_tlv_len; | |
997 | capa->standard_phy_calibration_size = | |
6a822d06 WYG |
998 | le32_to_cpup((__le32 *)tlv_data); |
999 | break; | |
dd7a2509 | 1000 | default: |
6fc3ba99 | 1001 | IWL_DEBUG_INFO(priv, "unknown TLV: %d\n", tlv_type); |
dd7a2509 JB |
1002 | break; |
1003 | } | |
1004 | } | |
1005 | ||
ad8d8333 WYG |
1006 | if (len) { |
1007 | IWL_ERR(priv, "invalid TLV after parsing: %zd\n", len); | |
1008 | iwl_print_hex_dump(priv, IWL_DL_FW, (u8 *)data, len); | |
704da534 | 1009 | return -EINVAL; |
ad8d8333 | 1010 | } |
dd7a2509 | 1011 | |
704da534 JB |
1012 | return 0; |
1013 | ||
1014 | invalid_tlv_len: | |
1015 | IWL_ERR(priv, "TLV %d has invalid size: %u\n", tlv_type, tlv_len); | |
1016 | iwl_print_hex_dump(priv, IWL_DL_FW, tlv_data, tlv_len); | |
1017 | ||
1018 | return -EINVAL; | |
dd7a2509 JB |
1019 | } |
1020 | ||
b481de9c | 1021 | /** |
b08dfd04 | 1022 | * iwl_ucode_callback - callback when firmware was loaded |
b481de9c | 1023 | * |
b08dfd04 JB |
1024 | * If loaded successfully, copies the firmware into buffers |
1025 | * for the card to fetch (via DMA). | |
b481de9c | 1026 | */ |
b08dfd04 | 1027 | static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context) |
b481de9c | 1028 | { |
b08dfd04 | 1029 | struct iwl_priv *priv = context; |
cc0f555d | 1030 | struct iwl_ucode_header *ucode; |
0e9a44dc JB |
1031 | int err; |
1032 | struct iwlagn_firmware_pieces pieces; | |
a0987a8d | 1033 | const unsigned int api_max = priv->cfg->ucode_api_max; |
5d7969bf | 1034 | unsigned int api_ok = priv->cfg->ucode_api_ok; |
a0987a8d | 1035 | const unsigned int api_min = priv->cfg->ucode_api_min; |
0e9a44dc | 1036 | u32 api_ver; |
3e4de761 | 1037 | char buildstr[25]; |
0e9a44dc | 1038 | u32 build; |
dd7a2509 JB |
1039 | struct iwlagn_ucode_capabilities ucode_capa = { |
1040 | .max_probe_length = 200, | |
6a822d06 | 1041 | .standard_phy_calibration_size = |
642454cc | 1042 | IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE, |
dd7a2509 | 1043 | }; |
0e9a44dc | 1044 | |
5d7969bf JB |
1045 | if (!api_ok) |
1046 | api_ok = api_max; | |
1047 | ||
0e9a44dc | 1048 | memset(&pieces, 0, sizeof(pieces)); |
b481de9c | 1049 | |
b08dfd04 | 1050 | if (!ucode_raw) { |
5d7969bf | 1051 | if (priv->fw_index <= api_ok) |
39396085 JS |
1052 | IWL_ERR(priv, |
1053 | "request for firmware file '%s' failed.\n", | |
1054 | priv->firmware_name); | |
b08dfd04 | 1055 | goto try_again; |
b481de9c ZY |
1056 | } |
1057 | ||
b08dfd04 JB |
1058 | IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n", |
1059 | priv->firmware_name, ucode_raw->size); | |
b481de9c | 1060 | |
22adba2a JB |
1061 | /* Make sure that we got at least the API version number */ |
1062 | if (ucode_raw->size < 4) { | |
15b1687c | 1063 | IWL_ERR(priv, "File size way too small!\n"); |
b08dfd04 | 1064 | goto try_again; |
b481de9c ZY |
1065 | } |
1066 | ||
1067 | /* Data from ucode file: header followed by uCode images */ | |
cc0f555d | 1068 | ucode = (struct iwl_ucode_header *)ucode_raw->data; |
b481de9c | 1069 | |
0e9a44dc JB |
1070 | if (ucode->ver) |
1071 | err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces); | |
1072 | else | |
dd7a2509 JB |
1073 | err = iwlagn_load_firmware(priv, ucode_raw, &pieces, |
1074 | &ucode_capa); | |
22adba2a | 1075 | |
0e9a44dc JB |
1076 | if (err) |
1077 | goto try_again; | |
b481de9c | 1078 | |
a0987a8d | 1079 | api_ver = IWL_UCODE_API(priv->ucode_ver); |
0e9a44dc | 1080 | build = pieces.build; |
a0987a8d | 1081 | |
0e9a44dc JB |
1082 | /* |
1083 | * api_ver should match the api version forming part of the | |
1084 | * firmware filename ... but we don't check for that and only rely | |
1085 | * on the API version read from firmware header from here on forward | |
1086 | */ | |
65cccfb0 WYG |
1087 | /* no api version check required for experimental uCode */ |
1088 | if (priv->fw_index != UCODE_EXPERIMENTAL_INDEX) { | |
1089 | if (api_ver < api_min || api_ver > api_max) { | |
1090 | IWL_ERR(priv, | |
1091 | "Driver unable to support your firmware API. " | |
1092 | "Driver supports v%u, firmware is v%u.\n", | |
1093 | api_max, api_ver); | |
1094 | goto try_again; | |
1095 | } | |
b08dfd04 | 1096 | |
5d7969bf JB |
1097 | if (api_ver < api_ok) { |
1098 | if (api_ok != api_max) | |
1099 | IWL_ERR(priv, "Firmware has old API version, " | |
1100 | "expected v%u through v%u, got v%u.\n", | |
1101 | api_ok, api_max, api_ver); | |
1102 | else | |
1103 | IWL_ERR(priv, "Firmware has old API version, " | |
1104 | "expected v%u, got v%u.\n", | |
1105 | api_max, api_ver); | |
1106 | IWL_ERR(priv, "New firmware can be obtained from " | |
1107 | "http://www.intellinuxwireless.org/.\n"); | |
1108 | } | |
65cccfb0 | 1109 | } |
a0987a8d | 1110 | |
3e4de761 | 1111 | if (build) |
39396085 JS |
1112 | sprintf(buildstr, " build %u%s", build, |
1113 | (priv->fw_index == UCODE_EXPERIMENTAL_INDEX) | |
1114 | ? " (EXP)" : ""); | |
3e4de761 JB |
1115 | else |
1116 | buildstr[0] = '\0'; | |
1117 | ||
1118 | IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n", | |
1119 | IWL_UCODE_MAJOR(priv->ucode_ver), | |
1120 | IWL_UCODE_MINOR(priv->ucode_ver), | |
1121 | IWL_UCODE_API(priv->ucode_ver), | |
1122 | IWL_UCODE_SERIAL(priv->ucode_ver), | |
1123 | buildstr); | |
a0987a8d | 1124 | |
5ebeb5a6 RC |
1125 | snprintf(priv->hw->wiphy->fw_version, |
1126 | sizeof(priv->hw->wiphy->fw_version), | |
3e4de761 | 1127 | "%u.%u.%u.%u%s", |
5ebeb5a6 RC |
1128 | IWL_UCODE_MAJOR(priv->ucode_ver), |
1129 | IWL_UCODE_MINOR(priv->ucode_ver), | |
1130 | IWL_UCODE_API(priv->ucode_ver), | |
3e4de761 JB |
1131 | IWL_UCODE_SERIAL(priv->ucode_ver), |
1132 | buildstr); | |
b481de9c | 1133 | |
b08dfd04 JB |
1134 | /* |
1135 | * For any of the failures below (before allocating pci memory) | |
1136 | * we will try to load a version with a smaller API -- maybe the | |
1137 | * user just got a corrupted version of the latest API. | |
1138 | */ | |
1139 | ||
0e9a44dc JB |
1140 | IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n", |
1141 | priv->ucode_ver); | |
1142 | IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n", | |
1143 | pieces.inst_size); | |
1144 | IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n", | |
1145 | pieces.data_size); | |
1146 | IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n", | |
1147 | pieces.init_size); | |
1148 | IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n", | |
1149 | pieces.init_data_size); | |
b481de9c ZY |
1150 | |
1151 | /* Verify that uCode images will fit in card's SRAM */ | |
d6189124 | 1152 | if (pieces.inst_size > hw_params(priv).max_inst_size) { |
0e9a44dc JB |
1153 | IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n", |
1154 | pieces.inst_size); | |
b08dfd04 | 1155 | goto try_again; |
b481de9c ZY |
1156 | } |
1157 | ||
d6189124 | 1158 | if (pieces.data_size > hw_params(priv).max_data_size) { |
0e9a44dc JB |
1159 | IWL_ERR(priv, "uCode data len %Zd too large to fit in\n", |
1160 | pieces.data_size); | |
b08dfd04 | 1161 | goto try_again; |
b481de9c | 1162 | } |
0e9a44dc | 1163 | |
d6189124 | 1164 | if (pieces.init_size > hw_params(priv).max_inst_size) { |
0e9a44dc JB |
1165 | IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n", |
1166 | pieces.init_size); | |
b08dfd04 | 1167 | goto try_again; |
b481de9c | 1168 | } |
0e9a44dc | 1169 | |
d6189124 | 1170 | if (pieces.init_data_size > hw_params(priv).max_data_size) { |
0e9a44dc JB |
1171 | IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n", |
1172 | pieces.init_data_size); | |
b08dfd04 | 1173 | goto try_again; |
b481de9c | 1174 | } |
0e9a44dc | 1175 | |
b481de9c ZY |
1176 | /* Allocate ucode buffers for card's bus-master loading ... */ |
1177 | ||
1178 | /* Runtime instructions and 2 copies of data: | |
1179 | * 1) unmodified from disk | |
1180 | * 2) backup cache for save/restore during power-downs */ | |
3599d39a | 1181 | if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.code, |
dbf28e21 JB |
1182 | pieces.inst, pieces.inst_size)) |
1183 | goto err_pci_alloc; | |
3599d39a | 1184 | if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.data, |
dbf28e21 | 1185 | pieces.data, pieces.data_size)) |
1f304e4e ZY |
1186 | goto err_pci_alloc; |
1187 | ||
b481de9c | 1188 | /* Initialization instructions and data */ |
0e9a44dc | 1189 | if (pieces.init_size && pieces.init_data_size) { |
3599d39a | 1190 | if (iwl_alloc_fw_desc(priv, &priv->ucode_init.code, |
dbf28e21 JB |
1191 | pieces.init, pieces.init_size)) |
1192 | goto err_pci_alloc; | |
3599d39a | 1193 | if (iwl_alloc_fw_desc(priv, &priv->ucode_init.data, |
dbf28e21 | 1194 | pieces.init_data, pieces.init_data_size)) |
90e759d1 TW |
1195 | goto err_pci_alloc; |
1196 | } | |
b481de9c | 1197 | |
c8ac61cf JB |
1198 | /* WoWLAN instructions and data */ |
1199 | if (pieces.wowlan_inst_size && pieces.wowlan_data_size) { | |
1200 | if (iwl_alloc_fw_desc(priv, &priv->ucode_wowlan.code, | |
1201 | pieces.wowlan_inst, | |
1202 | pieces.wowlan_inst_size)) | |
1203 | goto err_pci_alloc; | |
1204 | if (iwl_alloc_fw_desc(priv, &priv->ucode_wowlan.data, | |
1205 | pieces.wowlan_data, | |
1206 | pieces.wowlan_data_size)) | |
1207 | goto err_pci_alloc; | |
1208 | } | |
1209 | ||
b2e640d4 JB |
1210 | /* Now that we can no longer fail, copy information */ |
1211 | ||
1212 | /* | |
1213 | * The (size - 16) / 12 formula is based on the information recorded | |
1214 | * for each event, which is of mode 1 (including timestamp) for all | |
1215 | * new microcodes that include this information. | |
1216 | */ | |
898ed67b | 1217 | priv->init_evtlog_ptr = pieces.init_evtlog_ptr; |
b2e640d4 | 1218 | if (pieces.init_evtlog_size) |
898ed67b | 1219 | priv->init_evtlog_size = (pieces.init_evtlog_size - 16)/12; |
b2e640d4 | 1220 | else |
898ed67b | 1221 | priv->init_evtlog_size = |
7cb1b088 | 1222 | priv->cfg->base_params->max_event_log_size; |
898ed67b WYG |
1223 | priv->init_errlog_ptr = pieces.init_errlog_ptr; |
1224 | priv->inst_evtlog_ptr = pieces.inst_evtlog_ptr; | |
b2e640d4 | 1225 | if (pieces.inst_evtlog_size) |
898ed67b | 1226 | priv->inst_evtlog_size = (pieces.inst_evtlog_size - 16)/12; |
b2e640d4 | 1227 | else |
898ed67b | 1228 | priv->inst_evtlog_size = |
7cb1b088 | 1229 | priv->cfg->base_params->max_event_log_size; |
898ed67b | 1230 | priv->inst_errlog_ptr = pieces.inst_errlog_ptr; |
b2e640d4 | 1231 | |
d2690c0d JB |
1232 | priv->new_scan_threshold_behaviour = |
1233 | !!(ucode_capa.flags & IWL_UCODE_TLV_FLAGS_NEWSCAN); | |
1234 | ||
4d2a5d0e JB |
1235 | if (!(priv->cfg->sku & EEPROM_SKU_CAP_IPAN_ENABLE)) |
1236 | ucode_capa.flags &= ~IWL_UCODE_TLV_FLAGS_PAN; | |
c10afb6e | 1237 | |
c6baf7fb JB |
1238 | /* |
1239 | * if not PAN, then don't support P2P -- might be a uCode | |
1240 | * packaging bug or due to the eeprom check above | |
1241 | */ | |
1242 | if (!(ucode_capa.flags & IWL_UCODE_TLV_FLAGS_PAN)) | |
1243 | ucode_capa.flags &= ~IWL_UCODE_TLV_FLAGS_P2P; | |
1244 | ||
4d2a5d0e JB |
1245 | if (ucode_capa.flags & IWL_UCODE_TLV_FLAGS_PAN) { |
1246 | priv->sta_key_max_num = STA_KEY_MAX_NUM_PAN; | |
cefeaa5f | 1247 | priv->shrd->cmd_queue = IWL_IPAN_CMD_QUEUE_NUM; |
4d2a5d0e JB |
1248 | } else { |
1249 | priv->sta_key_max_num = STA_KEY_MAX_NUM; | |
cefeaa5f | 1250 | priv->shrd->cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM; |
4d2a5d0e | 1251 | } |
17445b8c | 1252 | |
6a822d06 WYG |
1253 | /* |
1254 | * figure out the offset of chain noise reset and gain commands | |
1255 | * base on the size of standard phy calibration commands table size | |
1256 | */ | |
1257 | if (ucode_capa.standard_phy_calibration_size > | |
1258 | IWL_MAX_PHY_CALIBRATE_TBL_SIZE) | |
1259 | ucode_capa.standard_phy_calibration_size = | |
1260 | IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE; | |
1261 | ||
898ed67b | 1262 | priv->phy_calib_chain_noise_reset_cmd = |
6a822d06 | 1263 | ucode_capa.standard_phy_calibration_size; |
898ed67b | 1264 | priv->phy_calib_chain_noise_gain_cmd = |
6a822d06 WYG |
1265 | ucode_capa.standard_phy_calibration_size + 1; |
1266 | ||
4d2a5d0e JB |
1267 | /* initialize all valid contexts */ |
1268 | iwl_init_context(priv, ucode_capa.flags); | |
1269 | ||
b08dfd04 JB |
1270 | /************************************************** |
1271 | * This is still part of probe() in a sense... | |
1272 | * | |
1273 | * 9. Setup and register with mac80211 and debugfs | |
1274 | **************************************************/ | |
dd7a2509 | 1275 | err = iwl_mac_setup_register(priv, &ucode_capa); |
b08dfd04 JB |
1276 | if (err) |
1277 | goto out_unbind; | |
1278 | ||
1279 | err = iwl_dbgfs_register(priv, DRV_NAME); | |
1280 | if (err) | |
1281 | IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err); | |
1282 | ||
d5934110 | 1283 | err = sysfs_create_group(&(priv->bus->dev->kobj), |
7d47618a EG |
1284 | &iwl_attribute_group); |
1285 | if (err) { | |
1286 | IWL_ERR(priv, "failed to create sysfs device attributes\n"); | |
1287 | goto out_unbind; | |
1288 | } | |
1289 | ||
b481de9c ZY |
1290 | /* We have our copies now, allow OS release its copies */ |
1291 | release_firmware(ucode_raw); | |
898ed67b | 1292 | complete(&priv->firmware_loading_complete); |
b08dfd04 JB |
1293 | return; |
1294 | ||
1295 | try_again: | |
1296 | /* try next, if any */ | |
1297 | if (iwl_request_firmware(priv, false)) | |
1298 | goto out_unbind; | |
1299 | release_firmware(ucode_raw); | |
1300 | return; | |
b481de9c ZY |
1301 | |
1302 | err_pci_alloc: | |
15b1687c | 1303 | IWL_ERR(priv, "failed to allocate pci memory\n"); |
3599d39a | 1304 | iwl_dealloc_ucode(priv); |
b08dfd04 | 1305 | out_unbind: |
898ed67b | 1306 | complete(&priv->firmware_loading_complete); |
d5934110 | 1307 | device_release_driver(priv->bus->dev); |
b481de9c | 1308 | release_firmware(ucode_raw); |
b481de9c ZY |
1309 | } |
1310 | ||
2a897d41 | 1311 | static const char * const desc_lookup_text[] = { |
b7a79404 RC |
1312 | "OK", |
1313 | "FAIL", | |
1314 | "BAD_PARAM", | |
1315 | "BAD_CHECKSUM", | |
1316 | "NMI_INTERRUPT_WDG", | |
1317 | "SYSASSERT", | |
1318 | "FATAL_ERROR", | |
1319 | "BAD_COMMAND", | |
1320 | "HW_ERROR_TUNE_LOCK", | |
1321 | "HW_ERROR_TEMPERATURE", | |
1322 | "ILLEGAL_CHAN_FREQ", | |
1323 | "VCC_NOT_STABLE", | |
1324 | "FH_ERROR", | |
1325 | "NMI_INTERRUPT_HOST", | |
1326 | "NMI_INTERRUPT_ACTION_PT", | |
1327 | "NMI_INTERRUPT_UNKNOWN", | |
1328 | "UCODE_VERSION_MISMATCH", | |
1329 | "HW_ERROR_ABS_LOCK", | |
1330 | "HW_ERROR_CAL_LOCK_FAIL", | |
1331 | "NMI_INTERRUPT_INST_ACTION_PT", | |
1332 | "NMI_INTERRUPT_DATA_ACTION_PT", | |
1333 | "NMI_TRM_HW_ER", | |
1334 | "NMI_INTERRUPT_TRM", | |
2a897d41 | 1335 | "NMI_INTERRUPT_BREAK_POINT", |
b7a79404 RC |
1336 | "DEBUG_0", |
1337 | "DEBUG_1", | |
1338 | "DEBUG_2", | |
1339 | "DEBUG_3", | |
b7a79404 RC |
1340 | }; |
1341 | ||
4b58645c JS |
1342 | static struct { char *name; u8 num; } advanced_lookup[] = { |
1343 | { "NMI_INTERRUPT_WDG", 0x34 }, | |
1344 | { "SYSASSERT", 0x35 }, | |
1345 | { "UCODE_VERSION_MISMATCH", 0x37 }, | |
1346 | { "BAD_COMMAND", 0x38 }, | |
1347 | { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C }, | |
1348 | { "FATAL_ERROR", 0x3D }, | |
1349 | { "NMI_TRM_HW_ERR", 0x46 }, | |
1350 | { "NMI_INTERRUPT_TRM", 0x4C }, | |
1351 | { "NMI_INTERRUPT_BREAK_POINT", 0x54 }, | |
1352 | { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C }, | |
1353 | { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 }, | |
1354 | { "NMI_INTERRUPT_HOST", 0x66 }, | |
1355 | { "NMI_INTERRUPT_ACTION_PT", 0x7C }, | |
1356 | { "NMI_INTERRUPT_UNKNOWN", 0x84 }, | |
1357 | { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 }, | |
1358 | { "ADVANCED_SYSASSERT", 0 }, | |
1359 | }; | |
1360 | ||
1361 | static const char *desc_lookup(u32 num) | |
b7a79404 | 1362 | { |
4b58645c JS |
1363 | int i; |
1364 | int max = ARRAY_SIZE(desc_lookup_text); | |
b7a79404 | 1365 | |
4b58645c JS |
1366 | if (num < max) |
1367 | return desc_lookup_text[num]; | |
b7a79404 | 1368 | |
4b58645c JS |
1369 | max = ARRAY_SIZE(advanced_lookup) - 1; |
1370 | for (i = 0; i < max; i++) { | |
1371 | if (advanced_lookup[i].num == num) | |
6eab04a8 | 1372 | break; |
4b58645c JS |
1373 | } |
1374 | return advanced_lookup[i].name; | |
b7a79404 RC |
1375 | } |
1376 | ||
1377 | #define ERROR_START_OFFSET (1 * sizeof(u32)) | |
1378 | #define ERROR_ELEM_SIZE (7 * sizeof(u32)) | |
1379 | ||
1380 | void iwl_dump_nic_error_log(struct iwl_priv *priv) | |
1381 | { | |
50650547 | 1382 | u32 base; |
e46f6538 | 1383 | struct iwl_error_event_table table; |
b7a79404 | 1384 | |
d7d5783c | 1385 | base = priv->device_pointers.error_event_table; |
872907bb | 1386 | if (priv->ucode_type == IWL_UCODE_INIT) { |
b2e640d4 | 1387 | if (!base) |
898ed67b | 1388 | base = priv->init_errlog_ptr; |
b2e640d4 | 1389 | } else { |
b2e640d4 | 1390 | if (!base) |
898ed67b | 1391 | base = priv->inst_errlog_ptr; |
b2e640d4 | 1392 | } |
b7a79404 | 1393 | |
4caab328 | 1394 | if (!iwlagn_hw_valid_rtc_data_addr(base)) { |
212fb575 WYG |
1395 | IWL_ERR(priv, |
1396 | "Not valid error log pointer 0x%08X for %s uCode\n", | |
ca7966c8 | 1397 | base, |
872907bb | 1398 | (priv->ucode_type == IWL_UCODE_INIT) |
ca7966c8 | 1399 | ? "Init" : "RT"); |
b7a79404 RC |
1400 | return; |
1401 | } | |
1402 | ||
e46f6538 JB |
1403 | iwl_read_targ_mem_words(priv, base, &table, sizeof(table)); |
1404 | ||
50650547 | 1405 | if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) { |
b7a79404 RC |
1406 | IWL_ERR(priv, "Start IWL Error Log Dump:\n"); |
1407 | IWL_ERR(priv, "Status: 0x%08lX, count: %d\n", | |
63013ae3 | 1408 | priv->shrd->status, table.valid); |
b7a79404 RC |
1409 | } |
1410 | ||
50650547 WYG |
1411 | priv->isr_stats.err_code = table.error_id; |
1412 | ||
1413 | trace_iwlwifi_dev_ucode_error(priv, table.error_id, table.tsf_low, | |
1414 | table.data1, table.data2, table.line, | |
1415 | table.blink1, table.blink2, table.ilink1, | |
1416 | table.ilink2, table.bcon_time, table.gp1, | |
1417 | table.gp2, table.gp3, table.ucode_ver, | |
1418 | table.hw_ver, table.brd_ver); | |
1419 | IWL_ERR(priv, "0x%08X | %-28s\n", table.error_id, | |
1420 | desc_lookup(table.error_id)); | |
1421 | IWL_ERR(priv, "0x%08X | uPc\n", table.pc); | |
1422 | IWL_ERR(priv, "0x%08X | branchlink1\n", table.blink1); | |
1423 | IWL_ERR(priv, "0x%08X | branchlink2\n", table.blink2); | |
1424 | IWL_ERR(priv, "0x%08X | interruptlink1\n", table.ilink1); | |
1425 | IWL_ERR(priv, "0x%08X | interruptlink2\n", table.ilink2); | |
1426 | IWL_ERR(priv, "0x%08X | data1\n", table.data1); | |
1427 | IWL_ERR(priv, "0x%08X | data2\n", table.data2); | |
1428 | IWL_ERR(priv, "0x%08X | line\n", table.line); | |
1429 | IWL_ERR(priv, "0x%08X | beacon time\n", table.bcon_time); | |
1430 | IWL_ERR(priv, "0x%08X | tsf low\n", table.tsf_low); | |
1431 | IWL_ERR(priv, "0x%08X | tsf hi\n", table.tsf_hi); | |
1432 | IWL_ERR(priv, "0x%08X | time gp1\n", table.gp1); | |
1433 | IWL_ERR(priv, "0x%08X | time gp2\n", table.gp2); | |
1434 | IWL_ERR(priv, "0x%08X | time gp3\n", table.gp3); | |
1435 | IWL_ERR(priv, "0x%08X | uCode version\n", table.ucode_ver); | |
1436 | IWL_ERR(priv, "0x%08X | hw version\n", table.hw_ver); | |
1437 | IWL_ERR(priv, "0x%08X | board version\n", table.brd_ver); | |
1438 | IWL_ERR(priv, "0x%08X | hcmd\n", table.hcmd); | |
b7a79404 RC |
1439 | } |
1440 | ||
1441 | #define EVENT_START_OFFSET (4 * sizeof(u32)) | |
1442 | ||
1443 | /** | |
1444 | * iwl_print_event_log - Dump error event log to syslog | |
1445 | * | |
1446 | */ | |
b03d7d0f WYG |
1447 | static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx, |
1448 | u32 num_events, u32 mode, | |
1449 | int pos, char **buf, size_t bufsz) | |
b7a79404 RC |
1450 | { |
1451 | u32 i; | |
1452 | u32 base; /* SRAM byte address of event log header */ | |
1453 | u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */ | |
1454 | u32 ptr; /* SRAM byte address of log data */ | |
1455 | u32 ev, time, data; /* event log data */ | |
e5854471 | 1456 | unsigned long reg_flags; |
b7a79404 RC |
1457 | |
1458 | if (num_events == 0) | |
b03d7d0f | 1459 | return pos; |
b2e640d4 | 1460 | |
d7d5783c | 1461 | base = priv->device_pointers.log_event_table; |
872907bb | 1462 | if (priv->ucode_type == IWL_UCODE_INIT) { |
b2e640d4 | 1463 | if (!base) |
898ed67b | 1464 | base = priv->init_evtlog_ptr; |
b2e640d4 | 1465 | } else { |
b2e640d4 | 1466 | if (!base) |
898ed67b | 1467 | base = priv->inst_evtlog_ptr; |
b2e640d4 | 1468 | } |
b7a79404 RC |
1469 | |
1470 | if (mode == 0) | |
1471 | event_size = 2 * sizeof(u32); | |
1472 | else | |
1473 | event_size = 3 * sizeof(u32); | |
1474 | ||
1475 | ptr = base + EVENT_START_OFFSET + (start_idx * event_size); | |
1476 | ||
e5854471 BC |
1477 | /* Make sure device is powered up for SRAM reads */ |
1478 | spin_lock_irqsave(&priv->reg_lock, reg_flags); | |
1479 | iwl_grab_nic_access(priv); | |
1480 | ||
1481 | /* Set starting address; reads will auto-increment */ | |
02a7fa00 | 1482 | iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr); |
e5854471 BC |
1483 | rmb(); |
1484 | ||
b7a79404 RC |
1485 | /* "time" is actually "data" for mode 0 (no timestamp). |
1486 | * place event id # at far right for easier visual parsing. */ | |
1487 | for (i = 0; i < num_events; i++) { | |
02a7fa00 JB |
1488 | ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT); |
1489 | time = iwl_read32(priv, HBUS_TARG_MEM_RDAT); | |
b7a79404 RC |
1490 | if (mode == 0) { |
1491 | /* data, ev */ | |
b03d7d0f WYG |
1492 | if (bufsz) { |
1493 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1494 | "EVT_LOG:0x%08x:%04u\n", | |
1495 | time, ev); | |
1496 | } else { | |
1497 | trace_iwlwifi_dev_ucode_event(priv, 0, | |
1498 | time, ev); | |
1499 | IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n", | |
1500 | time, ev); | |
1501 | } | |
b7a79404 | 1502 | } else { |
02a7fa00 | 1503 | data = iwl_read32(priv, HBUS_TARG_MEM_RDAT); |
b03d7d0f WYG |
1504 | if (bufsz) { |
1505 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1506 | "EVT_LOGT:%010u:0x%08x:%04u\n", | |
1507 | time, data, ev); | |
1508 | } else { | |
1509 | IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n", | |
b7a79404 | 1510 | time, data, ev); |
b03d7d0f WYG |
1511 | trace_iwlwifi_dev_ucode_event(priv, time, |
1512 | data, ev); | |
1513 | } | |
b7a79404 RC |
1514 | } |
1515 | } | |
e5854471 BC |
1516 | |
1517 | /* Allow device to power down */ | |
1518 | iwl_release_nic_access(priv); | |
1519 | spin_unlock_irqrestore(&priv->reg_lock, reg_flags); | |
b03d7d0f | 1520 | return pos; |
b7a79404 RC |
1521 | } |
1522 | ||
c341ddb2 WYG |
1523 | /** |
1524 | * iwl_print_last_event_logs - Dump the newest # of event log to syslog | |
1525 | */ | |
b03d7d0f WYG |
1526 | static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity, |
1527 | u32 num_wraps, u32 next_entry, | |
1528 | u32 size, u32 mode, | |
1529 | int pos, char **buf, size_t bufsz) | |
c341ddb2 WYG |
1530 | { |
1531 | /* | |
1532 | * display the newest DEFAULT_LOG_ENTRIES entries | |
1533 | * i.e the entries just before the next ont that uCode would fill. | |
1534 | */ | |
1535 | if (num_wraps) { | |
1536 | if (next_entry < size) { | |
b03d7d0f WYG |
1537 | pos = iwl_print_event_log(priv, |
1538 | capacity - (size - next_entry), | |
1539 | size - next_entry, mode, | |
1540 | pos, buf, bufsz); | |
1541 | pos = iwl_print_event_log(priv, 0, | |
1542 | next_entry, mode, | |
1543 | pos, buf, bufsz); | |
c341ddb2 | 1544 | } else |
b03d7d0f WYG |
1545 | pos = iwl_print_event_log(priv, next_entry - size, |
1546 | size, mode, pos, buf, bufsz); | |
c341ddb2 | 1547 | } else { |
b03d7d0f WYG |
1548 | if (next_entry < size) { |
1549 | pos = iwl_print_event_log(priv, 0, next_entry, | |
1550 | mode, pos, buf, bufsz); | |
1551 | } else { | |
1552 | pos = iwl_print_event_log(priv, next_entry - size, | |
1553 | size, mode, pos, buf, bufsz); | |
1554 | } | |
c341ddb2 | 1555 | } |
b03d7d0f | 1556 | return pos; |
c341ddb2 WYG |
1557 | } |
1558 | ||
c341ddb2 WYG |
1559 | #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20) |
1560 | ||
b03d7d0f WYG |
1561 | int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log, |
1562 | char **buf, bool display) | |
b7a79404 RC |
1563 | { |
1564 | u32 base; /* SRAM byte address of event log header */ | |
1565 | u32 capacity; /* event log capacity in # entries */ | |
1566 | u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */ | |
1567 | u32 num_wraps; /* # times uCode wrapped to top of log */ | |
1568 | u32 next_entry; /* index of next entry to be written by uCode */ | |
1569 | u32 size; /* # entries that we'll print */ | |
b2e640d4 | 1570 | u32 logsize; |
b03d7d0f WYG |
1571 | int pos = 0; |
1572 | size_t bufsz = 0; | |
b7a79404 | 1573 | |
d7d5783c | 1574 | base = priv->device_pointers.log_event_table; |
872907bb | 1575 | if (priv->ucode_type == IWL_UCODE_INIT) { |
898ed67b | 1576 | logsize = priv->init_evtlog_size; |
b2e640d4 | 1577 | if (!base) |
898ed67b | 1578 | base = priv->init_evtlog_ptr; |
b2e640d4 | 1579 | } else { |
898ed67b | 1580 | logsize = priv->inst_evtlog_size; |
b2e640d4 | 1581 | if (!base) |
898ed67b | 1582 | base = priv->inst_evtlog_ptr; |
b2e640d4 | 1583 | } |
b7a79404 | 1584 | |
4caab328 | 1585 | if (!iwlagn_hw_valid_rtc_data_addr(base)) { |
212fb575 WYG |
1586 | IWL_ERR(priv, |
1587 | "Invalid event log pointer 0x%08X for %s uCode\n", | |
ca7966c8 | 1588 | base, |
872907bb | 1589 | (priv->ucode_type == IWL_UCODE_INIT) |
ca7966c8 | 1590 | ? "Init" : "RT"); |
937c397e | 1591 | return -EINVAL; |
b7a79404 RC |
1592 | } |
1593 | ||
1594 | /* event log header */ | |
1595 | capacity = iwl_read_targ_mem(priv, base); | |
1596 | mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32))); | |
1597 | num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32))); | |
1598 | next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32))); | |
1599 | ||
b2e640d4 | 1600 | if (capacity > logsize) { |
84c40692 | 1601 | IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n", |
b2e640d4 JB |
1602 | capacity, logsize); |
1603 | capacity = logsize; | |
84c40692 BC |
1604 | } |
1605 | ||
b2e640d4 | 1606 | if (next_entry > logsize) { |
84c40692 | 1607 | IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n", |
b2e640d4 JB |
1608 | next_entry, logsize); |
1609 | next_entry = logsize; | |
84c40692 BC |
1610 | } |
1611 | ||
b7a79404 RC |
1612 | size = num_wraps ? capacity : next_entry; |
1613 | ||
1614 | /* bail out if nothing in log */ | |
1615 | if (size == 0) { | |
1616 | IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n"); | |
b03d7d0f | 1617 | return pos; |
b7a79404 RC |
1618 | } |
1619 | ||
9f28ebc3 | 1620 | /* enable/disable bt channel inhibition */ |
48f20d35 | 1621 | priv->bt_ch_announce = iwlagn_mod_params.bt_ch_announce; |
f37837c9 | 1622 | |
c341ddb2 | 1623 | #ifdef CONFIG_IWLWIFI_DEBUG |
8f470ce3 | 1624 | if (!(iwl_get_debug_level(priv->shrd) & IWL_DL_FW_ERRORS) && !full_log) |
c341ddb2 WYG |
1625 | size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES) |
1626 | ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size; | |
1627 | #else | |
1628 | size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES) | |
1629 | ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size; | |
1630 | #endif | |
1631 | IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n", | |
1632 | size); | |
b7a79404 | 1633 | |
c341ddb2 | 1634 | #ifdef CONFIG_IWLWIFI_DEBUG |
b03d7d0f WYG |
1635 | if (display) { |
1636 | if (full_log) | |
1637 | bufsz = capacity * 48; | |
1638 | else | |
1639 | bufsz = size * 48; | |
1640 | *buf = kmalloc(bufsz, GFP_KERNEL); | |
1641 | if (!*buf) | |
937c397e | 1642 | return -ENOMEM; |
b03d7d0f | 1643 | } |
8f470ce3 | 1644 | if ((iwl_get_debug_level(priv->shrd) & IWL_DL_FW_ERRORS) || full_log) { |
c341ddb2 WYG |
1645 | /* |
1646 | * if uCode has wrapped back to top of log, | |
1647 | * start at the oldest entry, | |
1648 | * i.e the next one that uCode would fill. | |
1649 | */ | |
1650 | if (num_wraps) | |
b03d7d0f WYG |
1651 | pos = iwl_print_event_log(priv, next_entry, |
1652 | capacity - next_entry, mode, | |
1653 | pos, buf, bufsz); | |
c341ddb2 | 1654 | /* (then/else) start at top of log */ |
b03d7d0f WYG |
1655 | pos = iwl_print_event_log(priv, 0, |
1656 | next_entry, mode, pos, buf, bufsz); | |
c341ddb2 | 1657 | } else |
b03d7d0f WYG |
1658 | pos = iwl_print_last_event_logs(priv, capacity, num_wraps, |
1659 | next_entry, size, mode, | |
1660 | pos, buf, bufsz); | |
c341ddb2 | 1661 | #else |
b03d7d0f WYG |
1662 | pos = iwl_print_last_event_logs(priv, capacity, num_wraps, |
1663 | next_entry, size, mode, | |
1664 | pos, buf, bufsz); | |
b7a79404 | 1665 | #endif |
b03d7d0f | 1666 | return pos; |
c341ddb2 | 1667 | } |
b7a79404 | 1668 | |
0975cc8f WYG |
1669 | static void iwl_rf_kill_ct_config(struct iwl_priv *priv) |
1670 | { | |
1671 | struct iwl_ct_kill_config cmd; | |
1672 | struct iwl_ct_kill_throttling_config adv_cmd; | |
1673 | unsigned long flags; | |
1674 | int ret = 0; | |
1675 | ||
10b15e6f | 1676 | spin_lock_irqsave(&priv->shrd->lock, flags); |
0975cc8f WYG |
1677 | iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, |
1678 | CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT); | |
10b15e6f | 1679 | spin_unlock_irqrestore(&priv->shrd->lock, flags); |
0975cc8f WYG |
1680 | priv->thermal_throttle.ct_kill_toggle = false; |
1681 | ||
7cb1b088 | 1682 | if (priv->cfg->base_params->support_ct_kill_exit) { |
0975cc8f | 1683 | adv_cmd.critical_temperature_enter = |
d6189124 | 1684 | cpu_to_le32(hw_params(priv).ct_kill_threshold); |
0975cc8f | 1685 | adv_cmd.critical_temperature_exit = |
d6189124 | 1686 | cpu_to_le32(hw_params(priv).ct_kill_exit_threshold); |
0975cc8f | 1687 | |
e6bb4c9c | 1688 | ret = iwl_trans_send_cmd_pdu(trans(priv), |
e419d62d EG |
1689 | REPLY_CT_KILL_CONFIG_CMD, |
1690 | CMD_SYNC, sizeof(adv_cmd), &adv_cmd); | |
0975cc8f WYG |
1691 | if (ret) |
1692 | IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n"); | |
1693 | else | |
1694 | IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD " | |
d6189124 EG |
1695 | "succeeded, critical temperature enter is %d," |
1696 | "exit is %d\n", | |
1697 | hw_params(priv).ct_kill_threshold, | |
1698 | hw_params(priv).ct_kill_exit_threshold); | |
0975cc8f WYG |
1699 | } else { |
1700 | cmd.critical_temperature_R = | |
d6189124 | 1701 | cpu_to_le32(hw_params(priv).ct_kill_threshold); |
0975cc8f | 1702 | |
e6bb4c9c | 1703 | ret = iwl_trans_send_cmd_pdu(trans(priv), |
e419d62d EG |
1704 | REPLY_CT_KILL_CONFIG_CMD, |
1705 | CMD_SYNC, sizeof(cmd), &cmd); | |
0975cc8f WYG |
1706 | if (ret) |
1707 | IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n"); | |
1708 | else | |
1709 | IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD " | |
d6189124 EG |
1710 | "succeeded, " |
1711 | "critical temperature is %d\n", | |
1712 | hw_params(priv).ct_kill_threshold); | |
0975cc8f WYG |
1713 | } |
1714 | } | |
1715 | ||
6d6a1afd SZ |
1716 | static int iwlagn_send_calib_cfg_rt(struct iwl_priv *priv, u32 cfg) |
1717 | { | |
1718 | struct iwl_calib_cfg_cmd calib_cfg_cmd; | |
1719 | struct iwl_host_cmd cmd = { | |
1720 | .id = CALIBRATION_CFG_CMD, | |
3fa50738 JB |
1721 | .len = { sizeof(struct iwl_calib_cfg_cmd), }, |
1722 | .data = { &calib_cfg_cmd, }, | |
6d6a1afd SZ |
1723 | }; |
1724 | ||
1725 | memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd)); | |
1726 | calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_INIT_CFG_ALL; | |
7cb1b088 | 1727 | calib_cfg_cmd.ucd_calib_cfg.once.start = cpu_to_le32(cfg); |
6d6a1afd | 1728 | |
e6bb4c9c | 1729 | return iwl_trans_send_cmd(trans(priv), &cmd); |
6d6a1afd SZ |
1730 | } |
1731 | ||
1732 | ||
e505c433 WYG |
1733 | static int iwlagn_send_tx_ant_config(struct iwl_priv *priv, u8 valid_tx_ant) |
1734 | { | |
1735 | struct iwl_tx_ant_config_cmd tx_ant_cmd = { | |
1736 | .valid = cpu_to_le32(valid_tx_ant), | |
1737 | }; | |
1738 | ||
1739 | if (IWL_UCODE_API(priv->ucode_ver) > 1) { | |
1740 | IWL_DEBUG_HC(priv, "select valid tx ant: %u\n", valid_tx_ant); | |
e6bb4c9c | 1741 | return iwl_trans_send_cmd_pdu(trans(priv), |
e505c433 WYG |
1742 | TX_ANT_CONFIGURATION_CMD, |
1743 | CMD_SYNC, | |
1744 | sizeof(struct iwl_tx_ant_config_cmd), | |
1745 | &tx_ant_cmd); | |
1746 | } else { | |
1747 | IWL_DEBUG_HC(priv, "TX_ANT_CONFIGURATION_CMD not supported\n"); | |
1748 | return -EOPNOTSUPP; | |
1749 | } | |
1750 | } | |
1751 | ||
b481de9c | 1752 | /** |
4a4a9e81 | 1753 | * iwl_alive_start - called after REPLY_ALIVE notification received |
b481de9c | 1754 | * from protocol/runtime uCode (initialization uCode's |
4a4a9e81 | 1755 | * Alive gets handled by iwl_init_alive_start()). |
b481de9c | 1756 | */ |
4613e72d | 1757 | int iwl_alive_start(struct iwl_priv *priv) |
b481de9c | 1758 | { |
57aab75a | 1759 | int ret = 0; |
246ed355 | 1760 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS]; |
b481de9c | 1761 | |
1a361cd8 | 1762 | /*TODO: this should go to the transport layer */ |
ca7966c8 | 1763 | iwl_reset_ict(priv); |
b481de9c | 1764 | |
ca7966c8 | 1765 | IWL_DEBUG_INFO(priv, "Runtime Alive received.\n"); |
6d6a1afd | 1766 | |
5b9f8cd3 | 1767 | /* After the ALIVE response, we can send host commands to the uCode */ |
63013ae3 | 1768 | set_bit(STATUS_ALIVE, &priv->shrd->status); |
b481de9c | 1769 | |
22de94de SG |
1770 | /* Enable watchdog to monitor the driver tx queues */ |
1771 | iwl_setup_watchdog(priv); | |
b74e31a9 | 1772 | |
fee1247a | 1773 | if (iwl_is_rfkill(priv)) |
ca7966c8 | 1774 | return -ERFKILL; |
b481de9c | 1775 | |
bc795df1 | 1776 | /* download priority table before any calibration request */ |
7cb1b088 WYG |
1777 | if (priv->cfg->bt_params && |
1778 | priv->cfg->bt_params->advanced_bt_coexist) { | |
f7322f8f | 1779 | /* Configure Bluetooth device coexistence support */ |
207ecc5e MV |
1780 | if (priv->cfg->bt_params->bt_sco_disable) |
1781 | priv->bt_enable_pspoll = false; | |
1782 | else | |
1783 | priv->bt_enable_pspoll = true; | |
1784 | ||
f7322f8f WYG |
1785 | priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK; |
1786 | priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT; | |
1787 | priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT; | |
e55b517c | 1788 | iwlagn_send_advance_bt_config(priv); |
f7322f8f | 1789 | priv->bt_valid = IWLAGN_BT_VALID_ENABLE_FLAGS; |
207ecc5e MV |
1790 | priv->cur_rssi_ctx = NULL; |
1791 | ||
a5901cbb | 1792 | iwlagn_send_prio_tbl(priv); |
f7322f8f WYG |
1793 | |
1794 | /* FIXME: w/a to force change uCode BT state machine */ | |
ca7966c8 JB |
1795 | ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_OPEN, |
1796 | BT_COEX_PRIO_TBL_EVT_INIT_CALIB2); | |
1797 | if (ret) | |
1798 | return ret; | |
1799 | ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_CLOSE, | |
1800 | BT_COEX_PRIO_TBL_EVT_INIT_CALIB2); | |
1801 | if (ret) | |
1802 | return ret; | |
e55b517c WYG |
1803 | } else { |
1804 | /* | |
1805 | * default is 2-wire BT coexexistence support | |
1806 | */ | |
1807 | iwl_send_bt_config(priv); | |
f7322f8f | 1808 | } |
e55b517c | 1809 | |
d6189124 EG |
1810 | if (hw_params(priv).calib_rt_cfg) |
1811 | iwlagn_send_calib_cfg_rt(priv, | |
1812 | hw_params(priv).calib_rt_cfg); | |
bc795df1 | 1813 | |
36d6825b | 1814 | ieee80211_wake_queues(priv->hw); |
b481de9c | 1815 | |
470ab2dd | 1816 | priv->active_rate = IWL_RATES_MASK; |
b481de9c | 1817 | |
2f748dec | 1818 | /* Configure Tx antenna selection based on H/W config */ |
e3f10cea | 1819 | iwlagn_send_tx_ant_config(priv, priv->cfg->valid_tx_ant); |
2f748dec | 1820 | |
c8ac61cf | 1821 | if (iwl_is_associated_ctx(ctx) && !priv->wowlan) { |
c1adf9fb | 1822 | struct iwl_rxon_cmd *active_rxon = |
246ed355 | 1823 | (struct iwl_rxon_cmd *)&ctx->active; |
019fb97d | 1824 | /* apply any changes in staging */ |
246ed355 | 1825 | ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK; |
b481de9c ZY |
1826 | active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK; |
1827 | } else { | |
d0fe478c | 1828 | struct iwl_rxon_context *tmp; |
b481de9c | 1829 | /* Initialize our rx_config data */ |
d0fe478c JB |
1830 | for_each_context(priv, tmp) |
1831 | iwl_connection_init_rx_config(priv, tmp); | |
45823531 | 1832 | |
e3f10cea | 1833 | iwlagn_set_rxon_chain(priv, ctx); |
b481de9c ZY |
1834 | } |
1835 | ||
c8ac61cf JB |
1836 | if (!priv->wowlan) { |
1837 | /* WoWLAN ucode will not reply in the same way, skip it */ | |
1838 | iwl_reset_run_time_calib(priv); | |
1839 | } | |
4a4a9e81 | 1840 | |
63013ae3 | 1841 | set_bit(STATUS_READY, &priv->shrd->status); |
9e2e7422 | 1842 | |
b481de9c | 1843 | /* Configure the adapter for unassociated operation */ |
805a3b81 | 1844 | ret = iwlagn_commit_rxon(priv, ctx); |
ca7966c8 JB |
1845 | if (ret) |
1846 | return ret; | |
b481de9c ZY |
1847 | |
1848 | /* At this point, the NIC is initialized and operational */ | |
47f4a587 | 1849 | iwl_rf_kill_ct_config(priv); |
5a66926a | 1850 | |
e1623446 | 1851 | IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n"); |
c46fbefa | 1852 | |
ca7966c8 | 1853 | return iwl_power_update_mode(priv, true); |
b481de9c ZY |
1854 | } |
1855 | ||
4e39317d | 1856 | static void iwl_cancel_deferred_work(struct iwl_priv *priv); |
b481de9c | 1857 | |
5b9f8cd3 | 1858 | static void __iwl_down(struct iwl_priv *priv) |
b481de9c | 1859 | { |
22dd2fd2 | 1860 | int exit_pending; |
b481de9c | 1861 | |
e1623446 | 1862 | IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n"); |
b481de9c | 1863 | |
d745d472 SG |
1864 | iwl_scan_cancel_timeout(priv, 200); |
1865 | ||
c6baf7fb JB |
1866 | /* |
1867 | * If active, scanning won't cancel it, so say it expired. | |
1868 | * No race since we hold the mutex here and a new one | |
1869 | * can't come in at this time. | |
1870 | */ | |
1871 | ieee80211_remain_on_channel_expired(priv->hw); | |
1872 | ||
63013ae3 EG |
1873 | exit_pending = |
1874 | test_and_set_bit(STATUS_EXIT_PENDING, &priv->shrd->status); | |
b481de9c | 1875 | |
b62177a0 SG |
1876 | /* Stop TX queues watchdog. We need to have STATUS_EXIT_PENDING bit set |
1877 | * to prevent rearm timer */ | |
22de94de | 1878 | del_timer_sync(&priv->watchdog); |
b62177a0 | 1879 | |
dcef732c | 1880 | iwl_clear_ucode_stations(priv, NULL); |
a194e324 | 1881 | iwl_dealloc_bcast_stations(priv); |
db125c78 | 1882 | iwl_clear_driver_stations(priv); |
b481de9c | 1883 | |
a1174138 | 1884 | /* reset BT coex data */ |
da5dbb97 | 1885 | priv->bt_status = 0; |
207ecc5e MV |
1886 | priv->cur_rssi_ctx = NULL; |
1887 | priv->bt_is_sco = 0; | |
7cb1b088 WYG |
1888 | if (priv->cfg->bt_params) |
1889 | priv->bt_traffic_load = | |
1890 | priv->cfg->bt_params->bt_init_traffic_load; | |
1891 | else | |
1892 | priv->bt_traffic_load = 0; | |
bee008b7 WYG |
1893 | priv->bt_full_concurrent = false; |
1894 | priv->bt_ci_compliance = 0; | |
a1174138 | 1895 | |
b481de9c ZY |
1896 | /* Wipe out the EXIT_PENDING status bit if we are not actually |
1897 | * exiting the module */ | |
1898 | if (!exit_pending) | |
63013ae3 | 1899 | clear_bit(STATUS_EXIT_PENDING, &priv->shrd->status); |
b481de9c | 1900 | |
b481de9c ZY |
1901 | if (priv->mac80211_registered) |
1902 | ieee80211_stop_queues(priv->hw); | |
1903 | ||
1a10f433 | 1904 | /* Clear out all status bits but a few that are stable across reset */ |
63013ae3 EG |
1905 | priv->shrd->status &= |
1906 | test_bit(STATUS_RF_KILL_HW, &priv->shrd->status) << | |
b481de9c | 1907 | STATUS_RF_KILL_HW | |
63013ae3 | 1908 | test_bit(STATUS_GEO_CONFIGURED, &priv->shrd->status) << |
9788864e | 1909 | STATUS_GEO_CONFIGURED | |
63013ae3 | 1910 | test_bit(STATUS_FW_ERROR, &priv->shrd->status) << |
052ec3f1 | 1911 | STATUS_FW_ERROR | |
63013ae3 | 1912 | test_bit(STATUS_EXIT_PENDING, &priv->shrd->status) << |
052ec3f1 | 1913 | STATUS_EXIT_PENDING; |
b481de9c | 1914 | |
e6bb4c9c | 1915 | iwl_trans_stop_device(trans(priv)); |
4d2ccdb9 | 1916 | |
77834543 | 1917 | dev_kfree_skb(priv->beacon_skb); |
12e934dc | 1918 | priv->beacon_skb = NULL; |
b481de9c ZY |
1919 | } |
1920 | ||
5b9f8cd3 | 1921 | static void iwl_down(struct iwl_priv *priv) |
b481de9c | 1922 | { |
6ac2f839 | 1923 | mutex_lock(&priv->shrd->mutex); |
5b9f8cd3 | 1924 | __iwl_down(priv); |
6ac2f839 | 1925 | mutex_unlock(&priv->shrd->mutex); |
b24d22b1 | 1926 | |
4e39317d | 1927 | iwl_cancel_deferred_work(priv); |
b481de9c ZY |
1928 | } |
1929 | ||
1930 | #define MAX_HW_RESTARTS 5 | |
1931 | ||
5b9f8cd3 | 1932 | static int __iwl_up(struct iwl_priv *priv) |
b481de9c | 1933 | { |
a194e324 | 1934 | struct iwl_rxon_context *ctx; |
57aab75a | 1935 | int ret; |
b481de9c | 1936 | |
6ac2f839 | 1937 | lockdep_assert_held(&priv->shrd->mutex); |
ca7966c8 | 1938 | |
63013ae3 | 1939 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) { |
39aadf8c | 1940 | IWL_WARN(priv, "Exit pending; will not bring the NIC up\n"); |
b481de9c ZY |
1941 | return -EIO; |
1942 | } | |
1943 | ||
a194e324 | 1944 | for_each_context(priv, ctx) { |
a30e3112 | 1945 | ret = iwlagn_alloc_bcast_station(priv, ctx); |
a194e324 JB |
1946 | if (ret) { |
1947 | iwl_dealloc_bcast_stations(priv); | |
1948 | return ret; | |
1949 | } | |
1950 | } | |
2c810ccd | 1951 | |
ca7966c8 JB |
1952 | ret = iwlagn_run_init_ucode(priv); |
1953 | if (ret) { | |
1954 | IWL_ERR(priv, "Failed to run INIT ucode: %d\n", ret); | |
1955 | goto error; | |
1956 | } | |
b481de9c | 1957 | |
ca7966c8 | 1958 | ret = iwlagn_load_ucode_wait_alive(priv, |
dbf28e21 | 1959 | &priv->ucode_rt, |
872907bb | 1960 | IWL_UCODE_REGULAR); |
ca7966c8 JB |
1961 | if (ret) { |
1962 | IWL_ERR(priv, "Failed to start RT ucode: %d\n", ret); | |
1963 | goto error; | |
b481de9c ZY |
1964 | } |
1965 | ||
ca7966c8 JB |
1966 | ret = iwl_alive_start(priv); |
1967 | if (ret) | |
1968 | goto error; | |
1969 | return 0; | |
1970 | ||
1971 | error: | |
63013ae3 | 1972 | set_bit(STATUS_EXIT_PENDING, &priv->shrd->status); |
5b9f8cd3 | 1973 | __iwl_down(priv); |
63013ae3 | 1974 | clear_bit(STATUS_EXIT_PENDING, &priv->shrd->status); |
b481de9c | 1975 | |
ca7966c8 JB |
1976 | IWL_ERR(priv, "Unable to initialize device.\n"); |
1977 | return ret; | |
b481de9c ZY |
1978 | } |
1979 | ||
1980 | ||
1981 | /***************************************************************************** | |
1982 | * | |
1983 | * Workqueue callbacks | |
1984 | * | |
1985 | *****************************************************************************/ | |
1986 | ||
16e727e8 EG |
1987 | static void iwl_bg_run_time_calib_work(struct work_struct *work) |
1988 | { | |
1989 | struct iwl_priv *priv = container_of(work, struct iwl_priv, | |
1990 | run_time_calib_work); | |
1991 | ||
6ac2f839 | 1992 | mutex_lock(&priv->shrd->mutex); |
16e727e8 | 1993 | |
63013ae3 EG |
1994 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status) || |
1995 | test_bit(STATUS_SCANNING, &priv->shrd->status)) { | |
6ac2f839 | 1996 | mutex_unlock(&priv->shrd->mutex); |
16e727e8 EG |
1997 | return; |
1998 | } | |
1999 | ||
2000 | if (priv->start_calib) { | |
0da0e5bf JB |
2001 | iwl_chain_noise_calibration(priv); |
2002 | iwl_sensitivity_calibration(priv); | |
16e727e8 EG |
2003 | } |
2004 | ||
6ac2f839 | 2005 | mutex_unlock(&priv->shrd->mutex); |
16e727e8 EG |
2006 | } |
2007 | ||
e43e85c4 JB |
2008 | static void iwlagn_prepare_restart(struct iwl_priv *priv) |
2009 | { | |
2010 | struct iwl_rxon_context *ctx; | |
2011 | bool bt_full_concurrent; | |
2012 | u8 bt_ci_compliance; | |
2013 | u8 bt_load; | |
2014 | u8 bt_status; | |
207ecc5e | 2015 | bool bt_is_sco; |
e43e85c4 | 2016 | |
6ac2f839 | 2017 | lockdep_assert_held(&priv->shrd->mutex); |
e43e85c4 JB |
2018 | |
2019 | for_each_context(priv, ctx) | |
2020 | ctx->vif = NULL; | |
2021 | priv->is_open = 0; | |
2022 | ||
2023 | /* | |
2024 | * __iwl_down() will clear the BT status variables, | |
2025 | * which is correct, but when we restart we really | |
2026 | * want to keep them so restore them afterwards. | |
2027 | * | |
2028 | * The restart process will later pick them up and | |
2029 | * re-configure the hw when we reconfigure the BT | |
2030 | * command. | |
2031 | */ | |
2032 | bt_full_concurrent = priv->bt_full_concurrent; | |
2033 | bt_ci_compliance = priv->bt_ci_compliance; | |
2034 | bt_load = priv->bt_traffic_load; | |
2035 | bt_status = priv->bt_status; | |
207ecc5e | 2036 | bt_is_sco = priv->bt_is_sco; |
e43e85c4 JB |
2037 | |
2038 | __iwl_down(priv); | |
2039 | ||
2040 | priv->bt_full_concurrent = bt_full_concurrent; | |
2041 | priv->bt_ci_compliance = bt_ci_compliance; | |
2042 | priv->bt_traffic_load = bt_load; | |
2043 | priv->bt_status = bt_status; | |
207ecc5e | 2044 | priv->bt_is_sco = bt_is_sco; |
e43e85c4 JB |
2045 | } |
2046 | ||
5b9f8cd3 | 2047 | static void iwl_bg_restart(struct work_struct *data) |
b481de9c | 2048 | { |
c79dd5b5 | 2049 | struct iwl_priv *priv = container_of(data, struct iwl_priv, restart); |
b481de9c | 2050 | |
63013ae3 | 2051 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
b481de9c ZY |
2052 | return; |
2053 | ||
63013ae3 | 2054 | if (test_and_clear_bit(STATUS_FW_ERROR, &priv->shrd->status)) { |
6ac2f839 | 2055 | mutex_lock(&priv->shrd->mutex); |
e43e85c4 | 2056 | iwlagn_prepare_restart(priv); |
6ac2f839 | 2057 | mutex_unlock(&priv->shrd->mutex); |
a1174138 | 2058 | iwl_cancel_deferred_work(priv); |
19cc1087 JB |
2059 | ieee80211_restart_hw(priv->hw); |
2060 | } else { | |
ca7966c8 | 2061 | WARN_ON(1); |
19cc1087 | 2062 | } |
b481de9c ZY |
2063 | } |
2064 | ||
b481de9c ZY |
2065 | /***************************************************************************** |
2066 | * | |
2067 | * mac80211 entry point functions | |
2068 | * | |
2069 | *****************************************************************************/ | |
2070 | ||
0fd09502 JB |
2071 | static const struct ieee80211_iface_limit iwlagn_sta_ap_limits[] = { |
2072 | { | |
2073 | .max = 1, | |
2074 | .types = BIT(NL80211_IFTYPE_STATION), | |
2075 | }, | |
2076 | { | |
2077 | .max = 1, | |
2078 | .types = BIT(NL80211_IFTYPE_AP), | |
2079 | }, | |
2080 | }; | |
2081 | ||
2082 | static const struct ieee80211_iface_limit iwlagn_2sta_limits[] = { | |
2083 | { | |
2084 | .max = 2, | |
2085 | .types = BIT(NL80211_IFTYPE_STATION), | |
2086 | }, | |
2087 | }; | |
2088 | ||
2089 | static const struct ieee80211_iface_limit iwlagn_p2p_sta_go_limits[] = { | |
2090 | { | |
2091 | .max = 1, | |
2092 | .types = BIT(NL80211_IFTYPE_STATION), | |
2093 | }, | |
2094 | { | |
2095 | .max = 1, | |
2096 | .types = BIT(NL80211_IFTYPE_P2P_GO) | | |
2097 | BIT(NL80211_IFTYPE_AP), | |
2098 | }, | |
2099 | }; | |
2100 | ||
2101 | static const struct ieee80211_iface_limit iwlagn_p2p_2sta_limits[] = { | |
2102 | { | |
2103 | .max = 2, | |
2104 | .types = BIT(NL80211_IFTYPE_STATION), | |
2105 | }, | |
2106 | { | |
2107 | .max = 1, | |
2108 | .types = BIT(NL80211_IFTYPE_P2P_CLIENT), | |
2109 | }, | |
2110 | }; | |
2111 | ||
2112 | static const struct ieee80211_iface_combination | |
2113 | iwlagn_iface_combinations_dualmode[] = { | |
2114 | { .num_different_channels = 1, | |
2115 | .max_interfaces = 2, | |
2116 | .beacon_int_infra_match = true, | |
2117 | .limits = iwlagn_sta_ap_limits, | |
2118 | .n_limits = ARRAY_SIZE(iwlagn_sta_ap_limits), | |
2119 | }, | |
2120 | { .num_different_channels = 1, | |
2121 | .max_interfaces = 2, | |
2122 | .limits = iwlagn_2sta_limits, | |
2123 | .n_limits = ARRAY_SIZE(iwlagn_2sta_limits), | |
2124 | }, | |
2125 | }; | |
2126 | ||
2127 | static const struct ieee80211_iface_combination | |
2128 | iwlagn_iface_combinations_p2p[] = { | |
2129 | { .num_different_channels = 1, | |
2130 | .max_interfaces = 2, | |
2131 | .beacon_int_infra_match = true, | |
2132 | .limits = iwlagn_p2p_sta_go_limits, | |
2133 | .n_limits = ARRAY_SIZE(iwlagn_p2p_sta_go_limits), | |
2134 | }, | |
2135 | { .num_different_channels = 1, | |
2136 | .max_interfaces = 2, | |
2137 | .limits = iwlagn_p2p_2sta_limits, | |
2138 | .n_limits = ARRAY_SIZE(iwlagn_p2p_2sta_limits), | |
2139 | }, | |
2140 | }; | |
2141 | ||
f0b6e2e8 RC |
2142 | /* |
2143 | * Not a mac80211 entry point function, but it fits in with all the | |
2144 | * other mac80211 functions grouped here. | |
2145 | */ | |
dd7a2509 JB |
2146 | static int iwl_mac_setup_register(struct iwl_priv *priv, |
2147 | struct iwlagn_ucode_capabilities *capa) | |
f0b6e2e8 RC |
2148 | { |
2149 | int ret; | |
2150 | struct ieee80211_hw *hw = priv->hw; | |
d0fe478c JB |
2151 | struct iwl_rxon_context *ctx; |
2152 | ||
f0b6e2e8 RC |
2153 | hw->rate_control_algorithm = "iwl-agn-rs"; |
2154 | ||
2155 | /* Tell mac80211 our characteristics */ | |
2156 | hw->flags = IEEE80211_HW_SIGNAL_DBM | | |
f0b6e2e8 | 2157 | IEEE80211_HW_AMPDU_AGGREGATION | |
2491fa42 | 2158 | IEEE80211_HW_NEED_DTIM_PERIOD | |
6fb5511a JB |
2159 | IEEE80211_HW_SPECTRUM_MGMT | |
2160 | IEEE80211_HW_REPORTS_TX_ACK_STATUS; | |
f0b6e2e8 | 2161 | |
9b768832 JB |
2162 | hw->max_tx_aggregation_subframes = LINK_QUAL_AGG_FRAME_LIMIT_DEF; |
2163 | ||
23c0fcc6 WYG |
2164 | hw->flags |= IEEE80211_HW_SUPPORTS_PS | |
2165 | IEEE80211_HW_SUPPORTS_DYNAMIC_PS; | |
f0b6e2e8 | 2166 | |
88950758 | 2167 | if (priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE) |
ba37a3d0 JB |
2168 | hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS | |
2169 | IEEE80211_HW_SUPPORTS_STATIC_SMPS; | |
2170 | ||
3997ff39 JB |
2171 | if (capa->flags & IWL_UCODE_TLV_FLAGS_MFP) |
2172 | hw->flags |= IEEE80211_HW_MFP_CAPABLE; | |
2173 | ||
8d9698b3 | 2174 | hw->sta_data_size = sizeof(struct iwl_station_priv); |
fd1af15d JB |
2175 | hw->vif_data_size = sizeof(struct iwl_vif_priv); |
2176 | ||
d0fe478c JB |
2177 | for_each_context(priv, ctx) { |
2178 | hw->wiphy->interface_modes |= ctx->interface_modes; | |
2179 | hw->wiphy->interface_modes |= ctx->exclusive_interface_modes; | |
2180 | } | |
f0b6e2e8 | 2181 | |
0fd09502 JB |
2182 | BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2); |
2183 | ||
f35490f9 | 2184 | if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_P2P_CLIENT)) { |
0fd09502 JB |
2185 | hw->wiphy->iface_combinations = iwlagn_iface_combinations_p2p; |
2186 | hw->wiphy->n_iface_combinations = | |
2187 | ARRAY_SIZE(iwlagn_iface_combinations_p2p); | |
f35490f9 | 2188 | } else if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_AP)) { |
0fd09502 JB |
2189 | hw->wiphy->iface_combinations = iwlagn_iface_combinations_dualmode; |
2190 | hw->wiphy->n_iface_combinations = | |
2191 | ARRAY_SIZE(iwlagn_iface_combinations_dualmode); | |
2192 | } | |
2193 | ||
9b9190d9 JB |
2194 | hw->wiphy->max_remain_on_channel_duration = 1000; |
2195 | ||
f6c8f152 | 2196 | hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY | |
274102a8 JB |
2197 | WIPHY_FLAG_DISABLE_BEACON_HINTS | |
2198 | WIPHY_FLAG_IBSS_RSN; | |
f0b6e2e8 | 2199 | |
c8ac61cf JB |
2200 | if (priv->ucode_wowlan.code.len && device_can_wakeup(priv->bus->dev)) { |
2201 | hw->wiphy->wowlan.flags = WIPHY_WOWLAN_MAGIC_PKT | | |
2202 | WIPHY_WOWLAN_DISCONNECT | | |
2203 | WIPHY_WOWLAN_EAP_IDENTITY_REQ | | |
2204 | WIPHY_WOWLAN_RFKILL_RELEASE; | |
2205 | if (!iwlagn_mod_params.sw_crypto) | |
2206 | hw->wiphy->wowlan.flags |= | |
2207 | WIPHY_WOWLAN_SUPPORTS_GTK_REKEY | | |
2208 | WIPHY_WOWLAN_GTK_REKEY_FAILURE; | |
2209 | ||
2210 | hw->wiphy->wowlan.n_patterns = IWLAGN_WOWLAN_MAX_PATTERNS; | |
2211 | hw->wiphy->wowlan.pattern_min_len = | |
2212 | IWLAGN_WOWLAN_MIN_PATTERN_LEN; | |
2213 | hw->wiphy->wowlan.pattern_max_len = | |
2214 | IWLAGN_WOWLAN_MAX_PATTERN_LEN; | |
2215 | } | |
2216 | ||
0172b029 WYG |
2217 | if (iwlagn_mod_params.power_save) |
2218 | hw->wiphy->flags |= WIPHY_FLAG_PS_ON_BY_DEFAULT; | |
2219 | else | |
2220 | hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT; | |
f0b6e2e8 | 2221 | |
1382c71c | 2222 | hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX; |
f0b6e2e8 | 2223 | /* we create the 802.11 header and a zero-length SSID element */ |
dd7a2509 | 2224 | hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2; |
f0b6e2e8 RC |
2225 | |
2226 | /* Default value; 4 EDCA QOS priorities */ | |
2227 | hw->queues = 4; | |
2228 | ||
2229 | hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL; | |
2230 | ||
2231 | if (priv->bands[IEEE80211_BAND_2GHZ].n_channels) | |
2232 | priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] = | |
2233 | &priv->bands[IEEE80211_BAND_2GHZ]; | |
2234 | if (priv->bands[IEEE80211_BAND_5GHZ].n_channels) | |
2235 | priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] = | |
2236 | &priv->bands[IEEE80211_BAND_5GHZ]; | |
2237 | ||
5ed540ae WYG |
2238 | iwl_leds_init(priv); |
2239 | ||
f0b6e2e8 RC |
2240 | ret = ieee80211_register_hw(priv->hw); |
2241 | if (ret) { | |
2242 | IWL_ERR(priv, "Failed to register hw (error %d)\n", ret); | |
2243 | return ret; | |
2244 | } | |
2245 | priv->mac80211_registered = 1; | |
2246 | ||
2247 | return 0; | |
2248 | } | |
2249 | ||
2250 | ||
2dedbf58 | 2251 | static int iwlagn_mac_start(struct ieee80211_hw *hw) |
b481de9c | 2252 | { |
c79dd5b5 | 2253 | struct iwl_priv *priv = hw->priv; |
5a66926a | 2254 | int ret; |
b481de9c | 2255 | |
e1623446 | 2256 | IWL_DEBUG_MAC80211(priv, "enter\n"); |
b481de9c ZY |
2257 | |
2258 | /* we should be verifying the device is ready to be opened */ | |
6ac2f839 | 2259 | mutex_lock(&priv->shrd->mutex); |
5b9f8cd3 | 2260 | ret = __iwl_up(priv); |
6ac2f839 | 2261 | mutex_unlock(&priv->shrd->mutex); |
e655b9f0 | 2262 | if (ret) |
6cd0b1cb | 2263 | return ret; |
e655b9f0 | 2264 | |
e1623446 | 2265 | IWL_DEBUG_INFO(priv, "Start UP work done.\n"); |
e655b9f0 | 2266 | |
ca7966c8 | 2267 | /* Now we should be done, and the READY bit should be set. */ |
63013ae3 | 2268 | if (WARN_ON(!test_bit(STATUS_READY, &priv->shrd->status))) |
ca7966c8 | 2269 | ret = -EIO; |
0a078ffa | 2270 | |
5ed540ae | 2271 | iwlagn_led_enable(priv); |
e932a609 | 2272 | |
0a078ffa | 2273 | priv->is_open = 1; |
e1623446 | 2274 | IWL_DEBUG_MAC80211(priv, "leave\n"); |
b481de9c ZY |
2275 | return 0; |
2276 | } | |
2277 | ||
2dedbf58 | 2278 | static void iwlagn_mac_stop(struct ieee80211_hw *hw) |
b481de9c | 2279 | { |
c79dd5b5 | 2280 | struct iwl_priv *priv = hw->priv; |
b481de9c | 2281 | |
e1623446 | 2282 | IWL_DEBUG_MAC80211(priv, "enter\n"); |
948c171c | 2283 | |
19cc1087 | 2284 | if (!priv->is_open) |
e655b9f0 | 2285 | return; |
e655b9f0 | 2286 | |
b481de9c | 2287 | priv->is_open = 0; |
5a66926a | 2288 | |
5b9f8cd3 | 2289 | iwl_down(priv); |
5a66926a | 2290 | |
74e28e44 | 2291 | flush_workqueue(priv->shrd->workqueue); |
6cd0b1cb | 2292 | |
554d1d02 SG |
2293 | /* User space software may expect getting rfkill changes |
2294 | * even if interface is down */ | |
6cd0b1cb | 2295 | iwl_write32(priv, CSR_INT, 0xFFFFFFFF); |
554d1d02 | 2296 | iwl_enable_rfkill_int(priv); |
948c171c | 2297 | |
e1623446 | 2298 | IWL_DEBUG_MAC80211(priv, "leave\n"); |
b481de9c ZY |
2299 | } |
2300 | ||
26293133 | 2301 | #ifdef CONFIG_PM |
c8ac61cf JB |
2302 | static int iwlagn_send_patterns(struct iwl_priv *priv, |
2303 | struct cfg80211_wowlan *wowlan) | |
2304 | { | |
2305 | struct iwlagn_wowlan_patterns_cmd *pattern_cmd; | |
2306 | struct iwl_host_cmd cmd = { | |
2307 | .id = REPLY_WOWLAN_PATTERNS, | |
2308 | .dataflags[0] = IWL_HCMD_DFL_NOCOPY, | |
2309 | .flags = CMD_SYNC, | |
2310 | }; | |
2311 | int i, err; | |
2312 | ||
2313 | if (!wowlan->n_patterns) | |
2314 | return 0; | |
2315 | ||
2316 | cmd.len[0] = sizeof(*pattern_cmd) + | |
2317 | wowlan->n_patterns * sizeof(struct iwlagn_wowlan_pattern); | |
2318 | ||
2319 | pattern_cmd = kmalloc(cmd.len[0], GFP_KERNEL); | |
2320 | if (!pattern_cmd) | |
2321 | return -ENOMEM; | |
2322 | ||
2323 | pattern_cmd->n_patterns = cpu_to_le32(wowlan->n_patterns); | |
2324 | ||
2325 | for (i = 0; i < wowlan->n_patterns; i++) { | |
2326 | int mask_len = DIV_ROUND_UP(wowlan->patterns[i].pattern_len, 8); | |
2327 | ||
2328 | memcpy(&pattern_cmd->patterns[i].mask, | |
2329 | wowlan->patterns[i].mask, mask_len); | |
2330 | memcpy(&pattern_cmd->patterns[i].pattern, | |
2331 | wowlan->patterns[i].pattern, | |
2332 | wowlan->patterns[i].pattern_len); | |
2333 | pattern_cmd->patterns[i].mask_size = mask_len; | |
2334 | pattern_cmd->patterns[i].pattern_size = | |
2335 | wowlan->patterns[i].pattern_len; | |
2336 | } | |
2337 | ||
2338 | cmd.data[0] = pattern_cmd; | |
e6bb4c9c | 2339 | err = iwl_trans_send_cmd(trans(priv), &cmd); |
c8ac61cf JB |
2340 | kfree(pattern_cmd); |
2341 | return err; | |
2342 | } | |
26293133 | 2343 | #endif |
c8ac61cf JB |
2344 | |
2345 | static void iwlagn_mac_set_rekey_data(struct ieee80211_hw *hw, | |
2346 | struct ieee80211_vif *vif, | |
2347 | struct cfg80211_gtk_rekey_data *data) | |
2348 | { | |
2349 | struct iwl_priv *priv = hw->priv; | |
2350 | ||
2351 | if (iwlagn_mod_params.sw_crypto) | |
2352 | return; | |
2353 | ||
6ac2f839 | 2354 | mutex_lock(&priv->shrd->mutex); |
c8ac61cf JB |
2355 | |
2356 | if (priv->contexts[IWL_RXON_CTX_BSS].vif != vif) | |
2357 | goto out; | |
2358 | ||
2359 | memcpy(priv->kek, data->kek, NL80211_KEK_LEN); | |
2360 | memcpy(priv->kck, data->kck, NL80211_KCK_LEN); | |
2361 | priv->replay_ctr = cpu_to_le64(be64_to_cpup((__be64 *)&data->replay_ctr)); | |
2362 | priv->have_rekey_data = true; | |
2363 | ||
2364 | out: | |
6ac2f839 | 2365 | mutex_unlock(&priv->shrd->mutex); |
c8ac61cf JB |
2366 | } |
2367 | ||
2368 | struct wowlan_key_data { | |
2369 | struct iwl_rxon_context *ctx; | |
2370 | struct iwlagn_wowlan_rsc_tsc_params_cmd *rsc_tsc; | |
2371 | struct iwlagn_wowlan_tkip_params_cmd *tkip; | |
2372 | const u8 *bssid; | |
2373 | bool error, use_rsc_tsc, use_tkip; | |
2374 | }; | |
2375 | ||
26293133 | 2376 | #ifdef CONFIG_PM |
c8ac61cf JB |
2377 | static void iwlagn_convert_p1k(u16 *p1k, __le16 *out) |
2378 | { | |
2379 | int i; | |
2380 | ||
2381 | for (i = 0; i < IWLAGN_P1K_SIZE; i++) | |
2382 | out[i] = cpu_to_le16(p1k[i]); | |
2383 | } | |
2384 | ||
2385 | static void iwlagn_wowlan_program_keys(struct ieee80211_hw *hw, | |
2386 | struct ieee80211_vif *vif, | |
2387 | struct ieee80211_sta *sta, | |
2388 | struct ieee80211_key_conf *key, | |
2389 | void *_data) | |
2390 | { | |
2391 | struct iwl_priv *priv = hw->priv; | |
2392 | struct wowlan_key_data *data = _data; | |
2393 | struct iwl_rxon_context *ctx = data->ctx; | |
2394 | struct aes_sc *aes_sc, *aes_tx_sc = NULL; | |
2395 | struct tkip_sc *tkip_sc, *tkip_tx_sc = NULL; | |
2396 | struct iwlagn_p1k_cache *rx_p1ks; | |
2397 | u8 *rx_mic_key; | |
2398 | struct ieee80211_key_seq seq; | |
2399 | u32 cur_rx_iv32 = 0; | |
2400 | u16 p1k[IWLAGN_P1K_SIZE]; | |
2401 | int ret, i; | |
2402 | ||
6ac2f839 | 2403 | mutex_lock(&priv->shrd->mutex); |
c8ac61cf JB |
2404 | |
2405 | if ((key->cipher == WLAN_CIPHER_SUITE_WEP40 || | |
2406 | key->cipher == WLAN_CIPHER_SUITE_WEP104) && | |
2407 | !sta && !ctx->key_mapping_keys) | |
2408 | ret = iwl_set_default_wep_key(priv, ctx, key); | |
2409 | else | |
2410 | ret = iwl_set_dynamic_key(priv, ctx, key, sta); | |
2411 | ||
2412 | if (ret) { | |
2413 | IWL_ERR(priv, "Error setting key during suspend!\n"); | |
2414 | data->error = true; | |
2415 | } | |
2416 | ||
2417 | switch (key->cipher) { | |
2418 | case WLAN_CIPHER_SUITE_TKIP: | |
2419 | if (sta) { | |
2420 | tkip_sc = data->rsc_tsc->all_tsc_rsc.tkip.unicast_rsc; | |
2421 | tkip_tx_sc = &data->rsc_tsc->all_tsc_rsc.tkip.tsc; | |
2422 | ||
2423 | rx_p1ks = data->tkip->rx_uni; | |
2424 | ||
2425 | ieee80211_get_key_tx_seq(key, &seq); | |
2426 | tkip_tx_sc->iv16 = cpu_to_le16(seq.tkip.iv16); | |
2427 | tkip_tx_sc->iv32 = cpu_to_le32(seq.tkip.iv32); | |
2428 | ||
2429 | ieee80211_get_tkip_p1k_iv(key, seq.tkip.iv32, p1k); | |
2430 | iwlagn_convert_p1k(p1k, data->tkip->tx.p1k); | |
2431 | ||
2432 | memcpy(data->tkip->mic_keys.tx, | |
2433 | &key->key[NL80211_TKIP_DATA_OFFSET_TX_MIC_KEY], | |
2434 | IWLAGN_MIC_KEY_SIZE); | |
2435 | ||
2436 | rx_mic_key = data->tkip->mic_keys.rx_unicast; | |
2437 | } else { | |
2438 | tkip_sc = data->rsc_tsc->all_tsc_rsc.tkip.multicast_rsc; | |
2439 | rx_p1ks = data->tkip->rx_multi; | |
2440 | rx_mic_key = data->tkip->mic_keys.rx_mcast; | |
2441 | } | |
2442 | ||
2443 | /* | |
2444 | * For non-QoS this relies on the fact that both the uCode and | |
2445 | * mac80211 use TID 0 (as they need to to avoid replay attacks) | |
2446 | * for checking the IV in the frames. | |
2447 | */ | |
2448 | for (i = 0; i < IWLAGN_NUM_RSC; i++) { | |
2449 | ieee80211_get_key_rx_seq(key, i, &seq); | |
2450 | tkip_sc[i].iv16 = cpu_to_le16(seq.tkip.iv16); | |
2451 | tkip_sc[i].iv32 = cpu_to_le32(seq.tkip.iv32); | |
2452 | /* wrapping isn't allowed, AP must rekey */ | |
2453 | if (seq.tkip.iv32 > cur_rx_iv32) | |
2454 | cur_rx_iv32 = seq.tkip.iv32; | |
2455 | } | |
2456 | ||
2457 | ieee80211_get_tkip_rx_p1k(key, data->bssid, cur_rx_iv32, p1k); | |
2458 | iwlagn_convert_p1k(p1k, rx_p1ks[0].p1k); | |
2459 | ieee80211_get_tkip_rx_p1k(key, data->bssid, | |
2460 | cur_rx_iv32 + 1, p1k); | |
2461 | iwlagn_convert_p1k(p1k, rx_p1ks[1].p1k); | |
2462 | ||
2463 | memcpy(rx_mic_key, | |
2464 | &key->key[NL80211_TKIP_DATA_OFFSET_RX_MIC_KEY], | |
2465 | IWLAGN_MIC_KEY_SIZE); | |
2466 | ||
2467 | data->use_tkip = true; | |
2468 | data->use_rsc_tsc = true; | |
2469 | break; | |
2470 | case WLAN_CIPHER_SUITE_CCMP: | |
2471 | if (sta) { | |
2472 | u8 *pn = seq.ccmp.pn; | |
2473 | ||
2474 | aes_sc = data->rsc_tsc->all_tsc_rsc.aes.unicast_rsc; | |
2475 | aes_tx_sc = &data->rsc_tsc->all_tsc_rsc.aes.tsc; | |
2476 | ||
2477 | ieee80211_get_key_tx_seq(key, &seq); | |
2478 | aes_tx_sc->pn = cpu_to_le64( | |
2479 | (u64)pn[5] | | |
2480 | ((u64)pn[4] << 8) | | |
2481 | ((u64)pn[3] << 16) | | |
2482 | ((u64)pn[2] << 24) | | |
2483 | ((u64)pn[1] << 32) | | |
2484 | ((u64)pn[0] << 40)); | |
2485 | } else | |
2486 | aes_sc = data->rsc_tsc->all_tsc_rsc.aes.multicast_rsc; | |
2487 | ||
2488 | /* | |
2489 | * For non-QoS this relies on the fact that both the uCode and | |
2490 | * mac80211 use TID 0 for checking the IV in the frames. | |
2491 | */ | |
2492 | for (i = 0; i < IWLAGN_NUM_RSC; i++) { | |
2493 | u8 *pn = seq.ccmp.pn; | |
2494 | ||
2495 | ieee80211_get_key_rx_seq(key, i, &seq); | |
2496 | aes_sc->pn = cpu_to_le64( | |
2497 | (u64)pn[5] | | |
2498 | ((u64)pn[4] << 8) | | |
2499 | ((u64)pn[3] << 16) | | |
2500 | ((u64)pn[2] << 24) | | |
2501 | ((u64)pn[1] << 32) | | |
2502 | ((u64)pn[0] << 40)); | |
2503 | } | |
2504 | data->use_rsc_tsc = true; | |
2505 | break; | |
2506 | } | |
2507 | ||
6ac2f839 | 2508 | mutex_unlock(&priv->shrd->mutex); |
c8ac61cf JB |
2509 | } |
2510 | ||
2511 | static int iwlagn_mac_suspend(struct ieee80211_hw *hw, | |
2512 | struct cfg80211_wowlan *wowlan) | |
2513 | { | |
2514 | struct iwl_priv *priv = hw->priv; | |
2515 | struct iwlagn_wowlan_wakeup_filter_cmd wakeup_filter_cmd; | |
2516 | struct iwl_rxon_cmd rxon; | |
2517 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS]; | |
2518 | struct iwlagn_wowlan_kek_kck_material_cmd kek_kck_cmd; | |
2519 | struct iwlagn_wowlan_tkip_params_cmd tkip_cmd = {}; | |
2520 | struct wowlan_key_data key_data = { | |
2521 | .ctx = ctx, | |
2522 | .bssid = ctx->active.bssid_addr, | |
2523 | .use_rsc_tsc = false, | |
2524 | .tkip = &tkip_cmd, | |
2525 | .use_tkip = false, | |
2526 | }; | |
2527 | int ret, i; | |
2528 | u16 seq; | |
2529 | ||
2530 | if (WARN_ON(!wowlan)) | |
2531 | return -EINVAL; | |
2532 | ||
6ac2f839 | 2533 | mutex_lock(&priv->shrd->mutex); |
c8ac61cf JB |
2534 | |
2535 | /* Don't attempt WoWLAN when not associated, tear down instead. */ | |
2536 | if (!ctx->vif || ctx->vif->type != NL80211_IFTYPE_STATION || | |
2537 | !iwl_is_associated_ctx(ctx)) { | |
2538 | ret = 1; | |
2539 | goto out; | |
2540 | } | |
2541 | ||
2542 | key_data.rsc_tsc = kzalloc(sizeof(*key_data.rsc_tsc), GFP_KERNEL); | |
2543 | if (!key_data.rsc_tsc) { | |
2544 | ret = -ENOMEM; | |
2545 | goto out; | |
2546 | } | |
2547 | ||
2548 | memset(&wakeup_filter_cmd, 0, sizeof(wakeup_filter_cmd)); | |
2549 | ||
2550 | /* | |
2551 | * We know the last used seqno, and the uCode expects to know that | |
2552 | * one, it will increment before TX. | |
2553 | */ | |
2554 | seq = le16_to_cpu(priv->last_seq_ctl) & IEEE80211_SCTL_SEQ; | |
2555 | wakeup_filter_cmd.non_qos_seq = cpu_to_le16(seq); | |
2556 | ||
2557 | /* | |
2558 | * For QoS counters, we store the one to use next, so subtract 0x10 | |
2559 | * since the uCode will add 0x10 before using the value. | |
2560 | */ | |
2561 | for (i = 0; i < 8; i++) { | |
2562 | seq = priv->stations[IWL_AP_ID].tid[i].seq_number; | |
2563 | seq -= 0x10; | |
2564 | wakeup_filter_cmd.qos_seq[i] = cpu_to_le16(seq); | |
2565 | } | |
2566 | ||
2567 | if (wowlan->disconnect) | |
2568 | wakeup_filter_cmd.enabled |= | |
2569 | cpu_to_le32(IWLAGN_WOWLAN_WAKEUP_BEACON_MISS | | |
2570 | IWLAGN_WOWLAN_WAKEUP_LINK_CHANGE); | |
2571 | if (wowlan->magic_pkt) | |
2572 | wakeup_filter_cmd.enabled |= | |
2573 | cpu_to_le32(IWLAGN_WOWLAN_WAKEUP_MAGIC_PACKET); | |
2574 | if (wowlan->gtk_rekey_failure) | |
2575 | wakeup_filter_cmd.enabled |= | |
2576 | cpu_to_le32(IWLAGN_WOWLAN_WAKEUP_GTK_REKEY_FAIL); | |
2577 | if (wowlan->eap_identity_req) | |
2578 | wakeup_filter_cmd.enabled |= | |
2579 | cpu_to_le32(IWLAGN_WOWLAN_WAKEUP_EAP_IDENT_REQ); | |
2580 | if (wowlan->four_way_handshake) | |
2581 | wakeup_filter_cmd.enabled |= | |
2582 | cpu_to_le32(IWLAGN_WOWLAN_WAKEUP_4WAY_HANDSHAKE); | |
2583 | if (wowlan->rfkill_release) | |
2584 | wakeup_filter_cmd.enabled |= | |
2585 | cpu_to_le32(IWLAGN_WOWLAN_WAKEUP_RFKILL); | |
2586 | if (wowlan->n_patterns) | |
2587 | wakeup_filter_cmd.enabled |= | |
2588 | cpu_to_le32(IWLAGN_WOWLAN_WAKEUP_PATTERN_MATCH); | |
2589 | ||
2590 | iwl_scan_cancel_timeout(priv, 200); | |
2591 | ||
2592 | memcpy(&rxon, &ctx->active, sizeof(rxon)); | |
2593 | ||
e6bb4c9c | 2594 | iwl_trans_stop_device(trans(priv)); |
c8ac61cf JB |
2595 | |
2596 | priv->wowlan = true; | |
2597 | ||
2598 | ret = iwlagn_load_ucode_wait_alive(priv, &priv->ucode_wowlan, | |
2599 | IWL_UCODE_WOWLAN); | |
2600 | if (ret) | |
2601 | goto error; | |
2602 | ||
2603 | /* now configure WoWLAN ucode */ | |
2604 | ret = iwl_alive_start(priv); | |
2605 | if (ret) | |
2606 | goto error; | |
2607 | ||
2608 | memcpy(&ctx->staging, &rxon, sizeof(rxon)); | |
2609 | ret = iwlagn_commit_rxon(priv, ctx); | |
2610 | if (ret) | |
2611 | goto error; | |
2612 | ||
2613 | ret = iwl_power_update_mode(priv, true); | |
2614 | if (ret) | |
2615 | goto error; | |
2616 | ||
2617 | if (!iwlagn_mod_params.sw_crypto) { | |
2618 | /* mark all keys clear */ | |
2619 | priv->ucode_key_table = 0; | |
2620 | ctx->key_mapping_keys = 0; | |
2621 | ||
2622 | /* | |
2623 | * This needs to be unlocked due to lock ordering | |
2624 | * constraints. Since we're in the suspend path | |
2625 | * that isn't really a problem though. | |
2626 | */ | |
6ac2f839 | 2627 | mutex_unlock(&priv->shrd->mutex); |
c8ac61cf JB |
2628 | ieee80211_iter_keys(priv->hw, ctx->vif, |
2629 | iwlagn_wowlan_program_keys, | |
2630 | &key_data); | |
6ac2f839 | 2631 | mutex_lock(&priv->shrd->mutex); |
c8ac61cf JB |
2632 | if (key_data.error) { |
2633 | ret = -EIO; | |
2634 | goto error; | |
2635 | } | |
2636 | ||
2637 | if (key_data.use_rsc_tsc) { | |
2638 | struct iwl_host_cmd rsc_tsc_cmd = { | |
2639 | .id = REPLY_WOWLAN_TSC_RSC_PARAMS, | |
2640 | .flags = CMD_SYNC, | |
2641 | .data[0] = key_data.rsc_tsc, | |
2642 | .dataflags[0] = IWL_HCMD_DFL_NOCOPY, | |
2643 | .len[0] = sizeof(*key_data.rsc_tsc), | |
2644 | }; | |
2645 | ||
e6bb4c9c | 2646 | ret = iwl_trans_send_cmd(trans(priv), &rsc_tsc_cmd); |
c8ac61cf JB |
2647 | if (ret) |
2648 | goto error; | |
2649 | } | |
2650 | ||
2651 | if (key_data.use_tkip) { | |
e6bb4c9c | 2652 | ret = iwl_trans_send_cmd_pdu(trans(priv), |
c8ac61cf JB |
2653 | REPLY_WOWLAN_TKIP_PARAMS, |
2654 | CMD_SYNC, sizeof(tkip_cmd), | |
2655 | &tkip_cmd); | |
2656 | if (ret) | |
2657 | goto error; | |
2658 | } | |
2659 | ||
2660 | if (priv->have_rekey_data) { | |
2661 | memset(&kek_kck_cmd, 0, sizeof(kek_kck_cmd)); | |
2662 | memcpy(kek_kck_cmd.kck, priv->kck, NL80211_KCK_LEN); | |
2663 | kek_kck_cmd.kck_len = cpu_to_le16(NL80211_KCK_LEN); | |
2664 | memcpy(kek_kck_cmd.kek, priv->kek, NL80211_KEK_LEN); | |
2665 | kek_kck_cmd.kek_len = cpu_to_le16(NL80211_KEK_LEN); | |
2666 | kek_kck_cmd.replay_ctr = priv->replay_ctr; | |
2667 | ||
e6bb4c9c | 2668 | ret = iwl_trans_send_cmd_pdu(trans(priv), |
c8ac61cf JB |
2669 | REPLY_WOWLAN_KEK_KCK_MATERIAL, |
2670 | CMD_SYNC, sizeof(kek_kck_cmd), | |
2671 | &kek_kck_cmd); | |
2672 | if (ret) | |
2673 | goto error; | |
2674 | } | |
2675 | } | |
2676 | ||
e6bb4c9c | 2677 | ret = iwl_trans_send_cmd_pdu(trans(priv), REPLY_WOWLAN_WAKEUP_FILTER, |
c8ac61cf JB |
2678 | CMD_SYNC, sizeof(wakeup_filter_cmd), |
2679 | &wakeup_filter_cmd); | |
2680 | if (ret) | |
2681 | goto error; | |
2682 | ||
2683 | ret = iwlagn_send_patterns(priv, wowlan); | |
2684 | if (ret) | |
2685 | goto error; | |
2686 | ||
2687 | device_set_wakeup_enable(priv->bus->dev, true); | |
2688 | ||
2689 | /* Now let the ucode operate on its own */ | |
2690 | iwl_write32(priv, CSR_UCODE_DRV_GP1_SET, | |
2691 | CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE); | |
2692 | ||
2693 | goto out; | |
2694 | ||
2695 | error: | |
2696 | priv->wowlan = false; | |
2697 | iwlagn_prepare_restart(priv); | |
2698 | ieee80211_restart_hw(priv->hw); | |
2699 | out: | |
6ac2f839 | 2700 | mutex_unlock(&priv->shrd->mutex); |
c8ac61cf JB |
2701 | kfree(key_data.rsc_tsc); |
2702 | return ret; | |
2703 | } | |
2704 | ||
2705 | static int iwlagn_mac_resume(struct ieee80211_hw *hw) | |
2706 | { | |
2707 | struct iwl_priv *priv = hw->priv; | |
2708 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS]; | |
2709 | struct ieee80211_vif *vif; | |
2710 | unsigned long flags; | |
2711 | u32 base, status = 0xffffffff; | |
2712 | int ret = -EIO; | |
2713 | ||
6ac2f839 | 2714 | mutex_lock(&priv->shrd->mutex); |
c8ac61cf JB |
2715 | |
2716 | iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, | |
2717 | CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE); | |
2718 | ||
2719 | base = priv->device_pointers.error_event_table; | |
2720 | if (iwlagn_hw_valid_rtc_data_addr(base)) { | |
2721 | spin_lock_irqsave(&priv->reg_lock, flags); | |
2722 | ret = iwl_grab_nic_access_silent(priv); | |
2723 | if (ret == 0) { | |
2724 | iwl_write32(priv, HBUS_TARG_MEM_RADDR, base); | |
2725 | status = iwl_read32(priv, HBUS_TARG_MEM_RDAT); | |
2726 | iwl_release_nic_access(priv); | |
2727 | } | |
2728 | spin_unlock_irqrestore(&priv->reg_lock, flags); | |
2729 | ||
2730 | #ifdef CONFIG_IWLWIFI_DEBUGFS | |
2731 | if (ret == 0) { | |
2732 | if (!priv->wowlan_sram) | |
2733 | priv->wowlan_sram = | |
2734 | kzalloc(priv->ucode_wowlan.data.len, | |
2735 | GFP_KERNEL); | |
2736 | ||
2737 | if (priv->wowlan_sram) | |
2738 | _iwl_read_targ_mem_words( | |
2739 | priv, 0x800000, priv->wowlan_sram, | |
2740 | priv->ucode_wowlan.data.len / 4); | |
2741 | } | |
2742 | #endif | |
2743 | } | |
2744 | ||
2745 | /* we'll clear ctx->vif during iwlagn_prepare_restart() */ | |
2746 | vif = ctx->vif; | |
2747 | ||
2748 | priv->wowlan = false; | |
2749 | ||
2750 | device_set_wakeup_enable(priv->bus->dev, false); | |
2751 | ||
2752 | iwlagn_prepare_restart(priv); | |
2753 | ||
2754 | memset((void *)&ctx->active, 0, sizeof(ctx->active)); | |
2755 | iwl_connection_init_rx_config(priv, ctx); | |
2756 | iwlagn_set_rxon_chain(priv, ctx); | |
2757 | ||
6ac2f839 | 2758 | mutex_unlock(&priv->shrd->mutex); |
c8ac61cf JB |
2759 | |
2760 | ieee80211_resume_disconnect(vif); | |
2761 | ||
2762 | return 1; | |
2763 | } | |
26293133 | 2764 | #endif |
c8ac61cf | 2765 | |
2dedbf58 | 2766 | static void iwlagn_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb) |
b481de9c | 2767 | { |
c79dd5b5 | 2768 | struct iwl_priv *priv = hw->priv; |
b481de9c | 2769 | |
e1623446 | 2770 | IWL_DEBUG_MACDUMP(priv, "enter\n"); |
b481de9c | 2771 | |
e1623446 | 2772 | IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len, |
e039fa4a | 2773 | ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate); |
b481de9c | 2774 | |
74bcdb33 | 2775 | if (iwlagn_tx_skb(priv, skb)) |
b481de9c ZY |
2776 | dev_kfree_skb_any(skb); |
2777 | ||
e1623446 | 2778 | IWL_DEBUG_MACDUMP(priv, "leave\n"); |
b481de9c ZY |
2779 | } |
2780 | ||
2dedbf58 JB |
2781 | static void iwlagn_mac_update_tkip_key(struct ieee80211_hw *hw, |
2782 | struct ieee80211_vif *vif, | |
2783 | struct ieee80211_key_conf *keyconf, | |
2784 | struct ieee80211_sta *sta, | |
2785 | u32 iv32, u16 *phase1key) | |
ab885f8c | 2786 | { |
9f58671e | 2787 | struct iwl_priv *priv = hw->priv; |
ab885f8c | 2788 | |
5a3d9882 | 2789 | iwl_update_tkip_key(priv, vif, keyconf, sta, iv32, phase1key); |
ab885f8c EG |
2790 | } |
2791 | ||
2dedbf58 JB |
2792 | static int iwlagn_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd, |
2793 | struct ieee80211_vif *vif, | |
2794 | struct ieee80211_sta *sta, | |
2795 | struct ieee80211_key_conf *key) | |
b481de9c | 2796 | { |
c79dd5b5 | 2797 | struct iwl_priv *priv = hw->priv; |
a194e324 | 2798 | struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv; |
c10afb6e | 2799 | struct iwl_rxon_context *ctx = vif_priv->ctx; |
42986796 | 2800 | int ret; |
42986796 | 2801 | bool is_default_wep_key = false; |
b481de9c | 2802 | |
e1623446 | 2803 | IWL_DEBUG_MAC80211(priv, "enter\n"); |
b481de9c | 2804 | |
9d143e9a | 2805 | if (iwlagn_mod_params.sw_crypto) { |
e1623446 | 2806 | IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n"); |
b481de9c ZY |
2807 | return -EOPNOTSUPP; |
2808 | } | |
b481de9c | 2809 | |
274102a8 | 2810 | /* |
5a3d9882 JB |
2811 | * We could program these keys into the hardware as well, but we |
2812 | * don't expect much multicast traffic in IBSS and having keys | |
2813 | * for more stations is probably more useful. | |
2814 | * | |
2815 | * Mark key TX-only and return 0. | |
274102a8 JB |
2816 | */ |
2817 | if (vif->type == NL80211_IFTYPE_ADHOC && | |
5a3d9882 JB |
2818 | !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) { |
2819 | key->hw_key_idx = WEP_INVALID_OFFSET; | |
2820 | return 0; | |
2821 | } | |
274102a8 | 2822 | |
5a3d9882 JB |
2823 | /* If they key was TX-only, accept deletion */ |
2824 | if (cmd == DISABLE_KEY && key->hw_key_idx == WEP_INVALID_OFFSET) | |
2825 | return 0; | |
b481de9c | 2826 | |
6ac2f839 | 2827 | mutex_lock(&priv->shrd->mutex); |
2a421b91 | 2828 | iwl_scan_cancel_timeout(priv, 100); |
6974e363 | 2829 | |
5a3d9882 JB |
2830 | BUILD_BUG_ON(WEP_INVALID_OFFSET == IWLAGN_HW_KEY_DEFAULT); |
2831 | ||
a90178fa JB |
2832 | /* |
2833 | * If we are getting WEP group key and we didn't receive any key mapping | |
6974e363 EG |
2834 | * so far, we are in legacy wep mode (group key only), otherwise we are |
2835 | * in 1X mode. | |
a90178fa JB |
2836 | * In legacy wep mode, we use another host command to the uCode. |
2837 | */ | |
97359d12 | 2838 | if ((key->cipher == WLAN_CIPHER_SUITE_WEP40 || |
5a3d9882 | 2839 | key->cipher == WLAN_CIPHER_SUITE_WEP104) && !sta) { |
6974e363 | 2840 | if (cmd == SET_KEY) |
c10afb6e | 2841 | is_default_wep_key = !ctx->key_mapping_keys; |
6974e363 | 2842 | else |
ccc038ab | 2843 | is_default_wep_key = |
5a3d9882 | 2844 | key->hw_key_idx == IWLAGN_HW_KEY_DEFAULT; |
6974e363 | 2845 | } |
052c4b9f | 2846 | |
5a3d9882 | 2847 | |
b481de9c | 2848 | switch (cmd) { |
deb09c43 | 2849 | case SET_KEY: |
5a3d9882 | 2850 | if (is_default_wep_key) { |
2995bafa | 2851 | ret = iwl_set_default_wep_key(priv, vif_priv->ctx, key); |
5a3d9882 JB |
2852 | break; |
2853 | } | |
2854 | ret = iwl_set_dynamic_key(priv, vif_priv->ctx, key, sta); | |
2855 | if (ret) { | |
2856 | /* | |
2857 | * can't add key for RX, but we don't need it | |
2858 | * in the device for TX so still return 0 | |
2859 | */ | |
2860 | ret = 0; | |
2861 | key->hw_key_idx = WEP_INVALID_OFFSET; | |
2862 | } | |
deb09c43 | 2863 | |
e1623446 | 2864 | IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n"); |
b481de9c ZY |
2865 | break; |
2866 | case DISABLE_KEY: | |
6974e363 | 2867 | if (is_default_wep_key) |
c10afb6e | 2868 | ret = iwl_remove_default_wep_key(priv, ctx, key); |
deb09c43 | 2869 | else |
5a3d9882 | 2870 | ret = iwl_remove_dynamic_key(priv, ctx, key, sta); |
deb09c43 | 2871 | |
e1623446 | 2872 | IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n"); |
b481de9c ZY |
2873 | break; |
2874 | default: | |
deb09c43 | 2875 | ret = -EINVAL; |
b481de9c ZY |
2876 | } |
2877 | ||
6ac2f839 | 2878 | mutex_unlock(&priv->shrd->mutex); |
e1623446 | 2879 | IWL_DEBUG_MAC80211(priv, "leave\n"); |
b481de9c | 2880 | |
deb09c43 | 2881 | return ret; |
b481de9c ZY |
2882 | } |
2883 | ||
2dedbf58 JB |
2884 | static int iwlagn_mac_ampdu_action(struct ieee80211_hw *hw, |
2885 | struct ieee80211_vif *vif, | |
2886 | enum ieee80211_ampdu_mlme_action action, | |
2887 | struct ieee80211_sta *sta, u16 tid, u16 *ssn, | |
2888 | u8 buf_size) | |
d783b061 TW |
2889 | { |
2890 | struct iwl_priv *priv = hw->priv; | |
4620fefa | 2891 | int ret = -EINVAL; |
7b090687 | 2892 | struct iwl_station_priv *sta_priv = (void *) sta->drv_priv; |
d783b061 | 2893 | |
e1623446 | 2894 | IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n", |
e174961c | 2895 | sta->addr, tid); |
d783b061 | 2896 | |
88950758 | 2897 | if (!(priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE)) |
d783b061 TW |
2898 | return -EACCES; |
2899 | ||
6ac2f839 | 2900 | mutex_lock(&priv->shrd->mutex); |
4620fefa | 2901 | |
d783b061 TW |
2902 | switch (action) { |
2903 | case IEEE80211_AMPDU_RX_START: | |
e1623446 | 2904 | IWL_DEBUG_HT(priv, "start Rx\n"); |
4620fefa JB |
2905 | ret = iwl_sta_rx_agg_start(priv, sta, tid, *ssn); |
2906 | break; | |
d783b061 | 2907 | case IEEE80211_AMPDU_RX_STOP: |
e1623446 | 2908 | IWL_DEBUG_HT(priv, "stop Rx\n"); |
619753ff | 2909 | ret = iwl_sta_rx_agg_stop(priv, sta, tid); |
63013ae3 | 2910 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
4620fefa JB |
2911 | ret = 0; |
2912 | break; | |
d783b061 | 2913 | case IEEE80211_AMPDU_TX_START: |
e1623446 | 2914 | IWL_DEBUG_HT(priv, "start Tx\n"); |
619753ff | 2915 | ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn); |
d5a0ffa3 | 2916 | if (ret == 0) { |
898ed67b WYG |
2917 | priv->agg_tids_count++; |
2918 | IWL_DEBUG_HT(priv, "priv->agg_tids_count = %u\n", | |
2919 | priv->agg_tids_count); | |
d5a0ffa3 | 2920 | } |
4620fefa | 2921 | break; |
d783b061 | 2922 | case IEEE80211_AMPDU_TX_STOP: |
e1623446 | 2923 | IWL_DEBUG_HT(priv, "stop Tx\n"); |
619753ff | 2924 | ret = iwlagn_tx_agg_stop(priv, vif, sta, tid); |
898ed67b WYG |
2925 | if ((ret == 0) && (priv->agg_tids_count > 0)) { |
2926 | priv->agg_tids_count--; | |
2927 | IWL_DEBUG_HT(priv, "priv->agg_tids_count = %u\n", | |
2928 | priv->agg_tids_count); | |
d5a0ffa3 | 2929 | } |
63013ae3 | 2930 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) |
4620fefa | 2931 | ret = 0; |
7cb1b088 WYG |
2932 | if (priv->cfg->ht_params && |
2933 | priv->cfg->ht_params->use_rts_for_aggregation) { | |
94597ab2 JB |
2934 | /* |
2935 | * switch off RTS/CTS if it was previously enabled | |
2936 | */ | |
94597ab2 JB |
2937 | sta_priv->lq_sta.lq.general_params.flags &= |
2938 | ~LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK; | |
7e6a5886 JB |
2939 | iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif), |
2940 | &sta_priv->lq_sta.lq, CMD_ASYNC, false); | |
94597ab2 | 2941 | } |
4620fefa | 2942 | break; |
f0527971 | 2943 | case IEEE80211_AMPDU_TX_OPERATIONAL: |
c8823ec1 JB |
2944 | buf_size = min_t(int, buf_size, LINK_QUAL_AGG_FRAME_LIMIT_DEF); |
2945 | ||
e6bb4c9c | 2946 | iwl_trans_txq_agg_setup(trans(priv), iwl_sta_id(sta), tid, |
41c50542 | 2947 | buf_size); |
c8823ec1 | 2948 | |
7b090687 JB |
2949 | /* |
2950 | * If the limit is 0, then it wasn't initialised yet, | |
2951 | * use the default. We can do that since we take the | |
2952 | * minimum below, and we don't want to go above our | |
2953 | * default due to hardware restrictions. | |
2954 | */ | |
2955 | if (sta_priv->max_agg_bufsize == 0) | |
2956 | sta_priv->max_agg_bufsize = | |
2957 | LINK_QUAL_AGG_FRAME_LIMIT_DEF; | |
2958 | ||
2959 | /* | |
2960 | * Even though in theory the peer could have different | |
2961 | * aggregation reorder buffer sizes for different sessions, | |
2962 | * our ucode doesn't allow for that and has a global limit | |
2963 | * for each station. Therefore, use the minimum of all the | |
2964 | * aggregation sessions and our default value. | |
2965 | */ | |
2966 | sta_priv->max_agg_bufsize = | |
2967 | min(sta_priv->max_agg_bufsize, buf_size); | |
2968 | ||
7cb1b088 WYG |
2969 | if (priv->cfg->ht_params && |
2970 | priv->cfg->ht_params->use_rts_for_aggregation) { | |
cfecc6b4 WYG |
2971 | /* |
2972 | * switch to RTS/CTS if it is the prefer protection | |
2973 | * method for HT traffic | |
2974 | */ | |
94597ab2 JB |
2975 | |
2976 | sta_priv->lq_sta.lq.general_params.flags |= | |
2977 | LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK; | |
cfecc6b4 | 2978 | } |
7b090687 JB |
2979 | |
2980 | sta_priv->lq_sta.lq.agg_params.agg_frame_cnt_limit = | |
2981 | sta_priv->max_agg_bufsize; | |
2982 | ||
2983 | iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif), | |
2984 | &sta_priv->lq_sta.lq, CMD_ASYNC, false); | |
5bc9890f WYG |
2985 | |
2986 | IWL_INFO(priv, "Tx aggregation enabled on ra = %pM tid = %d\n", | |
2987 | sta->addr, tid); | |
cfecc6b4 | 2988 | ret = 0; |
d783b061 TW |
2989 | break; |
2990 | } | |
6ac2f839 | 2991 | mutex_unlock(&priv->shrd->mutex); |
4620fefa JB |
2992 | |
2993 | return ret; | |
d783b061 | 2994 | } |
9f58671e | 2995 | |
2dedbf58 JB |
2996 | static int iwlagn_mac_sta_add(struct ieee80211_hw *hw, |
2997 | struct ieee80211_vif *vif, | |
2998 | struct ieee80211_sta *sta) | |
fe6b23dd RC |
2999 | { |
3000 | struct iwl_priv *priv = hw->priv; | |
3001 | struct iwl_station_priv *sta_priv = (void *)sta->drv_priv; | |
a194e324 | 3002 | struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv; |
eafdfbd3 | 3003 | bool is_ap = vif->type == NL80211_IFTYPE_STATION; |
fe6b23dd RC |
3004 | int ret; |
3005 | u8 sta_id; | |
3006 | ||
3007 | IWL_DEBUG_INFO(priv, "received request to add station %pM\n", | |
3008 | sta->addr); | |
6ac2f839 | 3009 | mutex_lock(&priv->shrd->mutex); |
da5ae1cf RC |
3010 | IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n", |
3011 | sta->addr); | |
3012 | sta_priv->common.sta_id = IWL_INVALID_STATION; | |
fe6b23dd RC |
3013 | |
3014 | atomic_set(&sta_priv->pending_frames, 0); | |
3015 | if (vif->type == NL80211_IFTYPE_AP) | |
3016 | sta_priv->client = true; | |
3017 | ||
a194e324 | 3018 | ret = iwl_add_station_common(priv, vif_priv->ctx, sta->addr, |
238d781d | 3019 | is_ap, sta, &sta_id); |
fe6b23dd RC |
3020 | if (ret) { |
3021 | IWL_ERR(priv, "Unable to add station %pM (%d)\n", | |
3022 | sta->addr, ret); | |
3023 | /* Should we return success if return code is EEXIST ? */ | |
6ac2f839 | 3024 | mutex_unlock(&priv->shrd->mutex); |
fe6b23dd RC |
3025 | return ret; |
3026 | } | |
3027 | ||
fd1af15d JB |
3028 | sta_priv->common.sta_id = sta_id; |
3029 | ||
fe6b23dd | 3030 | /* Initialize rate scaling */ |
91dd6c27 | 3031 | IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n", |
fe6b23dd RC |
3032 | sta->addr); |
3033 | iwl_rs_rate_init(priv, sta, sta_id); | |
6ac2f839 | 3034 | mutex_unlock(&priv->shrd->mutex); |
fe6b23dd | 3035 | |
fd1af15d | 3036 | return 0; |
fe6b23dd RC |
3037 | } |
3038 | ||
2dedbf58 JB |
3039 | static void iwlagn_mac_channel_switch(struct ieee80211_hw *hw, |
3040 | struct ieee80211_channel_switch *ch_switch) | |
79d07325 WYG |
3041 | { |
3042 | struct iwl_priv *priv = hw->priv; | |
3043 | const struct iwl_channel_info *ch_info; | |
3044 | struct ieee80211_conf *conf = &hw->conf; | |
aa2dc6b5 | 3045 | struct ieee80211_channel *channel = ch_switch->channel; |
79d07325 | 3046 | struct iwl_ht_config *ht_conf = &priv->current_ht_config; |
246ed355 JB |
3047 | /* |
3048 | * MULTI-FIXME | |
3049 | * When we add support for multiple interfaces, we need to | |
3050 | * revisit this. The channel switch command in the device | |
3051 | * only affects the BSS context, but what does that really | |
3052 | * mean? And what if we get a CSA on the second interface? | |
3053 | * This needs a lot of work. | |
3054 | */ | |
3055 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS]; | |
79d07325 | 3056 | u16 ch; |
79d07325 WYG |
3057 | |
3058 | IWL_DEBUG_MAC80211(priv, "enter\n"); | |
3059 | ||
6ac2f839 | 3060 | mutex_lock(&priv->shrd->mutex); |
dc1a4068 | 3061 | |
79d07325 | 3062 | if (iwl_is_rfkill(priv)) |
dc1a4068 | 3063 | goto out; |
79d07325 | 3064 | |
63013ae3 EG |
3065 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status) || |
3066 | test_bit(STATUS_SCANNING, &priv->shrd->status) || | |
3067 | test_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->shrd->status)) | |
dc1a4068 | 3068 | goto out; |
79d07325 | 3069 | |
246ed355 | 3070 | if (!iwl_is_associated_ctx(ctx)) |
dc1a4068 | 3071 | goto out; |
79d07325 | 3072 | |
90c300cb | 3073 | if (!priv->cfg->lib->set_channel_switch) |
f973f87e | 3074 | goto out; |
79d07325 | 3075 | |
f973f87e SG |
3076 | ch = channel->hw_value; |
3077 | if (le16_to_cpu(ctx->active.channel) == ch) | |
3078 | goto out; | |
3079 | ||
3080 | ch_info = iwl_get_channel_info(priv, channel->band, ch); | |
3081 | if (!is_channel_valid(ch_info)) { | |
3082 | IWL_DEBUG_MAC80211(priv, "invalid channel\n"); | |
3083 | goto out; | |
3084 | } | |
79d07325 | 3085 | |
10b15e6f | 3086 | spin_lock_irq(&priv->shrd->lock); |
79d07325 | 3087 | |
f973f87e | 3088 | priv->current_ht_config.smps = conf->smps_mode; |
79d07325 | 3089 | |
f973f87e SG |
3090 | /* Configure HT40 channels */ |
3091 | ctx->ht.enabled = conf_is_ht(conf); | |
3092 | if (ctx->ht.enabled) { | |
3093 | if (conf_is_ht40_minus(conf)) { | |
3094 | ctx->ht.extension_chan_offset = | |
3095 | IEEE80211_HT_PARAM_CHA_SEC_BELOW; | |
3096 | ctx->ht.is_40mhz = true; | |
3097 | } else if (conf_is_ht40_plus(conf)) { | |
3098 | ctx->ht.extension_chan_offset = | |
3099 | IEEE80211_HT_PARAM_CHA_SEC_ABOVE; | |
3100 | ctx->ht.is_40mhz = true; | |
3101 | } else { | |
3102 | ctx->ht.extension_chan_offset = | |
3103 | IEEE80211_HT_PARAM_CHA_SEC_NONE; | |
3104 | ctx->ht.is_40mhz = false; | |
79d07325 | 3105 | } |
f973f87e SG |
3106 | } else |
3107 | ctx->ht.is_40mhz = false; | |
3108 | ||
3109 | if ((le16_to_cpu(ctx->staging.channel) != ch)) | |
3110 | ctx->staging.flags = 0; | |
3111 | ||
3112 | iwl_set_rxon_channel(priv, channel, ctx); | |
3113 | iwl_set_rxon_ht(priv, ht_conf); | |
3114 | iwl_set_flags_for_band(priv, ctx, channel->band, ctx->vif); | |
3115 | ||
10b15e6f | 3116 | spin_unlock_irq(&priv->shrd->lock); |
f973f87e SG |
3117 | |
3118 | iwl_set_rate(priv); | |
3119 | /* | |
3120 | * at this point, staging_rxon has the | |
3121 | * configuration for channel switch | |
3122 | */ | |
63013ae3 | 3123 | set_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->shrd->status); |
f973f87e | 3124 | priv->switch_channel = cpu_to_le16(ch); |
90c300cb | 3125 | if (priv->cfg->lib->set_channel_switch(priv, ch_switch)) { |
63013ae3 | 3126 | clear_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->shrd->status); |
f973f87e SG |
3127 | priv->switch_channel = 0; |
3128 | ieee80211_chswitch_done(ctx->vif, false); | |
79d07325 | 3129 | } |
f973f87e | 3130 | |
79d07325 | 3131 | out: |
6ac2f839 | 3132 | mutex_unlock(&priv->shrd->mutex); |
79d07325 WYG |
3133 | IWL_DEBUG_MAC80211(priv, "leave\n"); |
3134 | } | |
3135 | ||
2dedbf58 JB |
3136 | static void iwlagn_configure_filter(struct ieee80211_hw *hw, |
3137 | unsigned int changed_flags, | |
3138 | unsigned int *total_flags, | |
3139 | u64 multicast) | |
8b8ab9d5 JB |
3140 | { |
3141 | struct iwl_priv *priv = hw->priv; | |
3142 | __le32 filter_or = 0, filter_nand = 0; | |
246ed355 | 3143 | struct iwl_rxon_context *ctx; |
8b8ab9d5 JB |
3144 | |
3145 | #define CHK(test, flag) do { \ | |
3146 | if (*total_flags & (test)) \ | |
3147 | filter_or |= (flag); \ | |
3148 | else \ | |
3149 | filter_nand |= (flag); \ | |
3150 | } while (0) | |
3151 | ||
3152 | IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n", | |
3153 | changed_flags, *total_flags); | |
3154 | ||
3155 | CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK); | |
bdb84fec JB |
3156 | /* Setting _just_ RXON_FILTER_CTL2HOST_MSK causes FH errors */ |
3157 | CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_PROMISC_MSK); | |
8b8ab9d5 JB |
3158 | CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK); |
3159 | ||
3160 | #undef CHK | |
3161 | ||
6ac2f839 | 3162 | mutex_lock(&priv->shrd->mutex); |
8b8ab9d5 | 3163 | |
246ed355 JB |
3164 | for_each_context(priv, ctx) { |
3165 | ctx->staging.filter_flags &= ~filter_nand; | |
3166 | ctx->staging.filter_flags |= filter_or; | |
749ff4ef SG |
3167 | |
3168 | /* | |
3169 | * Not committing directly because hardware can perform a scan, | |
3170 | * but we'll eventually commit the filter flags change anyway. | |
3171 | */ | |
246ed355 | 3172 | } |
8b8ab9d5 | 3173 | |
6ac2f839 | 3174 | mutex_unlock(&priv->shrd->mutex); |
8b8ab9d5 JB |
3175 | |
3176 | /* | |
3177 | * Receiving all multicast frames is always enabled by the | |
3178 | * default flags setup in iwl_connection_init_rx_config() | |
3179 | * since we currently do not support programming multicast | |
3180 | * filters into the device. | |
3181 | */ | |
3182 | *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS | | |
3183 | FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL; | |
3184 | } | |
3185 | ||
2dedbf58 | 3186 | static void iwlagn_mac_flush(struct ieee80211_hw *hw, bool drop) |
716c74b0 WYG |
3187 | { |
3188 | struct iwl_priv *priv = hw->priv; | |
3189 | ||
6ac2f839 | 3190 | mutex_lock(&priv->shrd->mutex); |
716c74b0 WYG |
3191 | IWL_DEBUG_MAC80211(priv, "enter\n"); |
3192 | ||
63013ae3 | 3193 | if (test_bit(STATUS_EXIT_PENDING, &priv->shrd->status)) { |
716c74b0 WYG |
3194 | IWL_DEBUG_TX(priv, "Aborting flush due to device shutdown\n"); |
3195 | goto done; | |
3196 | } | |
3197 | if (iwl_is_rfkill(priv)) { | |
3198 | IWL_DEBUG_TX(priv, "Aborting flush due to RF Kill\n"); | |
3199 | goto done; | |
3200 | } | |
3201 | ||
3202 | /* | |
3203 | * mac80211 will not push any more frames for transmit | |
3204 | * until the flush is completed | |
3205 | */ | |
3206 | if (drop) { | |
3207 | IWL_DEBUG_MAC80211(priv, "send flush command\n"); | |
c68744fb | 3208 | if (iwlagn_txfifo_flush(priv, IWL_DROP_ALL)) { |
716c74b0 WYG |
3209 | IWL_ERR(priv, "flush request fail\n"); |
3210 | goto done; | |
3211 | } | |
3212 | } | |
3213 | IWL_DEBUG_MAC80211(priv, "wait transmit/flush all frames\n"); | |
3214 | iwlagn_wait_tx_queue_empty(priv); | |
3215 | done: | |
6ac2f839 | 3216 | mutex_unlock(&priv->shrd->mutex); |
716c74b0 WYG |
3217 | IWL_DEBUG_MAC80211(priv, "leave\n"); |
3218 | } | |
3219 | ||
c6baf7fb | 3220 | void iwlagn_disable_roc(struct iwl_priv *priv) |
9b9190d9 JB |
3221 | { |
3222 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_PAN]; | |
9b9190d9 | 3223 | |
6ac2f839 | 3224 | lockdep_assert_held(&priv->shrd->mutex); |
9b9190d9 | 3225 | |
c6baf7fb | 3226 | if (!priv->hw_roc_setup) |
9b9190d9 JB |
3227 | return; |
3228 | ||
c6baf7fb | 3229 | ctx->staging.dev_type = RXON_DEV_TYPE_P2P; |
9b9190d9 | 3230 | ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK; |
9b9190d9 | 3231 | |
898ed67b | 3232 | priv->hw_roc_channel = NULL; |
9b9190d9 | 3233 | |
c6baf7fb JB |
3234 | memset(ctx->staging.node_addr, 0, ETH_ALEN); |
3235 | ||
805a3b81 | 3236 | iwlagn_commit_rxon(priv, ctx); |
9b9190d9 JB |
3237 | |
3238 | ctx->is_active = false; | |
c6baf7fb | 3239 | priv->hw_roc_setup = false; |
9b9190d9 JB |
3240 | } |
3241 | ||
c6baf7fb | 3242 | static void iwlagn_disable_roc_work(struct work_struct *work) |
9b9190d9 JB |
3243 | { |
3244 | struct iwl_priv *priv = container_of(work, struct iwl_priv, | |
c6baf7fb | 3245 | hw_roc_disable_work.work); |
9b9190d9 | 3246 | |
6ac2f839 | 3247 | mutex_lock(&priv->shrd->mutex); |
9b9190d9 | 3248 | iwlagn_disable_roc(priv); |
6ac2f839 | 3249 | mutex_unlock(&priv->shrd->mutex); |
9b9190d9 JB |
3250 | } |
3251 | ||
3252 | static int iwl_mac_remain_on_channel(struct ieee80211_hw *hw, | |
3253 | struct ieee80211_channel *channel, | |
3254 | enum nl80211_channel_type channel_type, | |
3255 | int duration) | |
3256 | { | |
3257 | struct iwl_priv *priv = hw->priv; | |
c6baf7fb | 3258 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_PAN]; |
9b9190d9 JB |
3259 | int err = 0; |
3260 | ||
3261 | if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN))) | |
3262 | return -EOPNOTSUPP; | |
3263 | ||
c6baf7fb | 3264 | if (!(ctx->interface_modes & BIT(NL80211_IFTYPE_P2P_CLIENT))) |
9b9190d9 JB |
3265 | return -EOPNOTSUPP; |
3266 | ||
6ac2f839 | 3267 | mutex_lock(&priv->shrd->mutex); |
9b9190d9 | 3268 | |
c6baf7fb JB |
3269 | /* |
3270 | * TODO: Remove this hack! Firmware needs to be updated | |
3271 | * to allow longer off-channel periods in scanning for | |
3272 | * this use case, based on a flag (and we'll need an API | |
3273 | * flag in the firmware when it has that). | |
3274 | */ | |
3275 | if (iwl_is_associated(priv, IWL_RXON_CTX_BSS) && duration > 80) | |
3276 | duration = 80; | |
3277 | ||
63013ae3 | 3278 | if (test_bit(STATUS_SCAN_HW, &priv->shrd->status)) { |
9b9190d9 JB |
3279 | err = -EBUSY; |
3280 | goto out; | |
3281 | } | |
3282 | ||
898ed67b WYG |
3283 | priv->hw_roc_channel = channel; |
3284 | priv->hw_roc_chantype = channel_type; | |
c6baf7fb JB |
3285 | priv->hw_roc_duration = duration; |
3286 | cancel_delayed_work(&priv->hw_roc_disable_work); | |
3287 | ||
3288 | if (!ctx->is_active) { | |
3289 | ctx->is_active = true; | |
3290 | ctx->staging.dev_type = RXON_DEV_TYPE_P2P; | |
3291 | memcpy(ctx->staging.node_addr, | |
3292 | priv->contexts[IWL_RXON_CTX_BSS].staging.node_addr, | |
3293 | ETH_ALEN); | |
3294 | memcpy(ctx->staging.bssid_addr, | |
3295 | priv->contexts[IWL_RXON_CTX_BSS].staging.node_addr, | |
3296 | ETH_ALEN); | |
3297 | err = iwlagn_commit_rxon(priv, ctx); | |
3298 | if (err) | |
3299 | goto out; | |
3300 | ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK | | |
3301 | RXON_FILTER_PROMISC_MSK | | |
3302 | RXON_FILTER_CTL2HOST_MSK; | |
3303 | ||
3304 | err = iwlagn_commit_rxon(priv, ctx); | |
3305 | if (err) { | |
3306 | iwlagn_disable_roc(priv); | |
3307 | goto out; | |
3308 | } | |
3309 | priv->hw_roc_setup = true; | |
3310 | } | |
9b9190d9 | 3311 | |
c6baf7fb JB |
3312 | err = iwl_scan_initiate(priv, ctx->vif, IWL_SCAN_ROC, channel->band); |
3313 | if (err) | |
3314 | iwlagn_disable_roc(priv); | |
9b9190d9 JB |
3315 | |
3316 | out: | |
6ac2f839 | 3317 | mutex_unlock(&priv->shrd->mutex); |
9b9190d9 JB |
3318 | |
3319 | return err; | |
3320 | } | |
3321 | ||
3322 | static int iwl_mac_cancel_remain_on_channel(struct ieee80211_hw *hw) | |
3323 | { | |
3324 | struct iwl_priv *priv = hw->priv; | |
3325 | ||
3326 | if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN))) | |
3327 | return -EOPNOTSUPP; | |
3328 | ||
6ac2f839 | 3329 | mutex_lock(&priv->shrd->mutex); |
c6baf7fb | 3330 | iwl_scan_cancel_timeout(priv, priv->hw_roc_duration); |
9b9190d9 | 3331 | iwlagn_disable_roc(priv); |
6ac2f839 | 3332 | mutex_unlock(&priv->shrd->mutex); |
9b9190d9 JB |
3333 | |
3334 | return 0; | |
3335 | } | |
3336 | ||
b481de9c ZY |
3337 | /***************************************************************************** |
3338 | * | |
3339 | * driver setup and teardown | |
3340 | * | |
3341 | *****************************************************************************/ | |
3342 | ||
4e39317d | 3343 | static void iwl_setup_deferred_work(struct iwl_priv *priv) |
b481de9c | 3344 | { |
74e28e44 | 3345 | priv->shrd->workqueue = create_singlethread_workqueue(DRV_NAME); |
b481de9c ZY |
3346 | |
3347 | init_waitqueue_head(&priv->wait_command_queue); | |
3348 | ||
5b9f8cd3 | 3349 | INIT_WORK(&priv->restart, iwl_bg_restart); |
5b9f8cd3 | 3350 | INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update); |
16e727e8 | 3351 | INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work); |
65550636 | 3352 | INIT_WORK(&priv->tx_flush, iwl_bg_tx_flush); |
bee008b7 | 3353 | INIT_WORK(&priv->bt_full_concurrency, iwl_bg_bt_full_concurrency); |
fbba9410 | 3354 | INIT_WORK(&priv->bt_runtime_config, iwl_bg_bt_runtime_config); |
c6baf7fb JB |
3355 | INIT_DELAYED_WORK(&priv->hw_roc_disable_work, |
3356 | iwlagn_disable_roc_work); | |
2a421b91 | 3357 | |
2a421b91 | 3358 | iwl_setup_scan_deferred_work(priv); |
bb8c093b | 3359 | |
6bd4dba3 EG |
3360 | if (priv->cfg->lib->bt_setup_deferred_work) |
3361 | priv->cfg->lib->bt_setup_deferred_work(priv); | |
4e39317d EG |
3362 | |
3363 | init_timer(&priv->statistics_periodic); | |
3364 | priv->statistics_periodic.data = (unsigned long)priv; | |
5b9f8cd3 | 3365 | priv->statistics_periodic.function = iwl_bg_statistics_periodic; |
b481de9c | 3366 | |
a9e1cb6a WYG |
3367 | init_timer(&priv->ucode_trace); |
3368 | priv->ucode_trace.data = (unsigned long)priv; | |
3369 | priv->ucode_trace.function = iwl_bg_ucode_trace; | |
3370 | ||
22de94de SG |
3371 | init_timer(&priv->watchdog); |
3372 | priv->watchdog.data = (unsigned long)priv; | |
3373 | priv->watchdog.function = iwl_bg_watchdog; | |
b481de9c ZY |
3374 | } |
3375 | ||
4e39317d | 3376 | static void iwl_cancel_deferred_work(struct iwl_priv *priv) |
b481de9c | 3377 | { |
90c300cb WYG |
3378 | if (priv->cfg->lib->cancel_deferred_work) |
3379 | priv->cfg->lib->cancel_deferred_work(priv); | |
b481de9c | 3380 | |
815e629b | 3381 | cancel_work_sync(&priv->run_time_calib_work); |
b481de9c | 3382 | cancel_work_sync(&priv->beacon_update); |
e7e16b90 SG |
3383 | |
3384 | iwl_cancel_scan_deferred_work(priv); | |
3385 | ||
bee008b7 | 3386 | cancel_work_sync(&priv->bt_full_concurrency); |
fbba9410 | 3387 | cancel_work_sync(&priv->bt_runtime_config); |
c6baf7fb | 3388 | cancel_delayed_work_sync(&priv->hw_roc_disable_work); |
e7e16b90 | 3389 | |
4e39317d | 3390 | del_timer_sync(&priv->statistics_periodic); |
a9e1cb6a | 3391 | del_timer_sync(&priv->ucode_trace); |
b481de9c ZY |
3392 | } |
3393 | ||
89f186a8 RC |
3394 | static void iwl_init_hw_rates(struct iwl_priv *priv, |
3395 | struct ieee80211_rate *rates) | |
3396 | { | |
3397 | int i; | |
3398 | ||
3399 | for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) { | |
3400 | rates[i].bitrate = iwl_rates[i].ieee * 5; | |
3401 | rates[i].hw_value = i; /* Rate scaling will work on indexes */ | |
3402 | rates[i].hw_value_short = i; | |
3403 | rates[i].flags = 0; | |
3404 | if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) { | |
3405 | /* | |
3406 | * If CCK != 1M then set short preamble rate flag. | |
3407 | */ | |
3408 | rates[i].flags |= | |
3409 | (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ? | |
3410 | 0 : IEEE80211_RATE_SHORT_PREAMBLE; | |
3411 | } | |
3412 | } | |
3413 | } | |
3414 | ||
3415 | static int iwl_init_drv(struct iwl_priv *priv) | |
3416 | { | |
3417 | int ret; | |
3418 | ||
f39c95e8 | 3419 | spin_lock_init(&priv->shrd->sta_lock); |
89f186a8 RC |
3420 | spin_lock_init(&priv->hcmd_lock); |
3421 | ||
6ac2f839 | 3422 | mutex_init(&priv->shrd->mutex); |
89f186a8 | 3423 | |
89f186a8 RC |
3424 | priv->ieee_channels = NULL; |
3425 | priv->ieee_rates = NULL; | |
3426 | priv->band = IEEE80211_BAND_2GHZ; | |
3427 | ||
3428 | priv->iw_mode = NL80211_IFTYPE_STATION; | |
ba37a3d0 | 3429 | priv->current_ht_config.smps = IEEE80211_SMPS_STATIC; |
a13d276f | 3430 | priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF; |
898ed67b | 3431 | priv->agg_tids_count = 0; |
89f186a8 | 3432 | |
8a472da4 WYG |
3433 | /* initialize force reset */ |
3434 | priv->force_reset[IWL_RF_RESET].reset_duration = | |
3435 | IWL_DELAY_NEXT_FORCE_RF_RESET; | |
3436 | priv->force_reset[IWL_FW_RESET].reset_duration = | |
3437 | IWL_DELAY_NEXT_FORCE_FW_RELOAD; | |
89f186a8 | 3438 | |
410f2bb3 SG |
3439 | priv->rx_statistics_jiffies = jiffies; |
3440 | ||
89f186a8 | 3441 | /* Choose which receivers/antennas to use */ |
e3f10cea | 3442 | iwlagn_set_rxon_chain(priv, &priv->contexts[IWL_RXON_CTX_BSS]); |
89f186a8 RC |
3443 | |
3444 | iwl_init_scan_params(priv); | |
3445 | ||
22bf59a0 | 3446 | /* init bt coex */ |
7cb1b088 WYG |
3447 | if (priv->cfg->bt_params && |
3448 | priv->cfg->bt_params->advanced_bt_coexist) { | |
b6e116e8 WYG |
3449 | priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT; |
3450 | priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT; | |
3451 | priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK; | |
22bf59a0 WYG |
3452 | priv->bt_on_thresh = BT_ON_THRESHOLD_DEF; |
3453 | priv->bt_duration = BT_DURATION_LIMIT_DEF; | |
3454 | priv->dynamic_frag_thresh = BT_FRAG_THRESHOLD_DEF; | |
22bf59a0 WYG |
3455 | } |
3456 | ||
89f186a8 RC |
3457 | ret = iwl_init_channel_map(priv); |
3458 | if (ret) { | |
3459 | IWL_ERR(priv, "initializing regulatory failed: %d\n", ret); | |
3460 | goto err; | |
3461 | } | |
3462 | ||
b39488a9 | 3463 | ret = iwl_init_geos(priv); |
89f186a8 RC |
3464 | if (ret) { |
3465 | IWL_ERR(priv, "initializing geos failed: %d\n", ret); | |
3466 | goto err_free_channel_map; | |
3467 | } | |
3468 | iwl_init_hw_rates(priv, priv->ieee_rates); | |
3469 | ||
3470 | return 0; | |
3471 | ||
3472 | err_free_channel_map: | |
3473 | iwl_free_channel_map(priv); | |
3474 | err: | |
3475 | return ret; | |
3476 | } | |
3477 | ||
3478 | static void iwl_uninit_drv(struct iwl_priv *priv) | |
3479 | { | |
3480 | iwl_calib_free_results(priv); | |
b39488a9 | 3481 | iwl_free_geos(priv); |
89f186a8 | 3482 | iwl_free_channel_map(priv); |
811ecc99 | 3483 | kfree(priv->scan_cmd); |
4ce7cc2b | 3484 | kfree(priv->beacon_cmd); |
c8ac61cf JB |
3485 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
3486 | kfree(priv->wowlan_sram); | |
3487 | #endif | |
89f186a8 RC |
3488 | } |
3489 | ||
3a3b14c2 | 3490 | static void iwl_mac_rssi_callback(struct ieee80211_hw *hw, |
207ecc5e MV |
3491 | enum ieee80211_rssi_event rssi_event) |
3492 | { | |
3493 | struct iwl_priv *priv = hw->priv; | |
3494 | ||
6ac2f839 | 3495 | mutex_lock(&priv->shrd->mutex); |
207ecc5e MV |
3496 | |
3497 | if (priv->cfg->bt_params && | |
3498 | priv->cfg->bt_params->advanced_bt_coexist) { | |
3499 | if (rssi_event == RSSI_EVENT_LOW) | |
3500 | priv->bt_enable_pspoll = true; | |
3501 | else if (rssi_event == RSSI_EVENT_HIGH) | |
3502 | priv->bt_enable_pspoll = false; | |
3503 | ||
3504 | iwlagn_send_advance_bt_config(priv); | |
3505 | } else { | |
3506 | IWL_DEBUG_MAC80211(priv, "Advanced BT coex disabled," | |
3507 | "ignoring RSSI callback\n"); | |
3508 | } | |
3509 | ||
6ac2f839 | 3510 | mutex_unlock(&priv->shrd->mutex); |
207ecc5e MV |
3511 | } |
3512 | ||
dc21b545 | 3513 | struct ieee80211_ops iwlagn_hw_ops = { |
2295c66b JB |
3514 | .tx = iwlagn_mac_tx, |
3515 | .start = iwlagn_mac_start, | |
3516 | .stop = iwlagn_mac_stop, | |
26293133 | 3517 | #ifdef CONFIG_PM |
c8ac61cf JB |
3518 | .suspend = iwlagn_mac_suspend, |
3519 | .resume = iwlagn_mac_resume, | |
26293133 | 3520 | #endif |
5b9f8cd3 EG |
3521 | .add_interface = iwl_mac_add_interface, |
3522 | .remove_interface = iwl_mac_remove_interface, | |
d4daaea6 | 3523 | .change_interface = iwl_mac_change_interface, |
2295c66b | 3524 | .config = iwlagn_mac_config, |
8b8ab9d5 | 3525 | .configure_filter = iwlagn_configure_filter, |
2295c66b JB |
3526 | .set_key = iwlagn_mac_set_key, |
3527 | .update_tkip_key = iwlagn_mac_update_tkip_key, | |
c8ac61cf | 3528 | .set_rekey_data = iwlagn_mac_set_rekey_data, |
5b9f8cd3 | 3529 | .conf_tx = iwl_mac_conf_tx, |
2295c66b JB |
3530 | .bss_info_changed = iwlagn_bss_info_changed, |
3531 | .ampdu_action = iwlagn_mac_ampdu_action, | |
6ab10ff8 | 3532 | .hw_scan = iwl_mac_hw_scan, |
2295c66b | 3533 | .sta_notify = iwlagn_mac_sta_notify, |
fe6b23dd RC |
3534 | .sta_add = iwlagn_mac_sta_add, |
3535 | .sta_remove = iwl_mac_sta_remove, | |
2295c66b JB |
3536 | .channel_switch = iwlagn_mac_channel_switch, |
3537 | .flush = iwlagn_mac_flush, | |
a85d7cca | 3538 | .tx_last_beacon = iwl_mac_tx_last_beacon, |
9b9190d9 JB |
3539 | .remain_on_channel = iwl_mac_remain_on_channel, |
3540 | .cancel_remain_on_channel = iwl_mac_cancel_remain_on_channel, | |
207ecc5e | 3541 | .rssi_callback = iwl_mac_rssi_callback, |
4613e72d | 3542 | CFG80211_TESTMODE_CMD(iwl_testmode_cmd) |
eb64dca0 | 3543 | CFG80211_TESTMODE_DUMP(iwl_testmode_dump) |
b481de9c ZY |
3544 | }; |
3545 | ||
e98a1302 | 3546 | static u32 iwl_hw_detect(struct iwl_priv *priv) |
3867fe04 | 3547 | { |
02a7fa00 | 3548 | return iwl_read32(priv, CSR_HW_REV); |
3867fe04 WYG |
3549 | } |
3550 | ||
07d4f1ad WYG |
3551 | static int iwl_set_hw_params(struct iwl_priv *priv) |
3552 | { | |
d6189124 EG |
3553 | hw_params(priv).max_rxq_size = RX_QUEUE_SIZE; |
3554 | hw_params(priv).max_rxq_log = RX_QUEUE_SIZE_LOG; | |
9d143e9a | 3555 | if (iwlagn_mod_params.amsdu_size_8K) |
d6189124 EG |
3556 | hw_params(priv).rx_page_order = |
3557 | get_order(IWL_RX_BUF_SIZE_8K); | |
07d4f1ad | 3558 | else |
d6189124 EG |
3559 | hw_params(priv).rx_page_order = |
3560 | get_order(IWL_RX_BUF_SIZE_4K); | |
07d4f1ad | 3561 | |
d6189124 | 3562 | hw_params(priv).max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL; |
07d4f1ad | 3563 | |
9d143e9a | 3564 | if (iwlagn_mod_params.disable_11n) |
88950758 | 3565 | priv->cfg->sku &= ~EEPROM_SKU_CAP_11N_ENABLE; |
07d4f1ad WYG |
3566 | |
3567 | /* Device-specific setup */ | |
90c300cb | 3568 | return priv->cfg->lib->set_hw_params(priv); |
07d4f1ad WYG |
3569 | } |
3570 | ||
119ea186 WYG |
3571 | /* This function both allocates and initializes hw and priv. */ |
3572 | static struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg) | |
3573 | { | |
3574 | struct iwl_priv *priv; | |
3575 | /* mac80211 allocates memory for this device instance, including | |
3576 | * space for this driver's private structure */ | |
3577 | struct ieee80211_hw *hw; | |
3578 | ||
3579 | hw = ieee80211_alloc_hw(sizeof(struct iwl_priv), &iwlagn_hw_ops); | |
3580 | if (hw == NULL) { | |
3581 | pr_err("%s: Can not allocate network device\n", | |
3582 | cfg->name); | |
3583 | goto out; | |
3584 | } | |
3585 | ||
3586 | priv = hw->priv; | |
3587 | priv->hw = hw; | |
3588 | ||
3589 | out: | |
3590 | return hw; | |
3591 | } | |
3592 | ||
e6bb4c9c EG |
3593 | int iwl_probe(struct iwl_bus *bus, const struct iwl_trans_ops *trans_ops, |
3594 | struct iwl_cfg *cfg) | |
b2ea345e WYG |
3595 | { |
3596 | int err = 0; | |
3597 | struct iwl_priv *priv; | |
3598 | struct ieee80211_hw *hw; | |
084dd791 | 3599 | u16 num_mac; |
b2ea345e WYG |
3600 | u32 hw_rev; |
3601 | ||
3602 | /************************ | |
3603 | * 1. Allocating HW data | |
3604 | ************************/ | |
b2ea345e WYG |
3605 | hw = iwl_alloc_all(cfg); |
3606 | if (!hw) { | |
3607 | err = -ENOMEM; | |
807caf26 EG |
3608 | goto out; |
3609 | } | |
3610 | ||
b2ea345e | 3611 | priv = hw->priv; |
d5934110 | 3612 | priv->bus = bus; |
cac988a6 EG |
3613 | priv->shrd = &priv->_shrd; |
3614 | priv->shrd->bus = bus; | |
3615 | priv->shrd->priv = priv; | |
3616 | bus_set_drv_data(priv->bus, priv->shrd); | |
a48709c5 | 3617 | |
e6bb4c9c EG |
3618 | priv->shrd->trans = trans_ops->alloc(priv->shrd); |
3619 | if (priv->shrd->trans == NULL) { | |
3620 | err = -ENOMEM; | |
3621 | goto out_free_traffic_mem; | |
3622 | } | |
3623 | ||
b2ea345e | 3624 | /* At this point both hw and priv are allocated. */ |
8f2d3d2a | 3625 | |
d5934110 | 3626 | SET_IEEE80211_DEV(hw, priv->bus->dev); |
b481de9c | 3627 | |
e1623446 | 3628 | IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n"); |
82b9a121 | 3629 | priv->cfg = cfg; |
40cefda9 | 3630 | priv->inta_mask = CSR_INI_SET_MASK; |
316c30d9 | 3631 | |
bee008b7 WYG |
3632 | /* is antenna coupling more than 35dB ? */ |
3633 | priv->bt_ant_couple_ok = | |
48f20d35 EG |
3634 | (iwlagn_mod_params.ant_coupling > |
3635 | IWL_BT_ANTENNA_COUPLING_THRESHOLD) ? | |
3636 | true : false; | |
bee008b7 | 3637 | |
9f28ebc3 | 3638 | /* enable/disable bt channel inhibition */ |
48f20d35 | 3639 | priv->bt_ch_announce = iwlagn_mod_params.bt_ch_announce; |
9f28ebc3 WYG |
3640 | IWL_DEBUG_INFO(priv, "BT channel inhibition is %s\n", |
3641 | (priv->bt_ch_announce) ? "On" : "Off"); | |
f37837c9 | 3642 | |
20594eb0 WYG |
3643 | if (iwl_alloc_traffic_mem(priv)) |
3644 | IWL_ERR(priv, "Not enough memory to generate traffic log\n"); | |
b481de9c | 3645 | |
731a29b7 | 3646 | /* these spin locks will be used in apm_ops.init and EEPROM access |
a8b50a0a MA |
3647 | * we should init now |
3648 | */ | |
3649 | spin_lock_init(&priv->reg_lock); | |
10b15e6f | 3650 | spin_lock_init(&priv->shrd->lock); |
4843b5a7 RC |
3651 | |
3652 | /* | |
3653 | * stop and reset the on-board processor just in case it is in a | |
3654 | * strange state ... like being left stranded by a primary kernel | |
3655 | * and this is now the kdump kernel trying to start up | |
3656 | */ | |
3657 | iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET); | |
3658 | ||
084dd791 EG |
3659 | /*********************** |
3660 | * 3. Read REV register | |
3661 | ***********************/ | |
e98a1302 | 3662 | hw_rev = iwl_hw_detect(priv); |
c11362c0 | 3663 | IWL_INFO(priv, "Detected %s, REV=0x%X\n", |
e98a1302 | 3664 | priv->cfg->name, hw_rev); |
316c30d9 | 3665 | |
e6bb4c9c | 3666 | err = iwl_trans_request_irq(trans(priv)); |
1e89cbac | 3667 | if (err) |
e6bb4c9c | 3668 | goto out_free_trans; |
1e89cbac | 3669 | |
e6bb4c9c | 3670 | if (iwl_trans_prepare_card_hw(trans(priv))) { |
bcd4fe2f | 3671 | err = -EIO; |
086ed117 | 3672 | IWL_WARN(priv, "Failed, HW not ready\n"); |
1e89cbac | 3673 | goto out_free_trans; |
086ed117 MA |
3674 | } |
3675 | ||
91238714 TW |
3676 | /***************** |
3677 | * 4. Read EEPROM | |
3678 | *****************/ | |
316c30d9 | 3679 | /* Read the EEPROM */ |
e98a1302 | 3680 | err = iwl_eeprom_init(priv, hw_rev); |
316c30d9 | 3681 | if (err) { |
15b1687c | 3682 | IWL_ERR(priv, "Unable to init EEPROM\n"); |
1e89cbac | 3683 | goto out_free_trans; |
316c30d9 | 3684 | } |
8614f360 TW |
3685 | err = iwl_eeprom_check_version(priv); |
3686 | if (err) | |
c8f16138 | 3687 | goto out_free_eeprom; |
8614f360 | 3688 | |
21a5b3c6 WYG |
3689 | err = iwl_eeprom_check_sku(priv); |
3690 | if (err) | |
3691 | goto out_free_eeprom; | |
3692 | ||
02883017 | 3693 | /* extract MAC Address */ |
c6fa17ed WYG |
3694 | iwl_eeprom_get_mac(priv, priv->addresses[0].addr); |
3695 | IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->addresses[0].addr); | |
3696 | priv->hw->wiphy->addresses = priv->addresses; | |
3697 | priv->hw->wiphy->n_addresses = 1; | |
3698 | num_mac = iwl_eeprom_query16(priv, EEPROM_NUM_MAC_ADDRESS); | |
3699 | if (num_mac > 1) { | |
3700 | memcpy(priv->addresses[1].addr, priv->addresses[0].addr, | |
3701 | ETH_ALEN); | |
3702 | priv->addresses[1].addr[5]++; | |
3703 | priv->hw->wiphy->n_addresses++; | |
3704 | } | |
316c30d9 AK |
3705 | |
3706 | /************************ | |
3707 | * 5. Setup HW constants | |
3708 | ************************/ | |
da154e30 | 3709 | if (iwl_set_hw_params(priv)) { |
084dd791 | 3710 | err = -ENOENT; |
15b1687c | 3711 | IWL_ERR(priv, "failed to set hw parameters\n"); |
073d3f5f | 3712 | goto out_free_eeprom; |
316c30d9 AK |
3713 | } |
3714 | ||
3715 | /******************* | |
6ba87956 | 3716 | * 6. Setup priv |
316c30d9 | 3717 | *******************/ |
b481de9c | 3718 | |
6ba87956 | 3719 | err = iwl_init_drv(priv); |
bf85ea4f | 3720 | if (err) |
399f4900 | 3721 | goto out_free_eeprom; |
bf85ea4f | 3722 | /* At this point both hw and priv are initialized. */ |
316c30d9 | 3723 | |
316c30d9 | 3724 | /******************** |
09f9bf79 | 3725 | * 7. Setup services |
316c30d9 | 3726 | ********************/ |
4e39317d | 3727 | iwl_setup_deferred_work(priv); |
653fa4a0 | 3728 | iwl_setup_rx_handlers(priv); |
4613e72d | 3729 | iwl_testmode_init(priv); |
316c30d9 | 3730 | |
158bea07 | 3731 | /********************************************* |
084dd791 | 3732 | * 8. Enable interrupts |
158bea07 | 3733 | *********************************************/ |
6ba87956 | 3734 | |
554d1d02 | 3735 | iwl_enable_rfkill_int(priv); |
6cd0b1cb | 3736 | |
6cd0b1cb HS |
3737 | /* If platform's RF_KILL switch is NOT set to KILL */ |
3738 | if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW) | |
63013ae3 | 3739 | clear_bit(STATUS_RF_KILL_HW, &priv->shrd->status); |
6cd0b1cb | 3740 | else |
63013ae3 | 3741 | set_bit(STATUS_RF_KILL_HW, &priv->shrd->status); |
6ba87956 | 3742 | |
a60e77e5 | 3743 | wiphy_rfkill_set_hw_state(priv->hw->wiphy, |
63013ae3 | 3744 | test_bit(STATUS_RF_KILL_HW, &priv->shrd->status)); |
6cd0b1cb | 3745 | |
58d0f361 | 3746 | iwl_power_initialize(priv); |
39b73fb1 | 3747 | iwl_tt_initialize(priv); |
158bea07 | 3748 | |
898ed67b | 3749 | init_completion(&priv->firmware_loading_complete); |
562db532 | 3750 | |
b08dfd04 | 3751 | err = iwl_request_firmware(priv, true); |
158bea07 | 3752 | if (err) |
7d47618a | 3753 | goto out_destroy_workqueue; |
158bea07 | 3754 | |
b481de9c ZY |
3755 | return 0; |
3756 | ||
34c1b7ba | 3757 | out_destroy_workqueue: |
74e28e44 EG |
3758 | destroy_workqueue(priv->shrd->workqueue); |
3759 | priv->shrd->workqueue = NULL; | |
6ba87956 | 3760 | iwl_uninit_drv(priv); |
34c1b7ba | 3761 | out_free_eeprom: |
073d3f5f | 3762 | iwl_eeprom_free(priv); |
1e89cbac | 3763 | out_free_trans: |
e6bb4c9c | 3764 | iwl_trans_free(trans(priv)); |
34c1b7ba | 3765 | out_free_traffic_mem: |
20594eb0 | 3766 | iwl_free_traffic_mem(priv); |
d7c76f4c | 3767 | ieee80211_free_hw(priv->hw); |
34c1b7ba | 3768 | out: |
b481de9c ZY |
3769 | return err; |
3770 | } | |
3771 | ||
a48709c5 | 3772 | void __devexit iwl_remove(struct iwl_priv * priv) |
b481de9c | 3773 | { |
0359facc | 3774 | unsigned long flags; |
b481de9c | 3775 | |
898ed67b | 3776 | wait_for_completion(&priv->firmware_loading_complete); |
562db532 | 3777 | |
e1623446 | 3778 | IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n"); |
b481de9c | 3779 | |
67249625 | 3780 | iwl_dbgfs_unregister(priv); |
d5934110 | 3781 | sysfs_remove_group(&priv->bus->dev->kobj, |
3599d39a | 3782 | &iwl_attribute_group); |
67249625 | 3783 | |
5b9f8cd3 EG |
3784 | /* ieee80211_unregister_hw call wil cause iwl_mac_stop to |
3785 | * to be called and iwl_down since we are removing the device | |
0b124c31 GG |
3786 | * we need to set STATUS_EXIT_PENDING bit. |
3787 | */ | |
63013ae3 | 3788 | set_bit(STATUS_EXIT_PENDING, &priv->shrd->status); |
5ed540ae | 3789 | |
7a4e5281 | 3790 | iwl_testmode_cleanup(priv); |
5ed540ae WYG |
3791 | iwl_leds_exit(priv); |
3792 | ||
c4f55232 RR |
3793 | if (priv->mac80211_registered) { |
3794 | ieee80211_unregister_hw(priv->hw); | |
3795 | priv->mac80211_registered = 0; | |
3796 | } | |
3797 | ||
1a10f433 | 3798 | /* Reset to low power before unloading driver. */ |
14e8e4af | 3799 | iwl_apm_stop(priv); |
c166b25a | 3800 | |
39b73fb1 WYG |
3801 | iwl_tt_exit(priv); |
3802 | ||
0359facc MA |
3803 | /* make sure we flush any pending irq or |
3804 | * tasklet for the driver | |
3805 | */ | |
10b15e6f | 3806 | spin_lock_irqsave(&priv->shrd->lock, flags); |
5b9f8cd3 | 3807 | iwl_disable_interrupts(priv); |
10b15e6f | 3808 | spin_unlock_irqrestore(&priv->shrd->lock, flags); |
0359facc | 3809 | |
e6bb4c9c | 3810 | iwl_trans_sync_irq(trans(priv)); |
0359facc | 3811 | |
3599d39a | 3812 | iwl_dealloc_ucode(priv); |
b481de9c | 3813 | |
e6bb4c9c EG |
3814 | iwl_trans_rx_free(trans(priv)); |
3815 | iwl_trans_tx_free(trans(priv)); | |
b481de9c | 3816 | |
073d3f5f | 3817 | iwl_eeprom_free(priv); |
b481de9c | 3818 | |
948c171c | 3819 | /*netif_stop_queue(dev); */ |
74e28e44 | 3820 | flush_workqueue(priv->shrd->workqueue); |
948c171c | 3821 | |
5b9f8cd3 | 3822 | /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes |
74e28e44 | 3823 | * priv->shrd->workqueue... so we can't take down the workqueue |
b481de9c | 3824 | * until now... */ |
74e28e44 EG |
3825 | destroy_workqueue(priv->shrd->workqueue); |
3826 | priv->shrd->workqueue = NULL; | |
20594eb0 | 3827 | iwl_free_traffic_mem(priv); |
b481de9c | 3828 | |
e6bb4c9c | 3829 | iwl_trans_free(trans(priv)); |
34c1b7ba | 3830 | |
d5934110 | 3831 | bus_set_drv_data(priv->bus, NULL); |
b481de9c | 3832 | |
6ba87956 | 3833 | iwl_uninit_drv(priv); |
b481de9c | 3834 | |
77834543 | 3835 | dev_kfree_skb(priv->beacon_skb); |
b481de9c ZY |
3836 | |
3837 | ieee80211_free_hw(priv->hw); | |
3838 | } | |
3839 | ||
b481de9c ZY |
3840 | |
3841 | /***************************************************************************** | |
3842 | * | |
3843 | * driver and module entry point | |
3844 | * | |
3845 | *****************************************************************************/ | |
5b9f8cd3 | 3846 | static int __init iwl_init(void) |
b481de9c ZY |
3847 | { |
3848 | ||
3849 | int ret; | |
c96c31e4 JP |
3850 | pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n"); |
3851 | pr_info(DRV_COPYRIGHT "\n"); | |
897e1cf2 | 3852 | |
e227ceac | 3853 | ret = iwlagn_rate_control_register(); |
897e1cf2 | 3854 | if (ret) { |
c96c31e4 | 3855 | pr_err("Unable to register rate control algorithm: %d\n", ret); |
897e1cf2 RC |
3856 | return ret; |
3857 | } | |
3858 | ||
48d1a211 | 3859 | ret = iwl_pci_register_driver(); |
b481de9c | 3860 | |
48d1a211 EG |
3861 | if (ret) |
3862 | goto error_register; | |
b481de9c | 3863 | return ret; |
897e1cf2 | 3864 | |
897e1cf2 | 3865 | error_register: |
e227ceac | 3866 | iwlagn_rate_control_unregister(); |
897e1cf2 | 3867 | return ret; |
b481de9c ZY |
3868 | } |
3869 | ||
5b9f8cd3 | 3870 | static void __exit iwl_exit(void) |
b481de9c | 3871 | { |
48d1a211 | 3872 | iwl_pci_unregister_driver(); |
e227ceac | 3873 | iwlagn_rate_control_unregister(); |
b481de9c ZY |
3874 | } |
3875 | ||
5b9f8cd3 EG |
3876 | module_exit(iwl_exit); |
3877 | module_init(iwl_init); | |
a562a9dd RC |
3878 | |
3879 | #ifdef CONFIG_IWLWIFI_DEBUG | |
48f20d35 EG |
3880 | module_param_named(debug, iwlagn_mod_params.debug_level, uint, |
3881 | S_IRUGO | S_IWUSR); | |
a562a9dd RC |
3882 | MODULE_PARM_DESC(debug, "debug output mask"); |
3883 | #endif | |
3884 | ||
2b068618 WYG |
3885 | module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO); |
3886 | MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])"); | |
2b068618 WYG |
3887 | module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO); |
3888 | MODULE_PARM_DESC(queues_num, "number of hw queues."); | |
2b068618 WYG |
3889 | module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO); |
3890 | MODULE_PARM_DESC(11n_disable, "disable 11n functionality"); | |
2b068618 WYG |
3891 | module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K, |
3892 | int, S_IRUGO); | |
3893 | MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size"); | |
2b068618 WYG |
3894 | module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO); |
3895 | MODULE_PARM_DESC(fw_restart, "restart firmware in case of error"); | |
dd7a2509 | 3896 | |
48f20d35 EG |
3897 | module_param_named(ucode_alternative, |
3898 | iwlagn_mod_params.wanted_ucode_alternative, | |
3899 | int, S_IRUGO); | |
dd7a2509 JB |
3900 | MODULE_PARM_DESC(ucode_alternative, |
3901 | "specify ucode alternative to use from ucode file"); | |
bee008b7 | 3902 | |
48f20d35 EG |
3903 | module_param_named(antenna_coupling, iwlagn_mod_params.ant_coupling, |
3904 | int, S_IRUGO); | |
bee008b7 WYG |
3905 | MODULE_PARM_DESC(antenna_coupling, |
3906 | "specify antenna coupling in dB (defualt: 0 dB)"); | |
f37837c9 | 3907 | |
48f20d35 EG |
3908 | module_param_named(bt_ch_inhibition, iwlagn_mod_params.bt_ch_announce, |
3909 | bool, S_IRUGO); | |
9f28ebc3 WYG |
3910 | MODULE_PARM_DESC(bt_ch_inhibition, |
3911 | "Disable BT channel inhibition (default: enable)"); | |
b7977ffa SG |
3912 | |
3913 | module_param_named(plcp_check, iwlagn_mod_params.plcp_check, bool, S_IRUGO); | |
3914 | MODULE_PARM_DESC(plcp_check, "Check plcp health (default: 1 [enabled])"); | |
3915 | ||
3916 | module_param_named(ack_check, iwlagn_mod_params.ack_check, bool, S_IRUGO); | |
3917 | MODULE_PARM_DESC(ack_check, "Check ack health (default: 0 [disabled])"); | |
b60eec9b | 3918 | |
300d0834 WYG |
3919 | module_param_named(wd_disable, iwlagn_mod_params.wd_disable, bool, S_IRUGO); |
3920 | MODULE_PARM_DESC(wd_disable, | |
3921 | "Disable stuck queue watchdog timer (default: 0 [enabled])"); | |
3922 | ||
b60eec9b WYG |
3923 | /* |
3924 | * set bt_coex_active to true, uCode will do kill/defer | |
3925 | * every time the priority line is asserted (BT is sending signals on the | |
3926 | * priority line in the PCIx). | |
3927 | * set bt_coex_active to false, uCode will ignore the BT activity and | |
3928 | * perform the normal operation | |
3929 | * | |
3930 | * User might experience transmit issue on some platform due to WiFi/BT | |
3931 | * co-exist problem. The possible behaviors are: | |
3932 | * Able to scan and finding all the available AP | |
3933 | * Not able to associate with any AP | |
3934 | * On those platforms, WiFi communication can be restored by set | |
3935 | * "bt_coex_active" module parameter to "false" | |
3936 | * | |
3937 | * default: bt_coex_active = true (BT_COEX_ENABLE) | |
3938 | */ | |
3939 | module_param_named(bt_coex_active, iwlagn_mod_params.bt_coex_active, | |
3940 | bool, S_IRUGO); | |
3941 | MODULE_PARM_DESC(bt_coex_active, "enable wifi/bt co-exist (default: enable)"); | |
6b0184c4 WYG |
3942 | |
3943 | module_param_named(led_mode, iwlagn_mod_params.led_mode, int, S_IRUGO); | |
3944 | MODULE_PARM_DESC(led_mode, "0=system default, " | |
3945 | "1=On(RF On)/Off(RF Off), 2=blinking (default: 0)"); | |
3f1e5f4a | 3946 | |
0172b029 WYG |
3947 | module_param_named(power_save, iwlagn_mod_params.power_save, |
3948 | bool, S_IRUGO); | |
3949 | MODULE_PARM_DESC(power_save, | |
3950 | "enable WiFi power management (default: disable)"); | |
3951 | ||
f7538168 WYG |
3952 | module_param_named(power_level, iwlagn_mod_params.power_level, |
3953 | int, S_IRUGO); | |
3954 | MODULE_PARM_DESC(power_level, | |
3955 | "default power save level (range from 1 - 5, default: 1)"); | |
3956 | ||
3f1e5f4a WYG |
3957 | /* |
3958 | * For now, keep using power level 1 instead of automatically | |
3959 | * adjusting ... | |
3960 | */ | |
3961 | module_param_named(no_sleep_autoadjust, iwlagn_mod_params.no_sleep_autoadjust, | |
3962 | bool, S_IRUGO); | |
3963 | MODULE_PARM_DESC(no_sleep_autoadjust, | |
3964 | "don't automatically adjust sleep level " | |
3965 | "according to maximum network latency (default: true)"); |