iwlagn: simplify ucode loading
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / iwl-agn.c
CommitLineData
b481de9c
ZY
1/******************************************************************************
2 *
1f447808 3 * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
b481de9c
ZY
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
759ef89f 25 * Intel Linux Wireless <ilw@linux.intel.com>
b481de9c
ZY
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
b481de9c
ZY
30#include <linux/kernel.h>
31#include <linux/module.h>
b481de9c
ZY
32#include <linux/init.h>
33#include <linux/pci.h>
34#include <linux/dma-mapping.h>
35#include <linux/delay.h>
d43c36dc 36#include <linux/sched.h>
b481de9c
ZY
37#include <linux/skbuff.h>
38#include <linux/netdevice.h>
39#include <linux/wireless.h>
40#include <linux/firmware.h>
b481de9c
ZY
41#include <linux/etherdevice.h>
42#include <linux/if_arp.h>
43
b481de9c
ZY
44#include <net/mac80211.h>
45
46#include <asm/div64.h>
47
a3139c59
SO
48#define DRV_NAME "iwlagn"
49
6bc913bd 50#include "iwl-eeprom.h"
3e0d4cb1 51#include "iwl-dev.h"
fee1247a 52#include "iwl-core.h"
3395f6e9 53#include "iwl-io.h"
b481de9c 54#include "iwl-helpers.h"
6974e363 55#include "iwl-sta.h"
f0832f13 56#include "iwl-calib.h"
b481de9c 57
416e1438 58
b481de9c
ZY
59/******************************************************************************
60 *
61 * module boiler plate
62 *
63 ******************************************************************************/
64
b481de9c
ZY
65/*
66 * module name, copyright, version, etc.
b481de9c 67 */
d783b061 68#define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
b481de9c 69
0a6857e7 70#ifdef CONFIG_IWLWIFI_DEBUG
b481de9c
ZY
71#define VD "d"
72#else
73#define VD
74#endif
75
81963d68 76#define DRV_VERSION IWLWIFI_VERSION VD
b481de9c 77
b481de9c
ZY
78
79MODULE_DESCRIPTION(DRV_DESCRIPTION);
80MODULE_VERSION(DRV_VERSION);
a7b75207 81MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
b481de9c 82MODULE_LICENSE("GPL");
4fc22b21 83MODULE_ALIAS("iwl4965");
b481de9c 84
b481de9c 85/*************** STATION TABLE MANAGEMENT ****
9fbab516 86 * mac80211 should be examined to determine if sta_info is duplicating
b481de9c
ZY
87 * the functionality provided here
88 */
89
90/**************************************************************/
91
b481de9c 92/**
5b9f8cd3 93 * iwl_commit_rxon - commit staging_rxon to hardware
b481de9c 94 *
01ebd063 95 * The RXON command in staging_rxon is committed to the hardware and
b481de9c
ZY
96 * the active_rxon structure is updated with the new data. This
97 * function correctly transitions out of the RXON_ASSOC_MSK state if
98 * a HW tune is required based on the RXON structure changes.
99 */
e0158e61 100int iwl_commit_rxon(struct iwl_priv *priv)
b481de9c
ZY
101{
102 /* cast away the const for active_rxon in this function */
c1adf9fb 103 struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
43d59b32
EG
104 int ret;
105 bool new_assoc =
106 !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
b481de9c 107
fee1247a 108 if (!iwl_is_alive(priv))
43d59b32 109 return -EBUSY;
b481de9c
ZY
110
111 /* always get timestamp with Rx frame */
112 priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
113
8ccde88a 114 ret = iwl_check_rxon_cmd(priv);
43d59b32 115 if (ret) {
15b1687c 116 IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
b481de9c
ZY
117 return -EINVAL;
118 }
119
0924e519
WYG
120 /*
121 * receive commit_rxon request
122 * abort any previous channel switch if still in process
123 */
124 if (priv->switch_rxon.switch_in_progress &&
125 (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
126 IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
127 le16_to_cpu(priv->switch_rxon.channel));
128 priv->switch_rxon.switch_in_progress = false;
129 }
130
b481de9c 131 /* If we don't need to send a full RXON, we can use
5b9f8cd3 132 * iwl_rxon_assoc_cmd which is used to reconfigure filter
b481de9c 133 * and other flags for the current radio configuration. */
54559703 134 if (!iwl_full_rxon_required(priv)) {
43d59b32
EG
135 ret = iwl_send_rxon_assoc(priv);
136 if (ret) {
15b1687c 137 IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
43d59b32 138 return ret;
b481de9c
ZY
139 }
140
141 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
a643565e 142 iwl_print_rx_config_cmd(priv);
b481de9c
ZY
143 return 0;
144 }
145
146 /* station table will be cleared */
147 priv->assoc_station_added = 0;
148
b481de9c
ZY
149 /* If we are currently associated and the new config requires
150 * an RXON_ASSOC and the new config wants the associated mask enabled,
151 * we must clear the associated from the active configuration
152 * before we apply the new config */
43d59b32 153 if (iwl_is_associated(priv) && new_assoc) {
e1623446 154 IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
b481de9c
ZY
155 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
156
43d59b32 157 ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
c1adf9fb 158 sizeof(struct iwl_rxon_cmd),
b481de9c
ZY
159 &priv->active_rxon);
160
161 /* If the mask clearing failed then we set
162 * active_rxon back to what it was previously */
43d59b32 163 if (ret) {
b481de9c 164 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
15b1687c 165 IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
43d59b32 166 return ret;
b481de9c 167 }
b481de9c
ZY
168 }
169
e1623446 170 IWL_DEBUG_INFO(priv, "Sending RXON\n"
b481de9c
ZY
171 "* with%s RXON_FILTER_ASSOC_MSK\n"
172 "* channel = %d\n"
e174961c 173 "* bssid = %pM\n",
43d59b32 174 (new_assoc ? "" : "out"),
b481de9c 175 le16_to_cpu(priv->staging_rxon.channel),
e174961c 176 priv->staging_rxon.bssid_addr);
b481de9c 177
90e8e424 178 iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
43d59b32
EG
179
180 /* Apply the new configuration
181 * RXON unassoc clears the station table in uCode, send it before
182 * we add the bcast station. If assoc bit is set, we will send RXON
183 * after having added the bcast and bssid station.
184 */
185 if (!new_assoc) {
186 ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
c1adf9fb 187 sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
43d59b32 188 if (ret) {
15b1687c 189 IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
43d59b32
EG
190 return ret;
191 }
192 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
b481de9c
ZY
193 }
194
c587de0b 195 iwl_clear_stations_table(priv);
556f8db7 196
19cc1087 197 priv->start_calib = 0;
b481de9c 198
b481de9c 199 /* Add the broadcast address so we can send broadcast frames */
3459ab5a
RC
200 priv->cfg->ops->lib->add_bcast_station(priv);
201
b481de9c
ZY
202
203 /* If we have set the ASSOC_MSK and we are in BSS mode then
204 * add the IWL_AP_ID to the station rate table */
9185159d 205 if (new_assoc) {
05c914fe 206 if (priv->iw_mode == NL80211_IFTYPE_STATION) {
9185159d
TW
207 ret = iwl_rxon_add_station(priv,
208 priv->active_rxon.bssid_addr, 1);
209 if (ret == IWL_INVALID_STATION) {
15b1687c
WT
210 IWL_ERR(priv,
211 "Error adding AP address for TX.\n");
9185159d
TW
212 return -EIO;
213 }
214 priv->assoc_station_added = 1;
215 if (priv->default_wep_key &&
216 iwl_send_static_wepkey_cmd(priv, 0))
15b1687c
WT
217 IWL_ERR(priv,
218 "Could not send WEP static key.\n");
b481de9c 219 }
43d59b32 220
47eef9bd
WYG
221 /*
222 * allow CTS-to-self if possible for new association.
223 * this is relevant only for 5000 series and up,
224 * but will not damage 4965
225 */
226 priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
227
43d59b32
EG
228 /* Apply the new configuration
229 * RXON assoc doesn't clear the station table in uCode,
230 */
231 ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
232 sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
233 if (ret) {
15b1687c 234 IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
43d59b32
EG
235 return ret;
236 }
237 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
b481de9c 238 }
a643565e 239 iwl_print_rx_config_cmd(priv);
b481de9c 240
36da7d70
ZY
241 iwl_init_sensitivity(priv);
242
243 /* If we issue a new RXON command which required a tune then we must
244 * send a new TXPOWER command or we won't be able to Tx any frames */
245 ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
246 if (ret) {
15b1687c 247 IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
36da7d70
ZY
248 return ret;
249 }
250
b481de9c
ZY
251 return 0;
252}
253
5b9f8cd3 254void iwl_update_chain_flags(struct iwl_priv *priv)
5da4b55f
MA
255{
256
45823531
AK
257 if (priv->cfg->ops->hcmd->set_rxon_chain)
258 priv->cfg->ops->hcmd->set_rxon_chain(priv);
e0158e61 259 iwlcore_commit_rxon(priv);
5da4b55f
MA
260}
261
fcab423d 262static void iwl_clear_free_frames(struct iwl_priv *priv)
b481de9c
ZY
263{
264 struct list_head *element;
265
e1623446 266 IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
b481de9c
ZY
267 priv->frames_count);
268
269 while (!list_empty(&priv->free_frames)) {
270 element = priv->free_frames.next;
271 list_del(element);
fcab423d 272 kfree(list_entry(element, struct iwl_frame, list));
b481de9c
ZY
273 priv->frames_count--;
274 }
275
276 if (priv->frames_count) {
39aadf8c 277 IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
b481de9c
ZY
278 priv->frames_count);
279 priv->frames_count = 0;
280 }
281}
282
fcab423d 283static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
b481de9c 284{
fcab423d 285 struct iwl_frame *frame;
b481de9c
ZY
286 struct list_head *element;
287 if (list_empty(&priv->free_frames)) {
288 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
289 if (!frame) {
15b1687c 290 IWL_ERR(priv, "Could not allocate frame!\n");
b481de9c
ZY
291 return NULL;
292 }
293
294 priv->frames_count++;
295 return frame;
296 }
297
298 element = priv->free_frames.next;
299 list_del(element);
fcab423d 300 return list_entry(element, struct iwl_frame, list);
b481de9c
ZY
301}
302
fcab423d 303static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
b481de9c
ZY
304{
305 memset(frame, 0, sizeof(*frame));
306 list_add(&frame->list, &priv->free_frames);
307}
308
47ff65c4 309static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
4bf64efd 310 struct ieee80211_hdr *hdr,
73ec1cc2 311 int left)
b481de9c 312{
3109ece1 313 if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
05c914fe
JB
314 ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
315 (priv->iw_mode != NL80211_IFTYPE_AP)))
b481de9c
ZY
316 return 0;
317
318 if (priv->ibss_beacon->len > left)
319 return 0;
320
321 memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
322
323 return priv->ibss_beacon->len;
324}
325
47ff65c4
DH
326/* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
327static void iwl_set_beacon_tim(struct iwl_priv *priv,
328 struct iwl_tx_beacon_cmd *tx_beacon_cmd,
329 u8 *beacon, u32 frame_size)
330{
331 u16 tim_idx;
332 struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
333
334 /*
335 * The index is relative to frame start but we start looking at the
336 * variable-length part of the beacon.
337 */
338 tim_idx = mgmt->u.beacon.variable - beacon;
339
340 /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
341 while ((tim_idx < (frame_size - 2)) &&
342 (beacon[tim_idx] != WLAN_EID_TIM))
343 tim_idx += beacon[tim_idx+1] + 2;
344
345 /* If TIM field was found, set variables */
346 if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
347 tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
348 tx_beacon_cmd->tim_size = beacon[tim_idx+1];
349 } else
350 IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
351}
352
5b9f8cd3 353static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
47ff65c4 354 struct iwl_frame *frame)
4bf64efd
TW
355{
356 struct iwl_tx_beacon_cmd *tx_beacon_cmd;
47ff65c4
DH
357 u32 frame_size;
358 u32 rate_flags;
359 u32 rate;
360 /*
361 * We have to set up the TX command, the TX Beacon command, and the
362 * beacon contents.
363 */
4bf64efd 364
47ff65c4 365 /* Initialize memory */
4bf64efd
TW
366 tx_beacon_cmd = &frame->u.beacon;
367 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
368
47ff65c4 369 /* Set up TX beacon contents */
4bf64efd 370 frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
4bf64efd 371 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
47ff65c4
DH
372 if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
373 return 0;
4bf64efd 374
47ff65c4 375 /* Set up TX command fields */
4bf64efd 376 tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
47ff65c4
DH
377 tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
378 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
379 tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
380 TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
4bf64efd 381
47ff65c4
DH
382 /* Set up TX beacon command fields */
383 iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
384 frame_size);
4bf64efd 385
47ff65c4
DH
386 /* Set up packet rate and flags */
387 rate = iwl_rate_get_lowest_plcp(priv);
388 priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
389 rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
390 if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
391 rate_flags |= RATE_MCS_CCK_MSK;
392 tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
393 rate_flags);
4bf64efd
TW
394
395 return sizeof(*tx_beacon_cmd) + frame_size;
396}
5b9f8cd3 397static int iwl_send_beacon_cmd(struct iwl_priv *priv)
b481de9c 398{
fcab423d 399 struct iwl_frame *frame;
b481de9c
ZY
400 unsigned int frame_size;
401 int rc;
b481de9c 402
fcab423d 403 frame = iwl_get_free_frame(priv);
b481de9c 404 if (!frame) {
15b1687c 405 IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
b481de9c
ZY
406 "command.\n");
407 return -ENOMEM;
408 }
409
47ff65c4
DH
410 frame_size = iwl_hw_get_beacon_cmd(priv, frame);
411 if (!frame_size) {
412 IWL_ERR(priv, "Error configuring the beacon command\n");
413 iwl_free_frame(priv, frame);
414 return -EINVAL;
415 }
b481de9c 416
857485c0 417 rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
b481de9c
ZY
418 &frame->u.cmd[0]);
419
fcab423d 420 iwl_free_frame(priv, frame);
b481de9c
ZY
421
422 return rc;
423}
424
7aaa1d79
SO
425static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
426{
427 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
428
429 dma_addr_t addr = get_unaligned_le32(&tb->lo);
430 if (sizeof(dma_addr_t) > sizeof(u32))
431 addr |=
432 ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
433
434 return addr;
435}
436
437static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
438{
439 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
440
441 return le16_to_cpu(tb->hi_n_len) >> 4;
442}
443
444static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
445 dma_addr_t addr, u16 len)
446{
447 struct iwl_tfd_tb *tb = &tfd->tbs[idx];
448 u16 hi_n_len = len << 4;
449
450 put_unaligned_le32(addr, &tb->lo);
451 if (sizeof(dma_addr_t) > sizeof(u32))
452 hi_n_len |= ((addr >> 16) >> 16) & 0xF;
453
454 tb->hi_n_len = cpu_to_le16(hi_n_len);
455
456 tfd->num_tbs = idx + 1;
457}
458
459static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
460{
461 return tfd->num_tbs & 0x1f;
462}
463
464/**
465 * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
466 * @priv - driver private data
467 * @txq - tx queue
468 *
469 * Does NOT advance any TFD circular buffer read/write indexes
470 * Does NOT free the TFD itself (which is within circular buffer)
471 */
472void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
473{
59606ffa 474 struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
7aaa1d79
SO
475 struct iwl_tfd *tfd;
476 struct pci_dev *dev = priv->pci_dev;
477 int index = txq->q.read_ptr;
478 int i;
479 int num_tbs;
480
481 tfd = &tfd_tmp[index];
482
483 /* Sanity check on number of chunks */
484 num_tbs = iwl_tfd_get_num_tbs(tfd);
485
486 if (num_tbs >= IWL_NUM_OF_TBS) {
487 IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
488 /* @todo issue fatal error, it is quite serious situation */
489 return;
490 }
491
492 /* Unmap tx_cmd */
493 if (num_tbs)
494 pci_unmap_single(dev,
c2acea8e
JB
495 pci_unmap_addr(&txq->meta[index], mapping),
496 pci_unmap_len(&txq->meta[index], len),
96891cee 497 PCI_DMA_BIDIRECTIONAL);
7aaa1d79
SO
498
499 /* Unmap chunks, if any. */
500 for (i = 1; i < num_tbs; i++) {
501 pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
502 iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
503
504 if (txq->txb) {
505 dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
506 txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
507 }
508 }
509}
510
511int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
512 struct iwl_tx_queue *txq,
513 dma_addr_t addr, u16 len,
514 u8 reset, u8 pad)
515{
516 struct iwl_queue *q;
59606ffa 517 struct iwl_tfd *tfd, *tfd_tmp;
7aaa1d79
SO
518 u32 num_tbs;
519
520 q = &txq->q;
59606ffa
SO
521 tfd_tmp = (struct iwl_tfd *)txq->tfds;
522 tfd = &tfd_tmp[q->write_ptr];
7aaa1d79
SO
523
524 if (reset)
525 memset(tfd, 0, sizeof(*tfd));
526
527 num_tbs = iwl_tfd_get_num_tbs(tfd);
528
529 /* Each TFD can point to a maximum 20 Tx buffers */
530 if (num_tbs >= IWL_NUM_OF_TBS) {
531 IWL_ERR(priv, "Error can not send more than %d chunks\n",
532 IWL_NUM_OF_TBS);
533 return -EINVAL;
534 }
535
536 BUG_ON(addr & ~DMA_BIT_MASK(36));
537 if (unlikely(addr & ~IWL_TX_DMA_MASK))
538 IWL_ERR(priv, "Unaligned address = %llx\n",
539 (unsigned long long)addr);
540
541 iwl_tfd_set_tb(tfd, num_tbs, addr, len);
542
543 return 0;
544}
545
a8e74e27
SO
546/*
547 * Tell nic where to find circular buffer of Tx Frame Descriptors for
548 * given Tx queue, and enable the DMA channel used for that queue.
549 *
550 * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
551 * channels supported in hardware.
552 */
553int iwl_hw_tx_queue_init(struct iwl_priv *priv,
554 struct iwl_tx_queue *txq)
555{
a8e74e27
SO
556 int txq_id = txq->q.id;
557
a8e74e27
SO
558 /* Circular buffer (TFD queue in DRAM) physical base address */
559 iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
560 txq->q.dma_addr >> 8);
561
a8e74e27
SO
562 return 0;
563}
564
b481de9c
ZY
565/******************************************************************************
566 *
567 * Generic RX handler implementations
568 *
569 ******************************************************************************/
885ba202
TW
570static void iwl_rx_reply_alive(struct iwl_priv *priv,
571 struct iwl_rx_mem_buffer *rxb)
b481de9c 572{
2f301227 573 struct iwl_rx_packet *pkt = rxb_addr(rxb);
885ba202 574 struct iwl_alive_resp *palive;
b481de9c
ZY
575 struct delayed_work *pwork;
576
577 palive = &pkt->u.alive_frame;
578
e1623446 579 IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
b481de9c
ZY
580 "0x%01X 0x%01X\n",
581 palive->is_valid, palive->ver_type,
582 palive->ver_subtype);
583
584 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
e1623446 585 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
b481de9c
ZY
586 memcpy(&priv->card_alive_init,
587 &pkt->u.alive_frame,
885ba202 588 sizeof(struct iwl_init_alive_resp));
b481de9c
ZY
589 pwork = &priv->init_alive_start;
590 } else {
e1623446 591 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
b481de9c 592 memcpy(&priv->card_alive, &pkt->u.alive_frame,
885ba202 593 sizeof(struct iwl_alive_resp));
b481de9c
ZY
594 pwork = &priv->alive_start;
595 }
596
597 /* We delay the ALIVE response by 5ms to
598 * give the HW RF Kill time to activate... */
599 if (palive->is_valid == UCODE_VALID_OK)
600 queue_delayed_work(priv->workqueue, pwork,
601 msecs_to_jiffies(5));
602 else
39aadf8c 603 IWL_WARN(priv, "uCode did not respond OK.\n");
b481de9c
ZY
604}
605
5b9f8cd3 606static void iwl_bg_beacon_update(struct work_struct *work)
b481de9c 607{
c79dd5b5
TW
608 struct iwl_priv *priv =
609 container_of(work, struct iwl_priv, beacon_update);
b481de9c
ZY
610 struct sk_buff *beacon;
611
612 /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
e039fa4a 613 beacon = ieee80211_beacon_get(priv->hw, priv->vif);
b481de9c
ZY
614
615 if (!beacon) {
15b1687c 616 IWL_ERR(priv, "update beacon failed\n");
b481de9c
ZY
617 return;
618 }
619
620 mutex_lock(&priv->mutex);
621 /* new beacon skb is allocated every time; dispose previous.*/
622 if (priv->ibss_beacon)
623 dev_kfree_skb(priv->ibss_beacon);
624
625 priv->ibss_beacon = beacon;
626 mutex_unlock(&priv->mutex);
627
5b9f8cd3 628 iwl_send_beacon_cmd(priv);
b481de9c
ZY
629}
630
4e39317d 631/**
5b9f8cd3 632 * iwl_bg_statistics_periodic - Timer callback to queue statistics
4e39317d
EG
633 *
634 * This callback is provided in order to send a statistics request.
635 *
636 * This timer function is continually reset to execute within
637 * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
638 * was received. We need to ensure we receive the statistics in order
639 * to update the temperature used for calibrating the TXPOWER.
640 */
5b9f8cd3 641static void iwl_bg_statistics_periodic(unsigned long data)
4e39317d
EG
642{
643 struct iwl_priv *priv = (struct iwl_priv *)data;
644
645 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
646 return;
647
61780ee3
MA
648 /* dont send host command if rf-kill is on */
649 if (!iwl_is_ready_rf(priv))
650 return;
651
ef8d5529 652 iwl_send_statistics_request(priv, CMD_ASYNC, false);
4e39317d
EG
653}
654
a9e1cb6a
WYG
655
656static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
657 u32 start_idx, u32 num_events,
658 u32 mode)
659{
660 u32 i;
661 u32 ptr; /* SRAM byte address of log data */
662 u32 ev, time, data; /* event log data */
663 unsigned long reg_flags;
664
665 if (mode == 0)
666 ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
667 else
668 ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
669
670 /* Make sure device is powered up for SRAM reads */
671 spin_lock_irqsave(&priv->reg_lock, reg_flags);
672 if (iwl_grab_nic_access(priv)) {
673 spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
674 return;
675 }
676
677 /* Set starting address; reads will auto-increment */
678 _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
679 rmb();
680
681 /*
682 * "time" is actually "data" for mode 0 (no timestamp).
683 * place event id # at far right for easier visual parsing.
684 */
685 for (i = 0; i < num_events; i++) {
686 ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
687 time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
688 if (mode == 0) {
689 trace_iwlwifi_dev_ucode_cont_event(priv,
690 0, time, ev);
691 } else {
692 data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
693 trace_iwlwifi_dev_ucode_cont_event(priv,
694 time, data, ev);
695 }
696 }
697 /* Allow device to power down */
698 iwl_release_nic_access(priv);
699 spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
700}
701
875295f1 702static void iwl_continuous_event_trace(struct iwl_priv *priv)
a9e1cb6a
WYG
703{
704 u32 capacity; /* event log capacity in # entries */
705 u32 base; /* SRAM byte address of event log header */
706 u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
707 u32 num_wraps; /* # times uCode wrapped to top of log */
708 u32 next_entry; /* index of next entry to be written by uCode */
709
710 if (priv->ucode_type == UCODE_INIT)
711 base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
712 else
713 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
714 if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
715 capacity = iwl_read_targ_mem(priv, base);
716 num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
717 mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
718 next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
719 } else
720 return;
721
722 if (num_wraps == priv->event_log.num_wraps) {
723 iwl_print_cont_event_trace(priv,
724 base, priv->event_log.next_entry,
725 next_entry - priv->event_log.next_entry,
726 mode);
727 priv->event_log.non_wraps_count++;
728 } else {
729 if ((num_wraps - priv->event_log.num_wraps) > 1)
730 priv->event_log.wraps_more_count++;
731 else
732 priv->event_log.wraps_once_count++;
733 trace_iwlwifi_dev_ucode_wrap_event(priv,
734 num_wraps - priv->event_log.num_wraps,
735 next_entry, priv->event_log.next_entry);
736 if (next_entry < priv->event_log.next_entry) {
737 iwl_print_cont_event_trace(priv, base,
738 priv->event_log.next_entry,
739 capacity - priv->event_log.next_entry,
740 mode);
741
742 iwl_print_cont_event_trace(priv, base, 0,
743 next_entry, mode);
744 } else {
745 iwl_print_cont_event_trace(priv, base,
746 next_entry, capacity - next_entry,
747 mode);
748
749 iwl_print_cont_event_trace(priv, base, 0,
750 next_entry, mode);
751 }
752 }
753 priv->event_log.num_wraps = num_wraps;
754 priv->event_log.next_entry = next_entry;
755}
756
757/**
758 * iwl_bg_ucode_trace - Timer callback to log ucode event
759 *
760 * The timer is continually set to execute every
761 * UCODE_TRACE_PERIOD milliseconds after the last timer expired
762 * this function is to perform continuous uCode event logging operation
763 * if enabled
764 */
765static void iwl_bg_ucode_trace(unsigned long data)
766{
767 struct iwl_priv *priv = (struct iwl_priv *)data;
768
769 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
770 return;
771
772 if (priv->event_log.ucode_trace) {
773 iwl_continuous_event_trace(priv);
774 /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
775 mod_timer(&priv->ucode_trace,
776 jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
777 }
778}
779
5b9f8cd3 780static void iwl_rx_beacon_notif(struct iwl_priv *priv,
a55360e4 781 struct iwl_rx_mem_buffer *rxb)
b481de9c 782{
0a6857e7 783#ifdef CONFIG_IWLWIFI_DEBUG
2f301227 784 struct iwl_rx_packet *pkt = rxb_addr(rxb);
2aa6ab86
TW
785 struct iwl4965_beacon_notif *beacon =
786 (struct iwl4965_beacon_notif *)pkt->u.raw;
e7d326ac 787 u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
b481de9c 788
e1623446 789 IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
b481de9c 790 "tsf %d %d rate %d\n",
25a6572c 791 le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
b481de9c
ZY
792 beacon->beacon_notify_hdr.failure_frame,
793 le32_to_cpu(beacon->ibss_mgr_status),
794 le32_to_cpu(beacon->high_tsf),
795 le32_to_cpu(beacon->low_tsf), rate);
796#endif
797
05c914fe 798 if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
b481de9c
ZY
799 (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
800 queue_work(priv->workqueue, &priv->beacon_update);
801}
802
b481de9c
ZY
803/* Handle notification from uCode that card's power state is changing
804 * due to software, hardware, or critical temperature RFKILL */
5b9f8cd3 805static void iwl_rx_card_state_notif(struct iwl_priv *priv,
a55360e4 806 struct iwl_rx_mem_buffer *rxb)
b481de9c 807{
2f301227 808 struct iwl_rx_packet *pkt = rxb_addr(rxb);
b481de9c
ZY
809 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
810 unsigned long status = priv->status;
811
3a41bbd5 812 IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
b481de9c 813 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
3a41bbd5
WYG
814 (flags & SW_CARD_DISABLED) ? "Kill" : "On",
815 (flags & CT_CARD_DISABLED) ?
816 "Reached" : "Not reached");
b481de9c
ZY
817
818 if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
3a41bbd5 819 CT_CARD_DISABLED)) {
b481de9c 820
3395f6e9 821 iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
b481de9c
ZY
822 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
823
a8b50a0a
MA
824 iwl_write_direct32(priv, HBUS_TARG_MBX_C,
825 HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
b481de9c
ZY
826
827 if (!(flags & RXON_CARD_DISABLED)) {
3395f6e9 828 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
b481de9c 829 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
a8b50a0a 830 iwl_write_direct32(priv, HBUS_TARG_MBX_C,
b481de9c 831 HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
b481de9c 832 }
3a41bbd5 833 if (flags & CT_CARD_DISABLED)
39b73fb1 834 iwl_tt_enter_ct_kill(priv);
b481de9c 835 }
3a41bbd5 836 if (!(flags & CT_CARD_DISABLED))
39b73fb1 837 iwl_tt_exit_ct_kill(priv);
b481de9c
ZY
838
839 if (flags & HW_CARD_DISABLED)
840 set_bit(STATUS_RF_KILL_HW, &priv->status);
841 else
842 clear_bit(STATUS_RF_KILL_HW, &priv->status);
843
844
b481de9c 845 if (!(flags & RXON_CARD_DISABLED))
2a421b91 846 iwl_scan_cancel(priv);
b481de9c
ZY
847
848 if ((test_bit(STATUS_RF_KILL_HW, &status) !=
a60e77e5
JB
849 test_bit(STATUS_RF_KILL_HW, &priv->status)))
850 wiphy_rfkill_set_hw_state(priv->hw->wiphy,
851 test_bit(STATUS_RF_KILL_HW, &priv->status));
b481de9c
ZY
852 else
853 wake_up_interruptible(&priv->wait_command_queue);
854}
855
5b9f8cd3 856int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
e2e3c57b 857{
e2e3c57b 858 if (src == IWL_PWR_SRC_VAUX) {
3fdb68de 859 if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
e2e3c57b
TW
860 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
861 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
862 ~APMG_PS_CTRL_MSK_PWR_SRC);
863 } else {
864 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
865 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
866 ~APMG_PS_CTRL_MSK_PWR_SRC);
867 }
868
a8b50a0a 869 return 0;
e2e3c57b
TW
870}
871
b481de9c 872/**
5b9f8cd3 873 * iwl_setup_rx_handlers - Initialize Rx handler callbacks
b481de9c
ZY
874 *
875 * Setup the RX handlers for each of the reply types sent from the uCode
876 * to the host.
877 *
878 * This function chains into the hardware specific files for them to setup
879 * any hardware specific handlers as well.
880 */
653fa4a0 881static void iwl_setup_rx_handlers(struct iwl_priv *priv)
b481de9c 882{
885ba202 883 priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
5b9f8cd3
EG
884 priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
885 priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
81963d68
RC
886 priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
887 iwl_rx_spectrum_measure_notif;
5b9f8cd3 888 priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
b481de9c 889 priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
5b9f8cd3
EG
890 iwl_rx_pm_debug_statistics_notif;
891 priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
b481de9c 892
9fbab516
BC
893 /*
894 * The same handler is used for both the REPLY to a discrete
895 * statistics request from the host as well as for the periodic
896 * statistics notifications (after received beacons) from the uCode.
b481de9c 897 */
ef8d5529 898 priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
8f91aecb 899 priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
2a421b91
TW
900
901 iwl_setup_rx_scan_handlers(priv);
902
37a44211 903 /* status change handler */
5b9f8cd3 904 priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
b481de9c 905
c1354754
TW
906 priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
907 iwl_rx_missed_beacon_notif;
37a44211 908 /* Rx handlers */
1781a07f
EG
909 priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
910 priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
653fa4a0
EG
911 /* block ack */
912 priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
9fbab516 913 /* Set up hardware specific Rx handlers */
d4789efe 914 priv->cfg->ops->lib->rx_handler_setup(priv);
b481de9c
ZY
915}
916
b481de9c 917/**
a55360e4 918 * iwl_rx_handle - Main entry function for receiving responses from uCode
b481de9c
ZY
919 *
920 * Uses the priv->rx_handlers callback function array to invoke
921 * the appropriate handlers, including command responses,
922 * frame-received notifications, and other notifications.
923 */
a55360e4 924void iwl_rx_handle(struct iwl_priv *priv)
b481de9c 925{
a55360e4 926 struct iwl_rx_mem_buffer *rxb;
db11d634 927 struct iwl_rx_packet *pkt;
a55360e4 928 struct iwl_rx_queue *rxq = &priv->rxq;
b481de9c
ZY
929 u32 r, i;
930 int reclaim;
931 unsigned long flags;
5c0eef96 932 u8 fill_rx = 0;
d68ab680 933 u32 count = 8;
4752c93c 934 int total_empty;
b481de9c 935
6440adb5
CB
936 /* uCode's read index (stored in shared DRAM) indicates the last Rx
937 * buffer that the driver may process (last buffer filled by ucode). */
8d86422a 938 r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
b481de9c
ZY
939 i = rxq->read;
940
941 /* Rx interrupt, but nothing sent from uCode */
942 if (i == r)
e1623446 943 IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
b481de9c 944
4752c93c 945 /* calculate total frames need to be restock after handling RX */
7300515d 946 total_empty = r - rxq->write_actual;
4752c93c
MA
947 if (total_empty < 0)
948 total_empty += RX_QUEUE_SIZE;
949
950 if (total_empty > (RX_QUEUE_SIZE / 2))
5c0eef96
MA
951 fill_rx = 1;
952
b481de9c
ZY
953 while (i != r) {
954 rxb = rxq->queue[i];
955
9fbab516 956 /* If an RXB doesn't have a Rx queue slot associated with it,
b481de9c
ZY
957 * then a bug has been introduced in the queue refilling
958 * routines -- catch it here */
959 BUG_ON(rxb == NULL);
960
961 rxq->queue[i] = NULL;
962
2f301227
ZY
963 pci_unmap_page(priv->pci_dev, rxb->page_dma,
964 PAGE_SIZE << priv->hw_params.rx_page_order,
965 PCI_DMA_FROMDEVICE);
966 pkt = rxb_addr(rxb);
b481de9c 967
be1a71a1
JB
968 trace_iwlwifi_dev_rx(priv, pkt,
969 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
970
b481de9c
ZY
971 /* Reclaim a command buffer only if this packet is a response
972 * to a (driver-originated) command.
973 * If the packet (e.g. Rx frame) originated from uCode,
974 * there is no command buffer to reclaim.
975 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
976 * but apparently a few don't get set; catch them here. */
977 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
978 (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
857485c0 979 (pkt->hdr.cmd != REPLY_RX) &&
7dddaf1a 980 (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
cfe01709 981 (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
b481de9c
ZY
982 (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
983 (pkt->hdr.cmd != REPLY_TX);
984
985 /* Based on type of command response or notification,
986 * handle those that need handling via function in
5b9f8cd3 987 * rx_handlers table. See iwl_setup_rx_handlers() */
b481de9c 988 if (priv->rx_handlers[pkt->hdr.cmd]) {
e1623446 989 IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
f3d67999 990 i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
a83b9141 991 priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
29b1b268 992 priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
b481de9c
ZY
993 } else {
994 /* No handling needed */
e1623446 995 IWL_DEBUG_RX(priv,
b481de9c
ZY
996 "r %d i %d No handler needed for %s, 0x%02x\n",
997 r, i, get_cmd_string(pkt->hdr.cmd),
998 pkt->hdr.cmd);
999 }
1000
29b1b268
ZY
1001 /*
1002 * XXX: After here, we should always check rxb->page
1003 * against NULL before touching it or its virtual
1004 * memory (pkt). Because some rx_handler might have
1005 * already taken or freed the pages.
1006 */
1007
b481de9c 1008 if (reclaim) {
2f301227
ZY
1009 /* Invoke any callbacks, transfer the buffer to caller,
1010 * and fire off the (possibly) blocking iwl_send_cmd()
b481de9c 1011 * as we reclaim the driver command queue */
29b1b268 1012 if (rxb->page)
17b88929 1013 iwl_tx_cmd_complete(priv, rxb);
b481de9c 1014 else
39aadf8c 1015 IWL_WARN(priv, "Claim null rxb?\n");
b481de9c
ZY
1016 }
1017
7300515d
ZY
1018 /* Reuse the page if possible. For notification packets and
1019 * SKBs that fail to Rx correctly, add them back into the
1020 * rx_free list for reuse later. */
1021 spin_lock_irqsave(&rxq->lock, flags);
2f301227 1022 if (rxb->page != NULL) {
7300515d
ZY
1023 rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
1024 0, PAGE_SIZE << priv->hw_params.rx_page_order,
1025 PCI_DMA_FROMDEVICE);
1026 list_add_tail(&rxb->list, &rxq->rx_free);
1027 rxq->free_count++;
1028 } else
1029 list_add_tail(&rxb->list, &rxq->rx_used);
b481de9c 1030
b481de9c 1031 spin_unlock_irqrestore(&rxq->lock, flags);
7300515d 1032
b481de9c 1033 i = (i + 1) & RX_QUEUE_MASK;
5c0eef96
MA
1034 /* If there are a lot of unused frames,
1035 * restock the Rx queue so ucode wont assert. */
1036 if (fill_rx) {
1037 count++;
1038 if (count >= 8) {
7300515d 1039 rxq->read = i;
4752c93c 1040 iwl_rx_replenish_now(priv);
5c0eef96
MA
1041 count = 0;
1042 }
1043 }
b481de9c
ZY
1044 }
1045
1046 /* Backtrack one entry */
7300515d 1047 rxq->read = i;
4752c93c
MA
1048 if (fill_rx)
1049 iwl_rx_replenish_now(priv);
1050 else
1051 iwl_rx_queue_restock(priv);
a55360e4 1052}
a55360e4 1053
0359facc
MA
1054/* call this function to flush any scheduled tasklet */
1055static inline void iwl_synchronize_irq(struct iwl_priv *priv)
1056{
a96a27f9 1057 /* wait to make sure we flush pending tasklet*/
0359facc
MA
1058 synchronize_irq(priv->pci_dev->irq);
1059 tasklet_kill(&priv->irq_tasklet);
1060}
1061
ef850d7c 1062static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
b481de9c
ZY
1063{
1064 u32 inta, handled = 0;
1065 u32 inta_fh;
1066 unsigned long flags;
c2e61da2 1067 u32 i;
0a6857e7 1068#ifdef CONFIG_IWLWIFI_DEBUG
b481de9c
ZY
1069 u32 inta_mask;
1070#endif
1071
1072 spin_lock_irqsave(&priv->lock, flags);
1073
1074 /* Ack/clear/reset pending uCode interrupts.
1075 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
1076 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
3395f6e9
TW
1077 inta = iwl_read32(priv, CSR_INT);
1078 iwl_write32(priv, CSR_INT, inta);
b481de9c
ZY
1079
1080 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
1081 * Any new interrupts that happen after this, either while we're
1082 * in this tasklet, or later, will show up in next ISR/tasklet. */
3395f6e9
TW
1083 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1084 iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
b481de9c 1085
0a6857e7 1086#ifdef CONFIG_IWLWIFI_DEBUG
3d816c77 1087 if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
9fbab516 1088 /* just for debug */
3395f6e9 1089 inta_mask = iwl_read32(priv, CSR_INT_MASK);
e1623446 1090 IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
b481de9c
ZY
1091 inta, inta_mask, inta_fh);
1092 }
1093#endif
1094
2f301227
ZY
1095 spin_unlock_irqrestore(&priv->lock, flags);
1096
b481de9c
ZY
1097 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
1098 * atomic, make sure that inta covers all the interrupts that
1099 * we've discovered, even if FH interrupt came in just after
1100 * reading CSR_INT. */
6f83eaa1 1101 if (inta_fh & CSR49_FH_INT_RX_MASK)
b481de9c 1102 inta |= CSR_INT_BIT_FH_RX;
6f83eaa1 1103 if (inta_fh & CSR49_FH_INT_TX_MASK)
b481de9c
ZY
1104 inta |= CSR_INT_BIT_FH_TX;
1105
1106 /* Now service all interrupt bits discovered above. */
1107 if (inta & CSR_INT_BIT_HW_ERR) {
58dba728 1108 IWL_ERR(priv, "Hardware error detected. Restarting.\n");
b481de9c
ZY
1109
1110 /* Tell the device to stop sending interrupts */
5b9f8cd3 1111 iwl_disable_interrupts(priv);
b481de9c 1112
a83b9141 1113 priv->isr_stats.hw++;
5b9f8cd3 1114 iwl_irq_handle_error(priv);
b481de9c
ZY
1115
1116 handled |= CSR_INT_BIT_HW_ERR;
1117
b481de9c
ZY
1118 return;
1119 }
1120
0a6857e7 1121#ifdef CONFIG_IWLWIFI_DEBUG
3d816c77 1122 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
b481de9c 1123 /* NIC fires this, but we don't use it, redundant with WAKEUP */
a83b9141 1124 if (inta & CSR_INT_BIT_SCD) {
e1623446 1125 IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
25c03d8e 1126 "the frame/frames.\n");
a83b9141
WYG
1127 priv->isr_stats.sch++;
1128 }
b481de9c
ZY
1129
1130 /* Alive notification via Rx interrupt will do the real work */
a83b9141 1131 if (inta & CSR_INT_BIT_ALIVE) {
e1623446 1132 IWL_DEBUG_ISR(priv, "Alive interrupt\n");
a83b9141
WYG
1133 priv->isr_stats.alive++;
1134 }
b481de9c
ZY
1135 }
1136#endif
1137 /* Safely ignore these bits for debug checks below */
25c03d8e 1138 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
b481de9c 1139
9fbab516 1140 /* HW RF KILL switch toggled */
b481de9c
ZY
1141 if (inta & CSR_INT_BIT_RF_KILL) {
1142 int hw_rf_kill = 0;
3395f6e9 1143 if (!(iwl_read32(priv, CSR_GP_CNTRL) &
b481de9c
ZY
1144 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
1145 hw_rf_kill = 1;
1146
4c423a2b 1147 IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
c3056065 1148 hw_rf_kill ? "disable radio" : "enable radio");
b481de9c 1149
a83b9141
WYG
1150 priv->isr_stats.rfkill++;
1151
a9efa652 1152 /* driver only loads ucode once setting the interface up.
6cd0b1cb
HS
1153 * the driver allows loading the ucode even if the radio
1154 * is killed. Hence update the killswitch state here. The
1155 * rfkill handler will care about restarting if needed.
a9efa652 1156 */
6cd0b1cb
HS
1157 if (!test_bit(STATUS_ALIVE, &priv->status)) {
1158 if (hw_rf_kill)
1159 set_bit(STATUS_RF_KILL_HW, &priv->status);
1160 else
1161 clear_bit(STATUS_RF_KILL_HW, &priv->status);
a60e77e5 1162 wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
edb34228 1163 }
b481de9c
ZY
1164
1165 handled |= CSR_INT_BIT_RF_KILL;
1166 }
1167
9fbab516 1168 /* Chip got too hot and stopped itself */
b481de9c 1169 if (inta & CSR_INT_BIT_CT_KILL) {
15b1687c 1170 IWL_ERR(priv, "Microcode CT kill error detected.\n");
a83b9141 1171 priv->isr_stats.ctkill++;
b481de9c
ZY
1172 handled |= CSR_INT_BIT_CT_KILL;
1173 }
1174
1175 /* Error detected by uCode */
1176 if (inta & CSR_INT_BIT_SW_ERR) {
15b1687c
WT
1177 IWL_ERR(priv, "Microcode SW error detected. "
1178 " Restarting 0x%X.\n", inta);
a83b9141
WYG
1179 priv->isr_stats.sw++;
1180 priv->isr_stats.sw_err = inta;
5b9f8cd3 1181 iwl_irq_handle_error(priv);
b481de9c
ZY
1182 handled |= CSR_INT_BIT_SW_ERR;
1183 }
1184
c2e61da2
BC
1185 /*
1186 * uCode wakes up after power-down sleep.
1187 * Tell device about any new tx or host commands enqueued,
1188 * and about any Rx buffers made available while asleep.
1189 */
b481de9c 1190 if (inta & CSR_INT_BIT_WAKEUP) {
e1623446 1191 IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
a55360e4 1192 iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
c2e61da2
BC
1193 for (i = 0; i < priv->hw_params.max_txq_num; i++)
1194 iwl_txq_update_write_ptr(priv, &priv->txq[i]);
a83b9141 1195 priv->isr_stats.wakeup++;
b481de9c
ZY
1196 handled |= CSR_INT_BIT_WAKEUP;
1197 }
1198
1199 /* All uCode command responses, including Tx command responses,
1200 * Rx "responses" (frame-received notification), and other
1201 * notifications from uCode come through here*/
1202 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
a55360e4 1203 iwl_rx_handle(priv);
a83b9141 1204 priv->isr_stats.rx++;
b481de9c
ZY
1205 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
1206 }
1207
c72cd19f 1208 /* This "Tx" DMA channel is used only for loading uCode */
b481de9c 1209 if (inta & CSR_INT_BIT_FH_TX) {
c72cd19f 1210 IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
a83b9141 1211 priv->isr_stats.tx++;
b481de9c 1212 handled |= CSR_INT_BIT_FH_TX;
c72cd19f 1213 /* Wake up uCode load routine, now that load is complete */
dbb983b7
RR
1214 priv->ucode_write_complete = 1;
1215 wake_up_interruptible(&priv->wait_command_queue);
b481de9c
ZY
1216 }
1217
a83b9141 1218 if (inta & ~handled) {
15b1687c 1219 IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
a83b9141
WYG
1220 priv->isr_stats.unhandled++;
1221 }
b481de9c 1222
40cefda9 1223 if (inta & ~(priv->inta_mask)) {
39aadf8c 1224 IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
40cefda9 1225 inta & ~priv->inta_mask);
39aadf8c 1226 IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
b481de9c
ZY
1227 }
1228
1229 /* Re-enable all interrupts */
0359facc
MA
1230 /* only Re-enable if diabled by irq */
1231 if (test_bit(STATUS_INT_ENABLED, &priv->status))
5b9f8cd3 1232 iwl_enable_interrupts(priv);
b481de9c 1233
0a6857e7 1234#ifdef CONFIG_IWLWIFI_DEBUG
3d816c77 1235 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
3395f6e9
TW
1236 inta = iwl_read32(priv, CSR_INT);
1237 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1238 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
e1623446 1239 IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
b481de9c
ZY
1240 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
1241 }
1242#endif
b481de9c
ZY
1243}
1244
ef850d7c
MA
1245/* tasklet for iwlagn interrupt */
1246static void iwl_irq_tasklet(struct iwl_priv *priv)
1247{
1248 u32 inta = 0;
1249 u32 handled = 0;
1250 unsigned long flags;
8756990f 1251 u32 i;
ef850d7c
MA
1252#ifdef CONFIG_IWLWIFI_DEBUG
1253 u32 inta_mask;
1254#endif
1255
1256 spin_lock_irqsave(&priv->lock, flags);
1257
1258 /* Ack/clear/reset pending uCode interrupts.
1259 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
1260 */
1261 iwl_write32(priv, CSR_INT, priv->inta);
1262
1263 inta = priv->inta;
1264
1265#ifdef CONFIG_IWLWIFI_DEBUG
3d816c77 1266 if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
ef850d7c
MA
1267 /* just for debug */
1268 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1269 IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
1270 inta, inta_mask);
1271 }
1272#endif
2f301227
ZY
1273
1274 spin_unlock_irqrestore(&priv->lock, flags);
1275
ef850d7c
MA
1276 /* saved interrupt in inta variable now we can reset priv->inta */
1277 priv->inta = 0;
1278
1279 /* Now service all interrupt bits discovered above. */
1280 if (inta & CSR_INT_BIT_HW_ERR) {
58dba728 1281 IWL_ERR(priv, "Hardware error detected. Restarting.\n");
ef850d7c
MA
1282
1283 /* Tell the device to stop sending interrupts */
1284 iwl_disable_interrupts(priv);
1285
1286 priv->isr_stats.hw++;
1287 iwl_irq_handle_error(priv);
1288
1289 handled |= CSR_INT_BIT_HW_ERR;
1290
ef850d7c
MA
1291 return;
1292 }
1293
1294#ifdef CONFIG_IWLWIFI_DEBUG
3d816c77 1295 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
ef850d7c
MA
1296 /* NIC fires this, but we don't use it, redundant with WAKEUP */
1297 if (inta & CSR_INT_BIT_SCD) {
1298 IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
1299 "the frame/frames.\n");
1300 priv->isr_stats.sch++;
1301 }
1302
1303 /* Alive notification via Rx interrupt will do the real work */
1304 if (inta & CSR_INT_BIT_ALIVE) {
1305 IWL_DEBUG_ISR(priv, "Alive interrupt\n");
1306 priv->isr_stats.alive++;
1307 }
1308 }
1309#endif
1310 /* Safely ignore these bits for debug checks below */
1311 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
1312
1313 /* HW RF KILL switch toggled */
1314 if (inta & CSR_INT_BIT_RF_KILL) {
1315 int hw_rf_kill = 0;
1316 if (!(iwl_read32(priv, CSR_GP_CNTRL) &
1317 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
1318 hw_rf_kill = 1;
1319
4c423a2b 1320 IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
ef850d7c
MA
1321 hw_rf_kill ? "disable radio" : "enable radio");
1322
1323 priv->isr_stats.rfkill++;
1324
1325 /* driver only loads ucode once setting the interface up.
1326 * the driver allows loading the ucode even if the radio
1327 * is killed. Hence update the killswitch state here. The
1328 * rfkill handler will care about restarting if needed.
1329 */
1330 if (!test_bit(STATUS_ALIVE, &priv->status)) {
1331 if (hw_rf_kill)
1332 set_bit(STATUS_RF_KILL_HW, &priv->status);
1333 else
1334 clear_bit(STATUS_RF_KILL_HW, &priv->status);
a60e77e5 1335 wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
ef850d7c
MA
1336 }
1337
1338 handled |= CSR_INT_BIT_RF_KILL;
1339 }
1340
1341 /* Chip got too hot and stopped itself */
1342 if (inta & CSR_INT_BIT_CT_KILL) {
1343 IWL_ERR(priv, "Microcode CT kill error detected.\n");
1344 priv->isr_stats.ctkill++;
1345 handled |= CSR_INT_BIT_CT_KILL;
1346 }
1347
1348 /* Error detected by uCode */
1349 if (inta & CSR_INT_BIT_SW_ERR) {
1350 IWL_ERR(priv, "Microcode SW error detected. "
1351 " Restarting 0x%X.\n", inta);
1352 priv->isr_stats.sw++;
1353 priv->isr_stats.sw_err = inta;
1354 iwl_irq_handle_error(priv);
1355 handled |= CSR_INT_BIT_SW_ERR;
1356 }
1357
1358 /* uCode wakes up after power-down sleep */
1359 if (inta & CSR_INT_BIT_WAKEUP) {
1360 IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
1361 iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
8756990f
BC
1362 for (i = 0; i < priv->hw_params.max_txq_num; i++)
1363 iwl_txq_update_write_ptr(priv, &priv->txq[i]);
ef850d7c
MA
1364
1365 priv->isr_stats.wakeup++;
1366
1367 handled |= CSR_INT_BIT_WAKEUP;
1368 }
1369
1370 /* All uCode command responses, including Tx command responses,
1371 * Rx "responses" (frame-received notification), and other
1372 * notifications from uCode come through here*/
40cefda9
MA
1373 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
1374 CSR_INT_BIT_RX_PERIODIC)) {
ef850d7c 1375 IWL_DEBUG_ISR(priv, "Rx interrupt\n");
40cefda9
MA
1376 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
1377 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
1378 iwl_write32(priv, CSR_FH_INT_STATUS,
1379 CSR49_FH_INT_RX_MASK);
1380 }
1381 if (inta & CSR_INT_BIT_RX_PERIODIC) {
1382 handled |= CSR_INT_BIT_RX_PERIODIC;
1383 iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
1384 }
1385 /* Sending RX interrupt require many steps to be done in the
1386 * the device:
1387 * 1- write interrupt to current index in ICT table.
1388 * 2- dma RX frame.
1389 * 3- update RX shared data to indicate last write index.
1390 * 4- send interrupt.
1391 * This could lead to RX race, driver could receive RX interrupt
74ba67ed
BC
1392 * but the shared data changes does not reflect this;
1393 * periodic interrupt will detect any dangling Rx activity.
40cefda9 1394 */
74ba67ed
BC
1395
1396 /* Disable periodic interrupt; we use it as just a one-shot. */
1397 iwl_write8(priv, CSR_INT_PERIODIC_REG,
40cefda9 1398 CSR_INT_PERIODIC_DIS);
ef850d7c 1399 iwl_rx_handle(priv);
74ba67ed
BC
1400
1401 /*
1402 * Enable periodic interrupt in 8 msec only if we received
1403 * real RX interrupt (instead of just periodic int), to catch
1404 * any dangling Rx interrupt. If it was just the periodic
1405 * interrupt, there was no dangling Rx activity, and no need
1406 * to extend the periodic interrupt; one-shot is enough.
1407 */
40cefda9 1408 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
74ba67ed 1409 iwl_write8(priv, CSR_INT_PERIODIC_REG,
40cefda9
MA
1410 CSR_INT_PERIODIC_ENA);
1411
ef850d7c 1412 priv->isr_stats.rx++;
ef850d7c
MA
1413 }
1414
c72cd19f 1415 /* This "Tx" DMA channel is used only for loading uCode */
ef850d7c
MA
1416 if (inta & CSR_INT_BIT_FH_TX) {
1417 iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
c72cd19f 1418 IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
ef850d7c
MA
1419 priv->isr_stats.tx++;
1420 handled |= CSR_INT_BIT_FH_TX;
c72cd19f 1421 /* Wake up uCode load routine, now that load is complete */
ef850d7c
MA
1422 priv->ucode_write_complete = 1;
1423 wake_up_interruptible(&priv->wait_command_queue);
1424 }
1425
1426 if (inta & ~handled) {
1427 IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
1428 priv->isr_stats.unhandled++;
1429 }
1430
40cefda9 1431 if (inta & ~(priv->inta_mask)) {
ef850d7c 1432 IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
40cefda9 1433 inta & ~priv->inta_mask);
ef850d7c
MA
1434 }
1435
ef850d7c
MA
1436 /* Re-enable all interrupts */
1437 /* only Re-enable if diabled by irq */
1438 if (test_bit(STATUS_INT_ENABLED, &priv->status))
1439 iwl_enable_interrupts(priv);
ef850d7c
MA
1440}
1441
a83b9141 1442
b481de9c
ZY
1443/******************************************************************************
1444 *
1445 * uCode download functions
1446 *
1447 ******************************************************************************/
1448
5b9f8cd3 1449static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
b481de9c 1450{
98c92211
TW
1451 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
1452 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
1453 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
1454 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
1455 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
1456 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
b481de9c
ZY
1457}
1458
5b9f8cd3 1459static void iwl_nic_start(struct iwl_priv *priv)
edcdf8b2
RR
1460{
1461 /* Remove all resets to allow NIC to operate */
1462 iwl_write32(priv, CSR_RESET, 0);
1463}
1464
1465
b481de9c 1466/**
5b9f8cd3 1467 * iwl_read_ucode - Read uCode images from disk file.
b481de9c
ZY
1468 *
1469 * Copy into buffers for card to fetch via bus-mastering
1470 */
5b9f8cd3 1471static int iwl_read_ucode(struct iwl_priv *priv)
b481de9c 1472{
cc0f555d 1473 struct iwl_ucode_header *ucode;
a0987a8d 1474 int ret = -EINVAL, index;
b481de9c 1475 const struct firmware *ucode_raw;
a0987a8d
RC
1476 const char *name_pre = priv->cfg->fw_name_pre;
1477 const unsigned int api_max = priv->cfg->ucode_api_max;
1478 const unsigned int api_min = priv->cfg->ucode_api_min;
1479 char buf[25];
b481de9c
ZY
1480 u8 *src;
1481 size_t len;
cc0f555d
JS
1482 u32 api_ver, build;
1483 u32 inst_size, data_size, init_size, init_data_size, boot_size;
abdc2d62 1484 u16 eeprom_ver;
b481de9c
ZY
1485
1486 /* Ask kernel firmware_class module to get the boot firmware off disk.
1487 * request_firmware() is synchronous, file is in memory on return. */
a0987a8d
RC
1488 for (index = api_max; index >= api_min; index--) {
1489 sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
1490 ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
1491 if (ret < 0) {
15b1687c 1492 IWL_ERR(priv, "%s firmware file req failed: %d\n",
a0987a8d
RC
1493 buf, ret);
1494 if (ret == -ENOENT)
1495 continue;
1496 else
1497 goto error;
1498 } else {
1499 if (index < api_max)
15b1687c
WT
1500 IWL_ERR(priv, "Loaded firmware %s, "
1501 "which is deprecated. "
1502 "Please use API v%u instead.\n",
a0987a8d 1503 buf, api_max);
15b1687c 1504
e1623446 1505 IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
a0987a8d
RC
1506 buf, ucode_raw->size);
1507 break;
1508 }
b481de9c
ZY
1509 }
1510
a0987a8d
RC
1511 if (ret < 0)
1512 goto error;
b481de9c 1513
cc0f555d
JS
1514 /* Make sure that we got at least the v1 header! */
1515 if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
15b1687c 1516 IWL_ERR(priv, "File size way too small!\n");
90e759d1 1517 ret = -EINVAL;
b481de9c
ZY
1518 goto err_release;
1519 }
1520
1521 /* Data from ucode file: header followed by uCode images */
cc0f555d 1522 ucode = (struct iwl_ucode_header *)ucode_raw->data;
b481de9c 1523
c02b3acd 1524 priv->ucode_ver = le32_to_cpu(ucode->ver);
a0987a8d 1525 api_ver = IWL_UCODE_API(priv->ucode_ver);
cc0f555d
JS
1526 build = priv->cfg->ops->ucode->get_build(ucode, api_ver);
1527 inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
1528 data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
1529 init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
1530 init_data_size =
1531 priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
1532 boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
1533 src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
b481de9c 1534
a0987a8d
RC
1535 /* api_ver should match the api version forming part of the
1536 * firmware filename ... but we don't check for that and only rely
877d0310 1537 * on the API version read from firmware header from here on forward */
a0987a8d
RC
1538
1539 if (api_ver < api_min || api_ver > api_max) {
15b1687c 1540 IWL_ERR(priv, "Driver unable to support your firmware API. "
a0987a8d
RC
1541 "Driver supports v%u, firmware is v%u.\n",
1542 api_max, api_ver);
1543 priv->ucode_ver = 0;
1544 ret = -EINVAL;
1545 goto err_release;
1546 }
1547 if (api_ver != api_max)
978785a3 1548 IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
a0987a8d
RC
1549 "got v%u. New firmware can be obtained "
1550 "from http://www.intellinuxwireless.org.\n",
1551 api_max, api_ver);
1552
978785a3
TW
1553 IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
1554 IWL_UCODE_MAJOR(priv->ucode_ver),
1555 IWL_UCODE_MINOR(priv->ucode_ver),
1556 IWL_UCODE_API(priv->ucode_ver),
1557 IWL_UCODE_SERIAL(priv->ucode_ver));
a0987a8d 1558
5ebeb5a6
RC
1559 snprintf(priv->hw->wiphy->fw_version,
1560 sizeof(priv->hw->wiphy->fw_version),
1561 "%u.%u.%u.%u",
1562 IWL_UCODE_MAJOR(priv->ucode_ver),
1563 IWL_UCODE_MINOR(priv->ucode_ver),
1564 IWL_UCODE_API(priv->ucode_ver),
1565 IWL_UCODE_SERIAL(priv->ucode_ver));
1566
cc0f555d
JS
1567 if (build)
1568 IWL_DEBUG_INFO(priv, "Build %u\n", build);
1569
abdc2d62
JS
1570 eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
1571 IWL_DEBUG_INFO(priv, "NVM Type: %s, version: 0x%x\n",
1572 (priv->nvm_device_type == NVM_DEVICE_TYPE_OTP)
1573 ? "OTP" : "EEPROM", eeprom_ver);
1574
e1623446 1575 IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
a0987a8d 1576 priv->ucode_ver);
e1623446 1577 IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
b481de9c 1578 inst_size);
e1623446 1579 IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
b481de9c 1580 data_size);
e1623446 1581 IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
b481de9c 1582 init_size);
e1623446 1583 IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
b481de9c 1584 init_data_size);
e1623446 1585 IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
b481de9c
ZY
1586 boot_size);
1587
1588 /* Verify size of file vs. image size info in file's header */
cc0f555d
JS
1589 if (ucode_raw->size !=
1590 priv->cfg->ops->ucode->get_header_size(api_ver) +
b481de9c
ZY
1591 inst_size + data_size + init_size +
1592 init_data_size + boot_size) {
1593
cc0f555d
JS
1594 IWL_DEBUG_INFO(priv,
1595 "uCode file size %d does not match expected size\n",
1596 (int)ucode_raw->size);
90e759d1 1597 ret = -EINVAL;
b481de9c
ZY
1598 goto err_release;
1599 }
1600
1601 /* Verify that uCode images will fit in card's SRAM */
099b40b7 1602 if (inst_size > priv->hw_params.max_inst_size) {
e1623446 1603 IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
90e759d1
TW
1604 inst_size);
1605 ret = -EINVAL;
b481de9c
ZY
1606 goto err_release;
1607 }
1608
099b40b7 1609 if (data_size > priv->hw_params.max_data_size) {
e1623446 1610 IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
90e759d1
TW
1611 data_size);
1612 ret = -EINVAL;
b481de9c
ZY
1613 goto err_release;
1614 }
099b40b7 1615 if (init_size > priv->hw_params.max_inst_size) {
e1623446
TW
1616 IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
1617 init_size);
90e759d1 1618 ret = -EINVAL;
b481de9c
ZY
1619 goto err_release;
1620 }
099b40b7 1621 if (init_data_size > priv->hw_params.max_data_size) {
e1623446 1622 IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
90e759d1
TW
1623 init_data_size);
1624 ret = -EINVAL;
b481de9c
ZY
1625 goto err_release;
1626 }
099b40b7 1627 if (boot_size > priv->hw_params.max_bsm_size) {
e1623446
TW
1628 IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
1629 boot_size);
90e759d1 1630 ret = -EINVAL;
b481de9c
ZY
1631 goto err_release;
1632 }
1633
1634 /* Allocate ucode buffers for card's bus-master loading ... */
1635
1636 /* Runtime instructions and 2 copies of data:
1637 * 1) unmodified from disk
1638 * 2) backup cache for save/restore during power-downs */
1639 priv->ucode_code.len = inst_size;
98c92211 1640 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
b481de9c
ZY
1641
1642 priv->ucode_data.len = data_size;
98c92211 1643 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
b481de9c
ZY
1644
1645 priv->ucode_data_backup.len = data_size;
98c92211 1646 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
b481de9c 1647
1f304e4e
ZY
1648 if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
1649 !priv->ucode_data_backup.v_addr)
1650 goto err_pci_alloc;
1651
b481de9c 1652 /* Initialization instructions and data */
90e759d1
TW
1653 if (init_size && init_data_size) {
1654 priv->ucode_init.len = init_size;
98c92211 1655 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
90e759d1
TW
1656
1657 priv->ucode_init_data.len = init_data_size;
98c92211 1658 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
90e759d1
TW
1659
1660 if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
1661 goto err_pci_alloc;
1662 }
b481de9c
ZY
1663
1664 /* Bootstrap (instructions only, no data) */
90e759d1
TW
1665 if (boot_size) {
1666 priv->ucode_boot.len = boot_size;
98c92211 1667 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
b481de9c 1668
90e759d1
TW
1669 if (!priv->ucode_boot.v_addr)
1670 goto err_pci_alloc;
1671 }
b481de9c
ZY
1672
1673 /* Copy images into buffers for card's bus-master reads ... */
1674
1675 /* Runtime instructions (first block of data in file) */
cc0f555d 1676 len = inst_size;
e1623446 1677 IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
b481de9c 1678 memcpy(priv->ucode_code.v_addr, src, len);
cc0f555d
JS
1679 src += len;
1680
e1623446 1681 IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
b481de9c
ZY
1682 priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
1683
1684 /* Runtime data (2nd block)
5b9f8cd3 1685 * NOTE: Copy into backup buffer will be done in iwl_up() */
cc0f555d 1686 len = data_size;
e1623446 1687 IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
b481de9c
ZY
1688 memcpy(priv->ucode_data.v_addr, src, len);
1689 memcpy(priv->ucode_data_backup.v_addr, src, len);
cc0f555d 1690 src += len;
b481de9c
ZY
1691
1692 /* Initialization instructions (3rd block) */
1693 if (init_size) {
cc0f555d 1694 len = init_size;
e1623446 1695 IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
90e759d1 1696 len);
b481de9c 1697 memcpy(priv->ucode_init.v_addr, src, len);
cc0f555d 1698 src += len;
b481de9c
ZY
1699 }
1700
1701 /* Initialization data (4th block) */
1702 if (init_data_size) {
cc0f555d 1703 len = init_data_size;
e1623446 1704 IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
90e759d1 1705 len);
b481de9c 1706 memcpy(priv->ucode_init_data.v_addr, src, len);
cc0f555d 1707 src += len;
b481de9c
ZY
1708 }
1709
1710 /* Bootstrap instructions (5th block) */
cc0f555d 1711 len = boot_size;
e1623446 1712 IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
b481de9c
ZY
1713 memcpy(priv->ucode_boot.v_addr, src, len);
1714
1715 /* We have our copies now, allow OS release its copies */
1716 release_firmware(ucode_raw);
1717 return 0;
1718
1719 err_pci_alloc:
15b1687c 1720 IWL_ERR(priv, "failed to allocate pci memory\n");
90e759d1 1721 ret = -ENOMEM;
5b9f8cd3 1722 iwl_dealloc_ucode_pci(priv);
b481de9c
ZY
1723
1724 err_release:
1725 release_firmware(ucode_raw);
1726
1727 error:
90e759d1 1728 return ret;
b481de9c
ZY
1729}
1730
b7a79404
RC
1731static const char *desc_lookup_text[] = {
1732 "OK",
1733 "FAIL",
1734 "BAD_PARAM",
1735 "BAD_CHECKSUM",
1736 "NMI_INTERRUPT_WDG",
1737 "SYSASSERT",
1738 "FATAL_ERROR",
1739 "BAD_COMMAND",
1740 "HW_ERROR_TUNE_LOCK",
1741 "HW_ERROR_TEMPERATURE",
1742 "ILLEGAL_CHAN_FREQ",
1743 "VCC_NOT_STABLE",
1744 "FH_ERROR",
1745 "NMI_INTERRUPT_HOST",
1746 "NMI_INTERRUPT_ACTION_PT",
1747 "NMI_INTERRUPT_UNKNOWN",
1748 "UCODE_VERSION_MISMATCH",
1749 "HW_ERROR_ABS_LOCK",
1750 "HW_ERROR_CAL_LOCK_FAIL",
1751 "NMI_INTERRUPT_INST_ACTION_PT",
1752 "NMI_INTERRUPT_DATA_ACTION_PT",
1753 "NMI_TRM_HW_ER",
1754 "NMI_INTERRUPT_TRM",
1755 "NMI_INTERRUPT_BREAK_POINT"
1756 "DEBUG_0",
1757 "DEBUG_1",
1758 "DEBUG_2",
1759 "DEBUG_3",
a7fce6ee 1760 "ADVANCED SYSASSERT"
b7a79404
RC
1761};
1762
1763static const char *desc_lookup(int i)
1764{
1765 int max = ARRAY_SIZE(desc_lookup_text) - 1;
1766
1767 if (i < 0 || i > max)
1768 i = max;
1769
1770 return desc_lookup_text[i];
1771}
1772
1773#define ERROR_START_OFFSET (1 * sizeof(u32))
1774#define ERROR_ELEM_SIZE (7 * sizeof(u32))
1775
1776void iwl_dump_nic_error_log(struct iwl_priv *priv)
1777{
1778 u32 data2, line;
1779 u32 desc, time, count, base, data1;
1780 u32 blink1, blink2, ilink1, ilink2;
1781
1782 if (priv->ucode_type == UCODE_INIT)
1783 base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
1784 else
1785 base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
1786
1787 if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
212fb575
WYG
1788 IWL_ERR(priv,
1789 "Not valid error log pointer 0x%08X for %s uCode\n",
1790 base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
b7a79404
RC
1791 return;
1792 }
1793
1794 count = iwl_read_targ_mem(priv, base);
1795
1796 if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
1797 IWL_ERR(priv, "Start IWL Error Log Dump:\n");
1798 IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
1799 priv->status, count);
1800 }
1801
1802 desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
1803 blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
1804 blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
1805 ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
1806 ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
1807 data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
1808 data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
1809 line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
1810 time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
1811
be1a71a1
JB
1812 trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
1813 blink1, blink2, ilink1, ilink2);
1814
b7a79404
RC
1815 IWL_ERR(priv, "Desc Time "
1816 "data1 data2 line\n");
1817 IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
1818 desc_lookup(desc), desc, time, data1, data2, line);
1819 IWL_ERR(priv, "blink1 blink2 ilink1 ilink2\n");
1820 IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
1821 ilink1, ilink2);
1822
1823}
1824
1825#define EVENT_START_OFFSET (4 * sizeof(u32))
1826
1827/**
1828 * iwl_print_event_log - Dump error event log to syslog
1829 *
1830 */
b03d7d0f
WYG
1831static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
1832 u32 num_events, u32 mode,
1833 int pos, char **buf, size_t bufsz)
b7a79404
RC
1834{
1835 u32 i;
1836 u32 base; /* SRAM byte address of event log header */
1837 u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
1838 u32 ptr; /* SRAM byte address of log data */
1839 u32 ev, time, data; /* event log data */
e5854471 1840 unsigned long reg_flags;
b7a79404
RC
1841
1842 if (num_events == 0)
b03d7d0f 1843 return pos;
b7a79404
RC
1844 if (priv->ucode_type == UCODE_INIT)
1845 base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
1846 else
1847 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1848
1849 if (mode == 0)
1850 event_size = 2 * sizeof(u32);
1851 else
1852 event_size = 3 * sizeof(u32);
1853
1854 ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
1855
e5854471
BC
1856 /* Make sure device is powered up for SRAM reads */
1857 spin_lock_irqsave(&priv->reg_lock, reg_flags);
1858 iwl_grab_nic_access(priv);
1859
1860 /* Set starting address; reads will auto-increment */
1861 _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
1862 rmb();
1863
b7a79404
RC
1864 /* "time" is actually "data" for mode 0 (no timestamp).
1865 * place event id # at far right for easier visual parsing. */
1866 for (i = 0; i < num_events; i++) {
e5854471
BC
1867 ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1868 time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
b7a79404
RC
1869 if (mode == 0) {
1870 /* data, ev */
b03d7d0f
WYG
1871 if (bufsz) {
1872 pos += scnprintf(*buf + pos, bufsz - pos,
1873 "EVT_LOG:0x%08x:%04u\n",
1874 time, ev);
1875 } else {
1876 trace_iwlwifi_dev_ucode_event(priv, 0,
1877 time, ev);
1878 IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
1879 time, ev);
1880 }
b7a79404 1881 } else {
e5854471 1882 data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
b03d7d0f
WYG
1883 if (bufsz) {
1884 pos += scnprintf(*buf + pos, bufsz - pos,
1885 "EVT_LOGT:%010u:0x%08x:%04u\n",
1886 time, data, ev);
1887 } else {
1888 IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
b7a79404 1889 time, data, ev);
b03d7d0f
WYG
1890 trace_iwlwifi_dev_ucode_event(priv, time,
1891 data, ev);
1892 }
b7a79404
RC
1893 }
1894 }
e5854471
BC
1895
1896 /* Allow device to power down */
1897 iwl_release_nic_access(priv);
1898 spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
b03d7d0f 1899 return pos;
b7a79404
RC
1900}
1901
c341ddb2
WYG
1902/**
1903 * iwl_print_last_event_logs - Dump the newest # of event log to syslog
1904 */
b03d7d0f
WYG
1905static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
1906 u32 num_wraps, u32 next_entry,
1907 u32 size, u32 mode,
1908 int pos, char **buf, size_t bufsz)
c341ddb2
WYG
1909{
1910 /*
1911 * display the newest DEFAULT_LOG_ENTRIES entries
1912 * i.e the entries just before the next ont that uCode would fill.
1913 */
1914 if (num_wraps) {
1915 if (next_entry < size) {
b03d7d0f
WYG
1916 pos = iwl_print_event_log(priv,
1917 capacity - (size - next_entry),
1918 size - next_entry, mode,
1919 pos, buf, bufsz);
1920 pos = iwl_print_event_log(priv, 0,
1921 next_entry, mode,
1922 pos, buf, bufsz);
c341ddb2 1923 } else
b03d7d0f
WYG
1924 pos = iwl_print_event_log(priv, next_entry - size,
1925 size, mode, pos, buf, bufsz);
c341ddb2 1926 } else {
b03d7d0f
WYG
1927 if (next_entry < size) {
1928 pos = iwl_print_event_log(priv, 0, next_entry,
1929 mode, pos, buf, bufsz);
1930 } else {
1931 pos = iwl_print_event_log(priv, next_entry - size,
1932 size, mode, pos, buf, bufsz);
1933 }
c341ddb2 1934 }
b03d7d0f 1935 return pos;
c341ddb2
WYG
1936}
1937
84c40692
BC
1938/* For sanity check only. Actual size is determined by uCode, typ. 512 */
1939#define MAX_EVENT_LOG_SIZE (512)
1940
c341ddb2
WYG
1941#define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
1942
b03d7d0f
WYG
1943int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
1944 char **buf, bool display)
b7a79404
RC
1945{
1946 u32 base; /* SRAM byte address of event log header */
1947 u32 capacity; /* event log capacity in # entries */
1948 u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
1949 u32 num_wraps; /* # times uCode wrapped to top of log */
1950 u32 next_entry; /* index of next entry to be written by uCode */
1951 u32 size; /* # entries that we'll print */
b03d7d0f
WYG
1952 int pos = 0;
1953 size_t bufsz = 0;
b7a79404
RC
1954
1955 if (priv->ucode_type == UCODE_INIT)
1956 base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
1957 else
1958 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1959
1960 if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
212fb575
WYG
1961 IWL_ERR(priv,
1962 "Invalid event log pointer 0x%08X for %s uCode\n",
1963 base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
937c397e 1964 return -EINVAL;
b7a79404
RC
1965 }
1966
1967 /* event log header */
1968 capacity = iwl_read_targ_mem(priv, base);
1969 mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
1970 num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
1971 next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
1972
84c40692
BC
1973 if (capacity > MAX_EVENT_LOG_SIZE) {
1974 IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
1975 capacity, MAX_EVENT_LOG_SIZE);
1976 capacity = MAX_EVENT_LOG_SIZE;
1977 }
1978
1979 if (next_entry > MAX_EVENT_LOG_SIZE) {
1980 IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
1981 next_entry, MAX_EVENT_LOG_SIZE);
1982 next_entry = MAX_EVENT_LOG_SIZE;
1983 }
1984
b7a79404
RC
1985 size = num_wraps ? capacity : next_entry;
1986
1987 /* bail out if nothing in log */
1988 if (size == 0) {
1989 IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
b03d7d0f 1990 return pos;
b7a79404
RC
1991 }
1992
c341ddb2 1993#ifdef CONFIG_IWLWIFI_DEBUG
521d9bce 1994 if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
c341ddb2
WYG
1995 size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
1996 ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
1997#else
1998 size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
1999 ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
2000#endif
2001 IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
2002 size);
b7a79404 2003
c341ddb2 2004#ifdef CONFIG_IWLWIFI_DEBUG
b03d7d0f
WYG
2005 if (display) {
2006 if (full_log)
2007 bufsz = capacity * 48;
2008 else
2009 bufsz = size * 48;
2010 *buf = kmalloc(bufsz, GFP_KERNEL);
2011 if (!*buf)
937c397e 2012 return -ENOMEM;
b03d7d0f 2013 }
c341ddb2
WYG
2014 if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
2015 /*
2016 * if uCode has wrapped back to top of log,
2017 * start at the oldest entry,
2018 * i.e the next one that uCode would fill.
2019 */
2020 if (num_wraps)
b03d7d0f
WYG
2021 pos = iwl_print_event_log(priv, next_entry,
2022 capacity - next_entry, mode,
2023 pos, buf, bufsz);
c341ddb2 2024 /* (then/else) start at top of log */
b03d7d0f
WYG
2025 pos = iwl_print_event_log(priv, 0,
2026 next_entry, mode, pos, buf, bufsz);
c341ddb2 2027 } else
b03d7d0f
WYG
2028 pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
2029 next_entry, size, mode,
2030 pos, buf, bufsz);
c341ddb2 2031#else
b03d7d0f
WYG
2032 pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
2033 next_entry, size, mode,
2034 pos, buf, bufsz);
b7a79404 2035#endif
b03d7d0f 2036 return pos;
c341ddb2 2037}
b7a79404 2038
b481de9c 2039/**
4a4a9e81 2040 * iwl_alive_start - called after REPLY_ALIVE notification received
b481de9c 2041 * from protocol/runtime uCode (initialization uCode's
4a4a9e81 2042 * Alive gets handled by iwl_init_alive_start()).
b481de9c 2043 */
4a4a9e81 2044static void iwl_alive_start(struct iwl_priv *priv)
b481de9c 2045{
57aab75a 2046 int ret = 0;
b481de9c 2047
e1623446 2048 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
b481de9c
ZY
2049
2050 if (priv->card_alive.is_valid != UCODE_VALID_OK) {
2051 /* We had an error bringing up the hardware, so take it
2052 * all the way back down so we can try again */
e1623446 2053 IWL_DEBUG_INFO(priv, "Alive failed.\n");
b481de9c
ZY
2054 goto restart;
2055 }
2056
2057 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
2058 * This is a paranoid check, because we would not have gotten the
2059 * "runtime" alive if code weren't properly loaded. */
b0692f2f 2060 if (iwl_verify_ucode(priv)) {
b481de9c
ZY
2061 /* Runtime instruction load was bad;
2062 * take it all the way back down so we can try again */
e1623446 2063 IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
b481de9c
ZY
2064 goto restart;
2065 }
2066
c587de0b 2067 iwl_clear_stations_table(priv);
57aab75a
TW
2068 ret = priv->cfg->ops->lib->alive_notify(priv);
2069 if (ret) {
39aadf8c
WT
2070 IWL_WARN(priv,
2071 "Could not complete ALIVE transition [ntf]: %d\n", ret);
b481de9c
ZY
2072 goto restart;
2073 }
2074
5b9f8cd3 2075 /* After the ALIVE response, we can send host commands to the uCode */
b481de9c
ZY
2076 set_bit(STATUS_ALIVE, &priv->status);
2077
fee1247a 2078 if (iwl_is_rfkill(priv))
b481de9c
ZY
2079 return;
2080
36d6825b 2081 ieee80211_wake_queues(priv->hw);
b481de9c
ZY
2082
2083 priv->active_rate = priv->rates_mask;
2084 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
2085
2f748dec
WYG
2086 /* Configure Tx antenna selection based on H/W config */
2087 if (priv->cfg->ops->hcmd->set_tx_ant)
2088 priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
2089
3109ece1 2090 if (iwl_is_associated(priv)) {
c1adf9fb
GG
2091 struct iwl_rxon_cmd *active_rxon =
2092 (struct iwl_rxon_cmd *)&priv->active_rxon;
019fb97d
MA
2093 /* apply any changes in staging */
2094 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
b481de9c
ZY
2095 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
2096 } else {
2097 /* Initialize our rx_config data */
5b9f8cd3 2098 iwl_connection_init_rx_config(priv, priv->iw_mode);
45823531
AK
2099
2100 if (priv->cfg->ops->hcmd->set_rxon_chain)
2101 priv->cfg->ops->hcmd->set_rxon_chain(priv);
2102
b481de9c
ZY
2103 memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
2104 }
2105
9fbab516 2106 /* Configure Bluetooth device coexistence support */
5b9f8cd3 2107 iwl_send_bt_config(priv);
b481de9c 2108
4a4a9e81
TW
2109 iwl_reset_run_time_calib(priv);
2110
b481de9c 2111 /* Configure the adapter for unassociated operation */
e0158e61 2112 iwlcore_commit_rxon(priv);
b481de9c
ZY
2113
2114 /* At this point, the NIC is initialized and operational */
47f4a587 2115 iwl_rf_kill_ct_config(priv);
5a66926a 2116
e932a609 2117 iwl_leds_init(priv);
fe00b5a5 2118
e1623446 2119 IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
a9f46786 2120 set_bit(STATUS_READY, &priv->status);
5a66926a 2121 wake_up_interruptible(&priv->wait_command_queue);
b481de9c 2122
e312c24c 2123 iwl_power_update_mode(priv, true);
c46fbefa 2124
ada17513
MA
2125 /* reassociate for ADHOC mode */
2126 if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
2127 struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
2128 priv->vif);
2129 if (beacon)
2130 iwl_mac_beacon_update(priv->hw, beacon);
2131 }
2132
2133
c46fbefa 2134 if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
5b9f8cd3 2135 iwl_set_mode(priv, priv->iw_mode);
c46fbefa 2136
b481de9c
ZY
2137 return;
2138
2139 restart:
2140 queue_work(priv->workqueue, &priv->restart);
2141}
2142
4e39317d 2143static void iwl_cancel_deferred_work(struct iwl_priv *priv);
b481de9c 2144
5b9f8cd3 2145static void __iwl_down(struct iwl_priv *priv)
b481de9c
ZY
2146{
2147 unsigned long flags;
2148 int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
b481de9c 2149
e1623446 2150 IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
b481de9c 2151
b481de9c
ZY
2152 if (!exit_pending)
2153 set_bit(STATUS_EXIT_PENDING, &priv->status);
2154
c587de0b 2155 iwl_clear_stations_table(priv);
b481de9c
ZY
2156
2157 /* Unblock any waiting calls */
2158 wake_up_interruptible_all(&priv->wait_command_queue);
2159
b481de9c
ZY
2160 /* Wipe out the EXIT_PENDING status bit if we are not actually
2161 * exiting the module */
2162 if (!exit_pending)
2163 clear_bit(STATUS_EXIT_PENDING, &priv->status);
2164
2165 /* stop and reset the on-board processor */
3395f6e9 2166 iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
b481de9c
ZY
2167
2168 /* tell the device to stop sending interrupts */
0359facc 2169 spin_lock_irqsave(&priv->lock, flags);
5b9f8cd3 2170 iwl_disable_interrupts(priv);
0359facc
MA
2171 spin_unlock_irqrestore(&priv->lock, flags);
2172 iwl_synchronize_irq(priv);
b481de9c
ZY
2173
2174 if (priv->mac80211_registered)
2175 ieee80211_stop_queues(priv->hw);
2176
5b9f8cd3 2177 /* If we have not previously called iwl_init() then
a60e77e5 2178 * clear all bits but the RF Kill bit and return */
fee1247a 2179 if (!iwl_is_init(priv)) {
b481de9c
ZY
2180 priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2181 STATUS_RF_KILL_HW |
9788864e
RC
2182 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2183 STATUS_GEO_CONFIGURED |
052ec3f1
MA
2184 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2185 STATUS_EXIT_PENDING;
b481de9c
ZY
2186 goto exit;
2187 }
2188
6da3a13e 2189 /* ...otherwise clear out all the status bits but the RF Kill
a60e77e5 2190 * bit and continue taking the NIC down. */
b481de9c
ZY
2191 priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2192 STATUS_RF_KILL_HW |
9788864e
RC
2193 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2194 STATUS_GEO_CONFIGURED |
b481de9c 2195 test_bit(STATUS_FW_ERROR, &priv->status) <<
052ec3f1
MA
2196 STATUS_FW_ERROR |
2197 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2198 STATUS_EXIT_PENDING;
b481de9c 2199
ef850d7c
MA
2200 /* device going down, Stop using ICT table */
2201 iwl_disable_ict(priv);
b481de9c 2202
da1bc453 2203 iwl_txq_ctx_stop(priv);
b3bbacb7 2204 iwl_rxq_stop(priv);
b481de9c 2205
309e731a
BC
2206 /* Power-down device's busmaster DMA clocks */
2207 iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
b481de9c
ZY
2208 udelay(5);
2209
309e731a
BC
2210 /* Make sure (redundant) we've released our request to stay awake */
2211 iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
2212
4d2ccdb9
BC
2213 /* Stop the device, and put it in low power state */
2214 priv->cfg->ops->lib->apm_ops.stop(priv);
2215
b481de9c 2216 exit:
885ba202 2217 memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
b481de9c
ZY
2218
2219 if (priv->ibss_beacon)
2220 dev_kfree_skb(priv->ibss_beacon);
2221 priv->ibss_beacon = NULL;
2222
2223 /* clear out any free frames */
fcab423d 2224 iwl_clear_free_frames(priv);
b481de9c
ZY
2225}
2226
5b9f8cd3 2227static void iwl_down(struct iwl_priv *priv)
b481de9c
ZY
2228{
2229 mutex_lock(&priv->mutex);
5b9f8cd3 2230 __iwl_down(priv);
b481de9c 2231 mutex_unlock(&priv->mutex);
b24d22b1 2232
4e39317d 2233 iwl_cancel_deferred_work(priv);
b481de9c
ZY
2234}
2235
086ed117
MA
2236#define HW_READY_TIMEOUT (50)
2237
2238static int iwl_set_hw_ready(struct iwl_priv *priv)
2239{
2240 int ret = 0;
2241
2242 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
2243 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
2244
2245 /* See if we got it */
2246 ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
2247 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
2248 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
2249 HW_READY_TIMEOUT);
2250 if (ret != -ETIMEDOUT)
2251 priv->hw_ready = true;
2252 else
2253 priv->hw_ready = false;
2254
2255 IWL_DEBUG_INFO(priv, "hardware %s\n",
2256 (priv->hw_ready == 1) ? "ready" : "not ready");
2257 return ret;
2258}
2259
2260static int iwl_prepare_card_hw(struct iwl_priv *priv)
2261{
2262 int ret = 0;
2263
2264 IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter \n");
2265
3354a0f6
MA
2266 ret = iwl_set_hw_ready(priv);
2267 if (priv->hw_ready)
2268 return ret;
2269
2270 /* If HW is not ready, prepare the conditions to check again */
086ed117
MA
2271 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
2272 CSR_HW_IF_CONFIG_REG_PREPARE);
2273
2274 ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
2275 ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
2276 CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
2277
3354a0f6 2278 /* HW should be ready by now, check again. */
086ed117
MA
2279 if (ret != -ETIMEDOUT)
2280 iwl_set_hw_ready(priv);
2281
2282 return ret;
2283}
2284
b481de9c
ZY
2285#define MAX_HW_RESTARTS 5
2286
5b9f8cd3 2287static int __iwl_up(struct iwl_priv *priv)
b481de9c 2288{
57aab75a
TW
2289 int i;
2290 int ret;
b481de9c
ZY
2291
2292 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
39aadf8c 2293 IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
b481de9c
ZY
2294 return -EIO;
2295 }
2296
e903fbd4 2297 if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
15b1687c 2298 IWL_ERR(priv, "ucode not available for device bringup\n");
e903fbd4
RC
2299 return -EIO;
2300 }
2301
086ed117
MA
2302 iwl_prepare_card_hw(priv);
2303
2304 if (!priv->hw_ready) {
2305 IWL_WARN(priv, "Exit HW not ready\n");
2306 return -EIO;
2307 }
2308
e655b9f0 2309 /* If platform's RF_KILL switch is NOT set to KILL */
c1842d61 2310 if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
e655b9f0 2311 clear_bit(STATUS_RF_KILL_HW, &priv->status);
3bff19c2 2312 else
e655b9f0 2313 set_bit(STATUS_RF_KILL_HW, &priv->status);
3bff19c2 2314
c1842d61 2315 if (iwl_is_rfkill(priv)) {
a60e77e5
JB
2316 wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
2317
5b9f8cd3 2318 iwl_enable_interrupts(priv);
a60e77e5 2319 IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
c1842d61 2320 return 0;
b481de9c
ZY
2321 }
2322
3395f6e9 2323 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
b481de9c 2324
1053d35f 2325 ret = iwl_hw_nic_init(priv);
57aab75a 2326 if (ret) {
15b1687c 2327 IWL_ERR(priv, "Unable to init nic\n");
57aab75a 2328 return ret;
b481de9c
ZY
2329 }
2330
2331 /* make sure rfkill handshake bits are cleared */
3395f6e9
TW
2332 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2333 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
b481de9c
ZY
2334 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
2335
2336 /* clear (again), then enable host interrupts */
3395f6e9 2337 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
5b9f8cd3 2338 iwl_enable_interrupts(priv);
b481de9c
ZY
2339
2340 /* really make sure rfkill handshake bits are cleared */
3395f6e9
TW
2341 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2342 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
b481de9c
ZY
2343
2344 /* Copy original ucode data image from disk into backup cache.
2345 * This will be used to initialize the on-board processor's
2346 * data SRAM for a clean start when the runtime program first loads. */
2347 memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
5a66926a 2348 priv->ucode_data.len);
b481de9c 2349
b481de9c
ZY
2350 for (i = 0; i < MAX_HW_RESTARTS; i++) {
2351
c587de0b 2352 iwl_clear_stations_table(priv);
b481de9c
ZY
2353
2354 /* load bootstrap state machine,
2355 * load bootstrap program into processor's memory,
2356 * prepare to load the "initialize" uCode */
57aab75a 2357 ret = priv->cfg->ops->lib->load_ucode(priv);
b481de9c 2358
57aab75a 2359 if (ret) {
15b1687c
WT
2360 IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
2361 ret);
b481de9c
ZY
2362 continue;
2363 }
2364
2365 /* start card; "initialize" will load runtime ucode */
5b9f8cd3 2366 iwl_nic_start(priv);
b481de9c 2367
e1623446 2368 IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
b481de9c
ZY
2369
2370 return 0;
2371 }
2372
2373 set_bit(STATUS_EXIT_PENDING, &priv->status);
5b9f8cd3 2374 __iwl_down(priv);
64e72c3e 2375 clear_bit(STATUS_EXIT_PENDING, &priv->status);
b481de9c
ZY
2376
2377 /* tried to restart and config the device for as long as our
2378 * patience could withstand */
15b1687c 2379 IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
b481de9c
ZY
2380 return -EIO;
2381}
2382
2383
2384/*****************************************************************************
2385 *
2386 * Workqueue callbacks
2387 *
2388 *****************************************************************************/
2389
4a4a9e81 2390static void iwl_bg_init_alive_start(struct work_struct *data)
b481de9c 2391{
c79dd5b5
TW
2392 struct iwl_priv *priv =
2393 container_of(data, struct iwl_priv, init_alive_start.work);
b481de9c
ZY
2394
2395 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2396 return;
2397
2398 mutex_lock(&priv->mutex);
f3ccc08c 2399 priv->cfg->ops->lib->init_alive_start(priv);
b481de9c
ZY
2400 mutex_unlock(&priv->mutex);
2401}
2402
4a4a9e81 2403static void iwl_bg_alive_start(struct work_struct *data)
b481de9c 2404{
c79dd5b5
TW
2405 struct iwl_priv *priv =
2406 container_of(data, struct iwl_priv, alive_start.work);
b481de9c
ZY
2407
2408 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2409 return;
2410
258c44a0
MA
2411 /* enable dram interrupt */
2412 iwl_reset_ict(priv);
2413
b481de9c 2414 mutex_lock(&priv->mutex);
4a4a9e81 2415 iwl_alive_start(priv);
b481de9c
ZY
2416 mutex_unlock(&priv->mutex);
2417}
2418
16e727e8
EG
2419static void iwl_bg_run_time_calib_work(struct work_struct *work)
2420{
2421 struct iwl_priv *priv = container_of(work, struct iwl_priv,
2422 run_time_calib_work);
2423
2424 mutex_lock(&priv->mutex);
2425
2426 if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
2427 test_bit(STATUS_SCANNING, &priv->status)) {
2428 mutex_unlock(&priv->mutex);
2429 return;
2430 }
2431
2432 if (priv->start_calib) {
2433 iwl_chain_noise_calibration(priv, &priv->statistics);
2434
2435 iwl_sensitivity_calibration(priv, &priv->statistics);
2436 }
2437
2438 mutex_unlock(&priv->mutex);
2439 return;
2440}
2441
5b9f8cd3 2442static void iwl_bg_up(struct work_struct *data)
b481de9c 2443{
c79dd5b5 2444 struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
b481de9c
ZY
2445
2446 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2447 return;
2448
2449 mutex_lock(&priv->mutex);
5b9f8cd3 2450 __iwl_up(priv);
b481de9c
ZY
2451 mutex_unlock(&priv->mutex);
2452}
2453
5b9f8cd3 2454static void iwl_bg_restart(struct work_struct *data)
b481de9c 2455{
c79dd5b5 2456 struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
b481de9c
ZY
2457
2458 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2459 return;
2460
19cc1087
JB
2461 if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
2462 mutex_lock(&priv->mutex);
2463 priv->vif = NULL;
2464 priv->is_open = 0;
2465 mutex_unlock(&priv->mutex);
2466 iwl_down(priv);
2467 ieee80211_restart_hw(priv->hw);
2468 } else {
2469 iwl_down(priv);
2470 queue_work(priv->workqueue, &priv->up);
2471 }
b481de9c
ZY
2472}
2473
5b9f8cd3 2474static void iwl_bg_rx_replenish(struct work_struct *data)
b481de9c 2475{
c79dd5b5
TW
2476 struct iwl_priv *priv =
2477 container_of(data, struct iwl_priv, rx_replenish);
b481de9c
ZY
2478
2479 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2480 return;
2481
2482 mutex_lock(&priv->mutex);
a55360e4 2483 iwl_rx_replenish(priv);
b481de9c
ZY
2484 mutex_unlock(&priv->mutex);
2485}
2486
7878a5a4
MA
2487#define IWL_DELAY_NEXT_SCAN (HZ*2)
2488
5bbe233b 2489void iwl_post_associate(struct iwl_priv *priv)
b481de9c 2490{
b481de9c 2491 struct ieee80211_conf *conf = NULL;
857485c0 2492 int ret = 0;
1ff50bda 2493 unsigned long flags;
b481de9c 2494
05c914fe 2495 if (priv->iw_mode == NL80211_IFTYPE_AP) {
15b1687c 2496 IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
b481de9c
ZY
2497 return;
2498 }
2499
e1623446 2500 IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
e174961c 2501 priv->assoc_id, priv->active_rxon.bssid_addr);
b481de9c
ZY
2502
2503
2504 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2505 return;
2506
b481de9c 2507
508e32e1 2508 if (!priv->vif || !priv->is_open)
948c171c 2509 return;
508e32e1 2510
2a421b91 2511 iwl_scan_cancel_timeout(priv, 200);
052c4b9f 2512
b481de9c
ZY
2513 conf = ieee80211_get_hw_conf(priv->hw);
2514
2515 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
e0158e61 2516 iwlcore_commit_rxon(priv);
b481de9c 2517
3195c1f3 2518 iwl_setup_rxon_timing(priv);
857485c0 2519 ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
b481de9c 2520 sizeof(priv->rxon_timing), &priv->rxon_timing);
857485c0 2521 if (ret)
39aadf8c 2522 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
b481de9c
ZY
2523 "Attempting to continue.\n");
2524
2525 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
2526
42eb7c64 2527 iwl_set_rxon_ht(priv, &priv->current_ht_config);
4f85f5b3 2528
45823531
AK
2529 if (priv->cfg->ops->hcmd->set_rxon_chain)
2530 priv->cfg->ops->hcmd->set_rxon_chain(priv);
2531
b481de9c
ZY
2532 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
2533
e1623446 2534 IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
b481de9c
ZY
2535 priv->assoc_id, priv->beacon_int);
2536
2537 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
2538 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
2539 else
2540 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
2541
2542 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
2543 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
2544 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
2545 else
2546 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
2547
05c914fe 2548 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
b481de9c
ZY
2549 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
2550
2551 }
2552
e0158e61 2553 iwlcore_commit_rxon(priv);
b481de9c
ZY
2554
2555 switch (priv->iw_mode) {
05c914fe 2556 case NL80211_IFTYPE_STATION:
b481de9c
ZY
2557 break;
2558
05c914fe 2559 case NL80211_IFTYPE_ADHOC:
b481de9c 2560
c46fbefa
AK
2561 /* assume default assoc id */
2562 priv->assoc_id = 1;
b481de9c 2563
4f40e4d9 2564 iwl_rxon_add_station(priv, priv->bssid, 0);
5b9f8cd3 2565 iwl_send_beacon_cmd(priv);
b481de9c
ZY
2566
2567 break;
2568
2569 default:
15b1687c 2570 IWL_ERR(priv, "%s Should not be called in %d mode\n",
3ac7f146 2571 __func__, priv->iw_mode);
b481de9c
ZY
2572 break;
2573 }
2574
05c914fe 2575 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
b481de9c
ZY
2576 priv->assoc_station_added = 1;
2577
1ff50bda
EG
2578 spin_lock_irqsave(&priv->lock, flags);
2579 iwl_activate_qos(priv, 0);
2580 spin_unlock_irqrestore(&priv->lock, flags);
292ae174 2581
04816448
GE
2582 /* the chain noise calibration will enabled PM upon completion
2583 * If chain noise has already been run, then we need to enable
2584 * power management here */
2585 if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
e312c24c 2586 iwl_power_update_mode(priv, false);
c90a74ba
EG
2587
2588 /* Enable Rx differential gain and sensitivity calibrations */
2589 iwl_chain_noise_reset(priv);
2590 priv->start_calib = 1;
2591
508e32e1
RC
2592}
2593
b481de9c
ZY
2594/*****************************************************************************
2595 *
2596 * mac80211 entry point functions
2597 *
2598 *****************************************************************************/
2599
154b25ce 2600#define UCODE_READY_TIMEOUT (4 * HZ)
5a66926a 2601
f0b6e2e8
RC
2602/*
2603 * Not a mac80211 entry point function, but it fits in with all the
2604 * other mac80211 functions grouped here.
2605 */
158bea07 2606static int iwl_mac_setup_register(struct iwl_priv *priv)
f0b6e2e8
RC
2607{
2608 int ret;
2609 struct ieee80211_hw *hw = priv->hw;
2610 hw->rate_control_algorithm = "iwl-agn-rs";
2611
2612 /* Tell mac80211 our characteristics */
2613 hw->flags = IEEE80211_HW_SIGNAL_DBM |
2614 IEEE80211_HW_NOISE_DBM |
2615 IEEE80211_HW_AMPDU_AGGREGATION |
2616 IEEE80211_HW_SPECTRUM_MGMT;
2617
2618 if (!priv->cfg->broken_powersave)
2619 hw->flags |= IEEE80211_HW_SUPPORTS_PS |
2620 IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
2621
ba37a3d0
JB
2622 if (priv->cfg->sku & IWL_SKU_N)
2623 hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
2624 IEEE80211_HW_SUPPORTS_STATIC_SMPS;
2625
8d9698b3 2626 hw->sta_data_size = sizeof(struct iwl_station_priv);
f0b6e2e8
RC
2627 hw->wiphy->interface_modes =
2628 BIT(NL80211_IFTYPE_STATION) |
2629 BIT(NL80211_IFTYPE_ADHOC);
2630
5be83de5
JB
2631 hw->wiphy->flags |= WIPHY_FLAG_STRICT_REGULATORY |
2632 WIPHY_FLAG_DISABLE_BEACON_HINTS;
f0b6e2e8
RC
2633
2634 /*
2635 * For now, disable PS by default because it affects
2636 * RX performance significantly.
2637 */
5be83de5 2638 hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
f0b6e2e8
RC
2639
2640 hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
2641 /* we create the 802.11 header and a zero-length SSID element */
2642 hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
2643
2644 /* Default value; 4 EDCA QOS priorities */
2645 hw->queues = 4;
2646
2647 hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
2648
2649 if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
2650 priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
2651 &priv->bands[IEEE80211_BAND_2GHZ];
2652 if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
2653 priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
2654 &priv->bands[IEEE80211_BAND_5GHZ];
2655
2656 ret = ieee80211_register_hw(priv->hw);
2657 if (ret) {
2658 IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
2659 return ret;
2660 }
2661 priv->mac80211_registered = 1;
2662
2663 return 0;
2664}
2665
2666
5b9f8cd3 2667static int iwl_mac_start(struct ieee80211_hw *hw)
b481de9c 2668{
c79dd5b5 2669 struct iwl_priv *priv = hw->priv;
5a66926a 2670 int ret;
b481de9c 2671
e1623446 2672 IWL_DEBUG_MAC80211(priv, "enter\n");
b481de9c
ZY
2673
2674 /* we should be verifying the device is ready to be opened */
2675 mutex_lock(&priv->mutex);
2676
5a66926a
ZY
2677 /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
2678 * ucode filename and max sizes are card-specific. */
b481de9c 2679
5a66926a 2680 if (!priv->ucode_code.len) {
5b9f8cd3 2681 ret = iwl_read_ucode(priv);
5a66926a 2682 if (ret) {
15b1687c 2683 IWL_ERR(priv, "Could not read microcode: %d\n", ret);
5a66926a 2684 mutex_unlock(&priv->mutex);
6cd0b1cb 2685 return ret;
5a66926a
ZY
2686 }
2687 }
b481de9c 2688
5b9f8cd3 2689 ret = __iwl_up(priv);
5a66926a 2690
b481de9c 2691 mutex_unlock(&priv->mutex);
5a66926a 2692
e655b9f0 2693 if (ret)
6cd0b1cb 2694 return ret;
e655b9f0 2695
c1842d61
TW
2696 if (iwl_is_rfkill(priv))
2697 goto out;
2698
e1623446 2699 IWL_DEBUG_INFO(priv, "Start UP work done.\n");
e655b9f0 2700
fe9b6b72 2701 /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
5a66926a 2702 * mac80211 will not be run successfully. */
154b25ce
EG
2703 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
2704 test_bit(STATUS_READY, &priv->status),
2705 UCODE_READY_TIMEOUT);
2706 if (!ret) {
2707 if (!test_bit(STATUS_READY, &priv->status)) {
15b1687c 2708 IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
154b25ce 2709 jiffies_to_msecs(UCODE_READY_TIMEOUT));
6cd0b1cb 2710 return -ETIMEDOUT;
5a66926a 2711 }
fe9b6b72 2712 }
0a078ffa 2713
e932a609
JB
2714 iwl_led_start(priv);
2715
c1842d61 2716out:
0a078ffa 2717 priv->is_open = 1;
e1623446 2718 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c
ZY
2719 return 0;
2720}
2721
5b9f8cd3 2722static void iwl_mac_stop(struct ieee80211_hw *hw)
b481de9c 2723{
c79dd5b5 2724 struct iwl_priv *priv = hw->priv;
b481de9c 2725
e1623446 2726 IWL_DEBUG_MAC80211(priv, "enter\n");
948c171c 2727
19cc1087 2728 if (!priv->is_open)
e655b9f0 2729 return;
e655b9f0 2730
b481de9c 2731 priv->is_open = 0;
5a66926a 2732
5bddf549 2733 if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
e655b9f0
ZY
2734 /* stop mac, cancel any scan request and clear
2735 * RXON_FILTER_ASSOC_MSK BIT
2736 */
5a66926a 2737 mutex_lock(&priv->mutex);
2a421b91 2738 iwl_scan_cancel_timeout(priv, 100);
fde3571f 2739 mutex_unlock(&priv->mutex);
fde3571f
MA
2740 }
2741
5b9f8cd3 2742 iwl_down(priv);
5a66926a
ZY
2743
2744 flush_workqueue(priv->workqueue);
6cd0b1cb
HS
2745
2746 /* enable interrupts again in order to receive rfkill changes */
2747 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2748 iwl_enable_interrupts(priv);
948c171c 2749
e1623446 2750 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c
ZY
2751}
2752
5b9f8cd3 2753static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
b481de9c 2754{
c79dd5b5 2755 struct iwl_priv *priv = hw->priv;
b481de9c 2756
e1623446 2757 IWL_DEBUG_MACDUMP(priv, "enter\n");
b481de9c 2758
e1623446 2759 IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
e039fa4a 2760 ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
b481de9c 2761
e039fa4a 2762 if (iwl_tx_skb(priv, skb))
b481de9c
ZY
2763 dev_kfree_skb_any(skb);
2764
e1623446 2765 IWL_DEBUG_MACDUMP(priv, "leave\n");
637f8837 2766 return NETDEV_TX_OK;
b481de9c
ZY
2767}
2768
60690a6a 2769void iwl_config_ap(struct iwl_priv *priv)
b481de9c 2770{
857485c0 2771 int ret = 0;
1ff50bda 2772 unsigned long flags;
b481de9c 2773
d986bcd1 2774 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
b481de9c
ZY
2775 return;
2776
2777 /* The following should be done only at AP bring up */
3195c1f3 2778 if (!iwl_is_associated(priv)) {
b481de9c
ZY
2779
2780 /* RXON - unassoc (to set timing command) */
2781 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
e0158e61 2782 iwlcore_commit_rxon(priv);
b481de9c
ZY
2783
2784 /* RXON Timing */
3195c1f3 2785 iwl_setup_rxon_timing(priv);
857485c0 2786 ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
b481de9c 2787 sizeof(priv->rxon_timing), &priv->rxon_timing);
857485c0 2788 if (ret)
39aadf8c 2789 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
b481de9c
ZY
2790 "Attempting to continue.\n");
2791
f513dfff
DH
2792 /* AP has all antennas */
2793 priv->chain_noise_data.active_chains =
2794 priv->hw_params.valid_rx_ant;
2795 iwl_set_rxon_ht(priv, &priv->current_ht_config);
45823531
AK
2796 if (priv->cfg->ops->hcmd->set_rxon_chain)
2797 priv->cfg->ops->hcmd->set_rxon_chain(priv);
b481de9c
ZY
2798
2799 /* FIXME: what should be the assoc_id for AP? */
2800 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
2801 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
2802 priv->staging_rxon.flags |=
2803 RXON_FLG_SHORT_PREAMBLE_MSK;
2804 else
2805 priv->staging_rxon.flags &=
2806 ~RXON_FLG_SHORT_PREAMBLE_MSK;
2807
2808 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
2809 if (priv->assoc_capability &
2810 WLAN_CAPABILITY_SHORT_SLOT_TIME)
2811 priv->staging_rxon.flags |=
2812 RXON_FLG_SHORT_SLOT_MSK;
2813 else
2814 priv->staging_rxon.flags &=
2815 ~RXON_FLG_SHORT_SLOT_MSK;
2816
05c914fe 2817 if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
b481de9c
ZY
2818 priv->staging_rxon.flags &=
2819 ~RXON_FLG_SHORT_SLOT_MSK;
2820 }
2821 /* restore RXON assoc */
2822 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
e0158e61 2823 iwlcore_commit_rxon(priv);
f513dfff 2824 iwl_reset_qos(priv);
1ff50bda
EG
2825 spin_lock_irqsave(&priv->lock, flags);
2826 iwl_activate_qos(priv, 1);
2827 spin_unlock_irqrestore(&priv->lock, flags);
9a9ca65f 2828 iwl_add_bcast_station(priv);
e1493deb 2829 }
5b9f8cd3 2830 iwl_send_beacon_cmd(priv);
b481de9c
ZY
2831
2832 /* FIXME - we need to add code here to detect a totally new
2833 * configuration, reset the AP, unassoc, rxon timing, assoc,
2834 * clear sta table, add BCAST sta... */
2835}
2836
5b9f8cd3 2837static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
b3fbdcf4
JB
2838 struct ieee80211_vif *vif,
2839 struct ieee80211_key_conf *keyconf,
2840 struct ieee80211_sta *sta,
2841 u32 iv32, u16 *phase1key)
ab885f8c 2842{
ab885f8c 2843
9f58671e 2844 struct iwl_priv *priv = hw->priv;
e1623446 2845 IWL_DEBUG_MAC80211(priv, "enter\n");
ab885f8c 2846
b3fbdcf4
JB
2847 iwl_update_tkip_key(priv, keyconf,
2848 sta ? sta->addr : iwl_bcast_addr,
2849 iv32, phase1key);
ab885f8c 2850
e1623446 2851 IWL_DEBUG_MAC80211(priv, "leave\n");
ab885f8c
EG
2852}
2853
5b9f8cd3 2854static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
dc822b5d
JB
2855 struct ieee80211_vif *vif,
2856 struct ieee80211_sta *sta,
b481de9c
ZY
2857 struct ieee80211_key_conf *key)
2858{
c79dd5b5 2859 struct iwl_priv *priv = hw->priv;
42986796
WT
2860 const u8 *addr;
2861 int ret;
2862 u8 sta_id;
2863 bool is_default_wep_key = false;
b481de9c 2864
e1623446 2865 IWL_DEBUG_MAC80211(priv, "enter\n");
b481de9c 2866
90e8e424 2867 if (priv->cfg->mod_params->sw_crypto) {
e1623446 2868 IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
b481de9c
ZY
2869 return -EOPNOTSUPP;
2870 }
42986796 2871 addr = sta ? sta->addr : iwl_bcast_addr;
c587de0b 2872 sta_id = iwl_find_station(priv, addr);
6974e363 2873 if (sta_id == IWL_INVALID_STATION) {
e1623446 2874 IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
e174961c 2875 addr);
6974e363 2876 return -EINVAL;
b481de9c 2877
deb09c43 2878 }
b481de9c 2879
6974e363 2880 mutex_lock(&priv->mutex);
2a421b91 2881 iwl_scan_cancel_timeout(priv, 100);
6974e363
EG
2882 mutex_unlock(&priv->mutex);
2883
2884 /* If we are getting WEP group key and we didn't receive any key mapping
2885 * so far, we are in legacy wep mode (group key only), otherwise we are
2886 * in 1X mode.
2887 * In legacy wep mode, we use another host command to the uCode */
5425e490 2888 if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
05c914fe 2889 priv->iw_mode != NL80211_IFTYPE_AP) {
6974e363
EG
2890 if (cmd == SET_KEY)
2891 is_default_wep_key = !priv->key_mapping_key;
2892 else
ccc038ab
EG
2893 is_default_wep_key =
2894 (key->hw_key_idx == HW_KEY_DEFAULT);
6974e363 2895 }
052c4b9f 2896
b481de9c 2897 switch (cmd) {
deb09c43 2898 case SET_KEY:
6974e363
EG
2899 if (is_default_wep_key)
2900 ret = iwl_set_default_wep_key(priv, key);
deb09c43 2901 else
7480513f 2902 ret = iwl_set_dynamic_key(priv, key, sta_id);
deb09c43 2903
e1623446 2904 IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
b481de9c
ZY
2905 break;
2906 case DISABLE_KEY:
6974e363
EG
2907 if (is_default_wep_key)
2908 ret = iwl_remove_default_wep_key(priv, key);
deb09c43 2909 else
3ec47732 2910 ret = iwl_remove_dynamic_key(priv, key, sta_id);
deb09c43 2911
e1623446 2912 IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
b481de9c
ZY
2913 break;
2914 default:
deb09c43 2915 ret = -EINVAL;
b481de9c
ZY
2916 }
2917
e1623446 2918 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c 2919
deb09c43 2920 return ret;
b481de9c
ZY
2921}
2922
5b9f8cd3 2923static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
c951ad35 2924 struct ieee80211_vif *vif,
d783b061 2925 enum ieee80211_ampdu_mlme_action action,
17741cdc 2926 struct ieee80211_sta *sta, u16 tid, u16 *ssn)
d783b061
TW
2927{
2928 struct iwl_priv *priv = hw->priv;
5c2207c6 2929 int ret;
d783b061 2930
e1623446 2931 IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
e174961c 2932 sta->addr, tid);
d783b061
TW
2933
2934 if (!(priv->cfg->sku & IWL_SKU_N))
2935 return -EACCES;
2936
2937 switch (action) {
2938 case IEEE80211_AMPDU_RX_START:
e1623446 2939 IWL_DEBUG_HT(priv, "start Rx\n");
9f58671e 2940 return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
d783b061 2941 case IEEE80211_AMPDU_RX_STOP:
e1623446 2942 IWL_DEBUG_HT(priv, "stop Rx\n");
5c2207c6
WYG
2943 ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
2944 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2945 return 0;
2946 else
2947 return ret;
d783b061 2948 case IEEE80211_AMPDU_TX_START:
e1623446 2949 IWL_DEBUG_HT(priv, "start Tx\n");
17741cdc 2950 return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
d783b061 2951 case IEEE80211_AMPDU_TX_STOP:
e1623446 2952 IWL_DEBUG_HT(priv, "stop Tx\n");
5c2207c6
WYG
2953 ret = iwl_tx_agg_stop(priv, sta->addr, tid);
2954 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2955 return 0;
2956 else
2957 return ret;
f0527971
WYG
2958 case IEEE80211_AMPDU_TX_OPERATIONAL:
2959 /* do nothing */
2960 return -EOPNOTSUPP;
d783b061 2961 default:
e1623446 2962 IWL_DEBUG_HT(priv, "unknown\n");
d783b061
TW
2963 return -EINVAL;
2964 break;
2965 }
2966 return 0;
2967}
9f58671e 2968
5b9f8cd3 2969static int iwl_mac_get_stats(struct ieee80211_hw *hw,
b481de9c
ZY
2970 struct ieee80211_low_level_stats *stats)
2971{
bf403db8
EK
2972 struct iwl_priv *priv = hw->priv;
2973
2974 priv = hw->priv;
e1623446
TW
2975 IWL_DEBUG_MAC80211(priv, "enter\n");
2976 IWL_DEBUG_MAC80211(priv, "leave\n");
b481de9c
ZY
2977
2978 return 0;
2979}
2980
6ab10ff8
JB
2981static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
2982 struct ieee80211_vif *vif,
2983 enum sta_notify_cmd cmd,
2984 struct ieee80211_sta *sta)
2985{
2986 struct iwl_priv *priv = hw->priv;
2987 struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
2988 int sta_id;
2989
2990 /*
2991 * TODO: We really should use this callback to
2992 * actually maintain the station table in
2993 * the device.
2994 */
2995
2996 switch (cmd) {
2997 case STA_NOTIFY_ADD:
2998 atomic_set(&sta_priv->pending_frames, 0);
2999 if (vif->type == NL80211_IFTYPE_AP)
3000 sta_priv->client = true;
3001 break;
3002 case STA_NOTIFY_SLEEP:
3003 WARN_ON(!sta_priv->client);
3004 sta_priv->asleep = true;
3005 if (atomic_read(&sta_priv->pending_frames) > 0)
3006 ieee80211_sta_block_awake(hw, sta, true);
3007 break;
3008 case STA_NOTIFY_AWAKE:
3009 WARN_ON(!sta_priv->client);
49dcc819
DH
3010 if (!sta_priv->asleep)
3011 break;
6ab10ff8
JB
3012 sta_priv->asleep = false;
3013 sta_id = iwl_find_station(priv, sta->addr);
3014 if (sta_id != IWL_INVALID_STATION)
3015 iwl_sta_modify_ps_wake(priv, sta_id);
3016 break;
3017 default:
3018 break;
3019 }
3020}
3021
b481de9c
ZY
3022/*****************************************************************************
3023 *
3024 * sysfs attributes
3025 *
3026 *****************************************************************************/
3027
0a6857e7 3028#ifdef CONFIG_IWLWIFI_DEBUG
b481de9c
ZY
3029
3030/*
3031 * The following adds a new attribute to the sysfs representation
c3a739fa 3032 * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
b481de9c
ZY
3033 * used for controlling the debug level.
3034 *
3035 * See the level definitions in iwl for details.
a562a9dd 3036 *
3d816c77
RC
3037 * The debug_level being managed using sysfs below is a per device debug
3038 * level that is used instead of the global debug level if it (the per
3039 * device debug level) is set.
b481de9c 3040 */
8cf769c6
EK
3041static ssize_t show_debug_level(struct device *d,
3042 struct device_attribute *attr, char *buf)
b481de9c 3043{
3d816c77
RC
3044 struct iwl_priv *priv = dev_get_drvdata(d);
3045 return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
b481de9c 3046}
8cf769c6
EK
3047static ssize_t store_debug_level(struct device *d,
3048 struct device_attribute *attr,
b481de9c
ZY
3049 const char *buf, size_t count)
3050{
928841b1 3051 struct iwl_priv *priv = dev_get_drvdata(d);
9257746f
TW
3052 unsigned long val;
3053 int ret;
b481de9c 3054
9257746f
TW
3055 ret = strict_strtoul(buf, 0, &val);
3056 if (ret)
978785a3 3057 IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
20594eb0 3058 else {
3d816c77 3059 priv->debug_level = val;
20594eb0
WYG
3060 if (iwl_alloc_traffic_mem(priv))
3061 IWL_ERR(priv,
3062 "Not enough memory to generate traffic log\n");
3063 }
b481de9c
ZY
3064 return strnlen(buf, count);
3065}
3066
8cf769c6
EK
3067static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
3068 show_debug_level, store_debug_level);
3069
b481de9c 3070
0a6857e7 3071#endif /* CONFIG_IWLWIFI_DEBUG */
b481de9c 3072
b481de9c
ZY
3073
3074static ssize_t show_temperature(struct device *d,
3075 struct device_attribute *attr, char *buf)
3076{
928841b1 3077 struct iwl_priv *priv = dev_get_drvdata(d);
b481de9c 3078
fee1247a 3079 if (!iwl_is_alive(priv))
b481de9c
ZY
3080 return -EAGAIN;
3081
91dbc5bd 3082 return sprintf(buf, "%d\n", priv->temperature);
b481de9c
ZY
3083}
3084
3085static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
3086
b481de9c
ZY
3087static ssize_t show_tx_power(struct device *d,
3088 struct device_attribute *attr, char *buf)
3089{
928841b1 3090 struct iwl_priv *priv = dev_get_drvdata(d);
91f39e8e
JS
3091
3092 if (!iwl_is_ready_rf(priv))
3093 return sprintf(buf, "off\n");
3094 else
3095 return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
b481de9c
ZY
3096}
3097
3098static ssize_t store_tx_power(struct device *d,
3099 struct device_attribute *attr,
3100 const char *buf, size_t count)
3101{
928841b1 3102 struct iwl_priv *priv = dev_get_drvdata(d);
9257746f
TW
3103 unsigned long val;
3104 int ret;
b481de9c 3105
9257746f
TW
3106 ret = strict_strtoul(buf, 10, &val);
3107 if (ret)
978785a3 3108 IWL_INFO(priv, "%s is not in decimal form.\n", buf);
5eadd94b
WYG
3109 else {
3110 ret = iwl_set_tx_power(priv, val, false);
3111 if (ret)
3112 IWL_ERR(priv, "failed setting tx power (0x%d).\n",
3113 ret);
3114 else
3115 ret = count;
3116 }
3117 return ret;
b481de9c
ZY
3118}
3119
3120static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
3121
3122static ssize_t show_flags(struct device *d,
3123 struct device_attribute *attr, char *buf)
3124{
928841b1 3125 struct iwl_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
3126
3127 return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
3128}
3129
3130static ssize_t store_flags(struct device *d,
3131 struct device_attribute *attr,
3132 const char *buf, size_t count)
3133{
928841b1 3134 struct iwl_priv *priv = dev_get_drvdata(d);
9257746f
TW
3135 unsigned long val;
3136 u32 flags;
3137 int ret = strict_strtoul(buf, 0, &val);
926f0b2e 3138 if (ret)
9257746f
TW
3139 return ret;
3140 flags = (u32)val;
b481de9c
ZY
3141
3142 mutex_lock(&priv->mutex);
3143 if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
3144 /* Cancel any currently running scans... */
2a421b91 3145 if (iwl_scan_cancel_timeout(priv, 100))
39aadf8c 3146 IWL_WARN(priv, "Could not cancel scan.\n");
b481de9c 3147 else {
e1623446 3148 IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
b481de9c 3149 priv->staging_rxon.flags = cpu_to_le32(flags);
e0158e61 3150 iwlcore_commit_rxon(priv);
b481de9c
ZY
3151 }
3152 }
3153 mutex_unlock(&priv->mutex);
3154
3155 return count;
3156}
3157
3158static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
3159
3160static ssize_t show_filter_flags(struct device *d,
3161 struct device_attribute *attr, char *buf)
3162{
928841b1 3163 struct iwl_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
3164
3165 return sprintf(buf, "0x%04X\n",
3166 le32_to_cpu(priv->active_rxon.filter_flags));
3167}
3168
3169static ssize_t store_filter_flags(struct device *d,
3170 struct device_attribute *attr,
3171 const char *buf, size_t count)
3172{
928841b1 3173 struct iwl_priv *priv = dev_get_drvdata(d);
9257746f
TW
3174 unsigned long val;
3175 u32 filter_flags;
3176 int ret = strict_strtoul(buf, 0, &val);
926f0b2e 3177 if (ret)
9257746f
TW
3178 return ret;
3179 filter_flags = (u32)val;
b481de9c
ZY
3180
3181 mutex_lock(&priv->mutex);
3182 if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
3183 /* Cancel any currently running scans... */
2a421b91 3184 if (iwl_scan_cancel_timeout(priv, 100))
39aadf8c 3185 IWL_WARN(priv, "Could not cancel scan.\n");
b481de9c 3186 else {
e1623446 3187 IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
b481de9c
ZY
3188 "0x%04X\n", filter_flags);
3189 priv->staging_rxon.filter_flags =
3190 cpu_to_le32(filter_flags);
e0158e61 3191 iwlcore_commit_rxon(priv);
b481de9c
ZY
3192 }
3193 }
3194 mutex_unlock(&priv->mutex);
3195
3196 return count;
3197}
3198
3199static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
3200 store_filter_flags);
3201
b481de9c
ZY
3202
3203static ssize_t show_statistics(struct device *d,
3204 struct device_attribute *attr, char *buf)
3205{
c79dd5b5 3206 struct iwl_priv *priv = dev_get_drvdata(d);
8f91aecb 3207 u32 size = sizeof(struct iwl_notif_statistics);
b481de9c 3208 u32 len = 0, ofs = 0;
3ac7f146 3209 u8 *data = (u8 *)&priv->statistics;
b481de9c
ZY
3210 int rc = 0;
3211
fee1247a 3212 if (!iwl_is_alive(priv))
b481de9c
ZY
3213 return -EAGAIN;
3214
3215 mutex_lock(&priv->mutex);
ef8d5529 3216 rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
b481de9c
ZY
3217 mutex_unlock(&priv->mutex);
3218
3219 if (rc) {
3220 len = sprintf(buf,
3221 "Error sending statistics request: 0x%08X\n", rc);
3222 return len;
3223 }
3224
3225 while (size && (PAGE_SIZE - len)) {
3226 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
3227 PAGE_SIZE - len, 1);
3228 len = strlen(buf);
3229 if (PAGE_SIZE - len)
3230 buf[len++] = '\n';
3231
3232 ofs += 16;
3233 size -= min(size, 16U);
3234 }
3235
3236 return len;
3237}
3238
3239static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
3240
01abfbb2
WYG
3241static ssize_t show_rts_ht_protection(struct device *d,
3242 struct device_attribute *attr, char *buf)
3243{
3244 struct iwl_priv *priv = dev_get_drvdata(d);
3245
3246 return sprintf(buf, "%s\n",
3247 priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
3248}
3249
3250static ssize_t store_rts_ht_protection(struct device *d,
3251 struct device_attribute *attr,
3252 const char *buf, size_t count)
3253{
3254 struct iwl_priv *priv = dev_get_drvdata(d);
3255 unsigned long val;
3256 int ret;
3257
3258 ret = strict_strtoul(buf, 10, &val);
3259 if (ret)
3260 IWL_INFO(priv, "Input is not in decimal form.\n");
3261 else {
3262 if (!iwl_is_associated(priv))
3263 priv->cfg->use_rts_for_ht = val ? true : false;
3264 else
3265 IWL_ERR(priv, "Sta associated with AP - "
3266 "Change protection mechanism is not allowed\n");
3267 ret = count;
3268 }
3269 return ret;
3270}
3271
3272static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
3273 show_rts_ht_protection, store_rts_ht_protection);
3274
b481de9c 3275
b481de9c
ZY
3276/*****************************************************************************
3277 *
3278 * driver setup and teardown
3279 *
3280 *****************************************************************************/
3281
4e39317d 3282static void iwl_setup_deferred_work(struct iwl_priv *priv)
b481de9c 3283{
d21050c7 3284 priv->workqueue = create_singlethread_workqueue(DRV_NAME);
b481de9c
ZY
3285
3286 init_waitqueue_head(&priv->wait_command_queue);
3287
5b9f8cd3
EG
3288 INIT_WORK(&priv->up, iwl_bg_up);
3289 INIT_WORK(&priv->restart, iwl_bg_restart);
3290 INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
5b9f8cd3 3291 INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
16e727e8 3292 INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
4a4a9e81
TW
3293 INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
3294 INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
2a421b91 3295
2a421b91 3296 iwl_setup_scan_deferred_work(priv);
bb8c093b 3297
4e39317d
EG
3298 if (priv->cfg->ops->lib->setup_deferred_work)
3299 priv->cfg->ops->lib->setup_deferred_work(priv);
3300
3301 init_timer(&priv->statistics_periodic);
3302 priv->statistics_periodic.data = (unsigned long)priv;
5b9f8cd3 3303 priv->statistics_periodic.function = iwl_bg_statistics_periodic;
b481de9c 3304
a9e1cb6a
WYG
3305 init_timer(&priv->ucode_trace);
3306 priv->ucode_trace.data = (unsigned long)priv;
3307 priv->ucode_trace.function = iwl_bg_ucode_trace;
3308
ef850d7c
MA
3309 if (!priv->cfg->use_isr_legacy)
3310 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
3311 iwl_irq_tasklet, (unsigned long)priv);
3312 else
3313 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
3314 iwl_irq_tasklet_legacy, (unsigned long)priv);
b481de9c
ZY
3315}
3316
4e39317d 3317static void iwl_cancel_deferred_work(struct iwl_priv *priv)
b481de9c 3318{
4e39317d
EG
3319 if (priv->cfg->ops->lib->cancel_deferred_work)
3320 priv->cfg->ops->lib->cancel_deferred_work(priv);
b481de9c 3321
3ae6a054 3322 cancel_delayed_work_sync(&priv->init_alive_start);
b481de9c
ZY
3323 cancel_delayed_work(&priv->scan_check);
3324 cancel_delayed_work(&priv->alive_start);
b481de9c 3325 cancel_work_sync(&priv->beacon_update);
4e39317d 3326 del_timer_sync(&priv->statistics_periodic);
a9e1cb6a 3327 del_timer_sync(&priv->ucode_trace);
b481de9c
ZY
3328}
3329
89f186a8
RC
3330static void iwl_init_hw_rates(struct iwl_priv *priv,
3331 struct ieee80211_rate *rates)
3332{
3333 int i;
3334
3335 for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
3336 rates[i].bitrate = iwl_rates[i].ieee * 5;
3337 rates[i].hw_value = i; /* Rate scaling will work on indexes */
3338 rates[i].hw_value_short = i;
3339 rates[i].flags = 0;
3340 if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
3341 /*
3342 * If CCK != 1M then set short preamble rate flag.
3343 */
3344 rates[i].flags |=
3345 (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
3346 0 : IEEE80211_RATE_SHORT_PREAMBLE;
3347 }
3348 }
3349}
3350
3351static int iwl_init_drv(struct iwl_priv *priv)
3352{
3353 int ret;
3354
3355 priv->ibss_beacon = NULL;
3356
89f186a8
RC
3357 spin_lock_init(&priv->sta_lock);
3358 spin_lock_init(&priv->hcmd_lock);
3359
3360 INIT_LIST_HEAD(&priv->free_frames);
3361
3362 mutex_init(&priv->mutex);
3363
3364 /* Clear the driver's (not device's) station table */
3365 iwl_clear_stations_table(priv);
3366
3367 priv->ieee_channels = NULL;
3368 priv->ieee_rates = NULL;
3369 priv->band = IEEE80211_BAND_2GHZ;
3370
3371 priv->iw_mode = NL80211_IFTYPE_STATION;
ba37a3d0 3372 priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
a13d276f 3373 priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
89f186a8
RC
3374
3375 /* Choose which receivers/antennas to use */
3376 if (priv->cfg->ops->hcmd->set_rxon_chain)
3377 priv->cfg->ops->hcmd->set_rxon_chain(priv);
3378
3379 iwl_init_scan_params(priv);
3380
3381 iwl_reset_qos(priv);
3382
3383 priv->qos_data.qos_active = 0;
3384 priv->qos_data.qos_cap.val = 0;
3385
3386 priv->rates_mask = IWL_RATES_MASK;
3387 /* Set the tx_power_user_lmt to the lowest power level
3388 * this value will get overwritten by channel max power avg
3389 * from eeprom */
3390 priv->tx_power_user_lmt = IWL_TX_POWER_TARGET_POWER_MIN;
3391
3392 ret = iwl_init_channel_map(priv);
3393 if (ret) {
3394 IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
3395 goto err;
3396 }
3397
3398 ret = iwlcore_init_geos(priv);
3399 if (ret) {
3400 IWL_ERR(priv, "initializing geos failed: %d\n", ret);
3401 goto err_free_channel_map;
3402 }
3403 iwl_init_hw_rates(priv, priv->ieee_rates);
3404
3405 return 0;
3406
3407err_free_channel_map:
3408 iwl_free_channel_map(priv);
3409err:
3410 return ret;
3411}
3412
3413static void iwl_uninit_drv(struct iwl_priv *priv)
3414{
3415 iwl_calib_free_results(priv);
3416 iwlcore_free_geos(priv);
3417 iwl_free_channel_map(priv);
3418 kfree(priv->scan);
3419}
3420
5b9f8cd3 3421static struct attribute *iwl_sysfs_entries[] = {
b481de9c
ZY
3422 &dev_attr_flags.attr,
3423 &dev_attr_filter_flags.attr,
b481de9c 3424 &dev_attr_statistics.attr,
b481de9c 3425 &dev_attr_temperature.attr,
b481de9c 3426 &dev_attr_tx_power.attr,
01abfbb2 3427 &dev_attr_rts_ht_protection.attr,
8cf769c6
EK
3428#ifdef CONFIG_IWLWIFI_DEBUG
3429 &dev_attr_debug_level.attr,
3430#endif
b481de9c
ZY
3431 NULL
3432};
3433
5b9f8cd3 3434static struct attribute_group iwl_attribute_group = {
b481de9c 3435 .name = NULL, /* put in device directory */
5b9f8cd3 3436 .attrs = iwl_sysfs_entries,
b481de9c
ZY
3437};
3438
5b9f8cd3
EG
3439static struct ieee80211_ops iwl_hw_ops = {
3440 .tx = iwl_mac_tx,
3441 .start = iwl_mac_start,
3442 .stop = iwl_mac_stop,
3443 .add_interface = iwl_mac_add_interface,
3444 .remove_interface = iwl_mac_remove_interface,
3445 .config = iwl_mac_config,
5b9f8cd3
EG
3446 .configure_filter = iwl_configure_filter,
3447 .set_key = iwl_mac_set_key,
3448 .update_tkip_key = iwl_mac_update_tkip_key,
3449 .get_stats = iwl_mac_get_stats,
3450 .get_tx_stats = iwl_mac_get_tx_stats,
3451 .conf_tx = iwl_mac_conf_tx,
3452 .reset_tsf = iwl_mac_reset_tsf,
3453 .bss_info_changed = iwl_bss_info_changed,
3454 .ampdu_action = iwl_mac_ampdu_action,
6ab10ff8
JB
3455 .hw_scan = iwl_mac_hw_scan,
3456 .sta_notify = iwl_mac_sta_notify,
b481de9c
ZY
3457};
3458
5b9f8cd3 3459static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
b481de9c
ZY
3460{
3461 int err = 0;
c79dd5b5 3462 struct iwl_priv *priv;
b481de9c 3463 struct ieee80211_hw *hw;
82b9a121 3464 struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
0359facc 3465 unsigned long flags;
6cd0b1cb 3466 u16 pci_cmd;
b481de9c 3467
316c30d9
AK
3468 /************************
3469 * 1. Allocating HW data
3470 ************************/
3471
6440adb5
CB
3472 /* Disabling hardware scan means that mac80211 will perform scans
3473 * "the hard way", rather than using device's scan. */
1ea87396 3474 if (cfg->mod_params->disable_hw_scan) {
a562a9dd 3475 if (iwl_debug_level & IWL_DL_INFO)
bf403db8
EK
3476 dev_printk(KERN_DEBUG, &(pdev->dev),
3477 "Disabling hw_scan\n");
5b9f8cd3 3478 iwl_hw_ops.hw_scan = NULL;
b481de9c
ZY
3479 }
3480
5b9f8cd3 3481 hw = iwl_alloc_all(cfg, &iwl_hw_ops);
1d0a082d 3482 if (!hw) {
b481de9c
ZY
3483 err = -ENOMEM;
3484 goto out;
3485 }
1d0a082d
AK
3486 priv = hw->priv;
3487 /* At this point both hw and priv are allocated. */
3488
b481de9c
ZY
3489 SET_IEEE80211_DEV(hw, &pdev->dev);
3490
e1623446 3491 IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
82b9a121 3492 priv->cfg = cfg;
b481de9c 3493 priv->pci_dev = pdev;
40cefda9 3494 priv->inta_mask = CSR_INI_SET_MASK;
316c30d9 3495
0a6857e7 3496#ifdef CONFIG_IWLWIFI_DEBUG
b481de9c
ZY
3497 atomic_set(&priv->restrict_refcnt, 0);
3498#endif
20594eb0
WYG
3499 if (iwl_alloc_traffic_mem(priv))
3500 IWL_ERR(priv, "Not enough memory to generate traffic log\n");
b481de9c 3501
316c30d9
AK
3502 /**************************
3503 * 2. Initializing PCI bus
3504 **************************/
3505 if (pci_enable_device(pdev)) {
3506 err = -ENODEV;
3507 goto out_ieee80211_free_hw;
3508 }
3509
3510 pci_set_master(pdev);
3511
093d874c 3512 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
316c30d9 3513 if (!err)
093d874c 3514 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
cc2a8ea8 3515 if (err) {
093d874c 3516 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
cc2a8ea8 3517 if (!err)
093d874c 3518 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
cc2a8ea8 3519 /* both attempts failed: */
316c30d9 3520 if (err) {
978785a3 3521 IWL_WARN(priv, "No suitable DMA available.\n");
316c30d9 3522 goto out_pci_disable_device;
cc2a8ea8 3523 }
316c30d9
AK
3524 }
3525
3526 err = pci_request_regions(pdev, DRV_NAME);
3527 if (err)
3528 goto out_pci_disable_device;
3529
3530 pci_set_drvdata(pdev, priv);
3531
316c30d9
AK
3532
3533 /***********************
3534 * 3. Read REV register
3535 ***********************/
3536 priv->hw_base = pci_iomap(pdev, 0, 0);
3537 if (!priv->hw_base) {
3538 err = -ENODEV;
3539 goto out_pci_release_regions;
3540 }
3541
e1623446 3542 IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
316c30d9 3543 (unsigned long long) pci_resource_len(pdev, 0));
e1623446 3544 IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
316c30d9 3545
731a29b7 3546 /* these spin locks will be used in apm_ops.init and EEPROM access
a8b50a0a
MA
3547 * we should init now
3548 */
3549 spin_lock_init(&priv->reg_lock);
731a29b7 3550 spin_lock_init(&priv->lock);
b661c819 3551 iwl_hw_detect(priv);
978785a3 3552 IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
b661c819 3553 priv->cfg->name, priv->hw_rev);
316c30d9 3554
e7b63581
TW
3555 /* We disable the RETRY_TIMEOUT register (0x41) to keep
3556 * PCI Tx retries from interfering with C3 CPU state */
3557 pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
3558
086ed117
MA
3559 iwl_prepare_card_hw(priv);
3560 if (!priv->hw_ready) {
3561 IWL_WARN(priv, "Failed, HW not ready\n");
3562 goto out_iounmap;
3563 }
3564
91238714
TW
3565 /*****************
3566 * 4. Read EEPROM
3567 *****************/
316c30d9
AK
3568 /* Read the EEPROM */
3569 err = iwl_eeprom_init(priv);
3570 if (err) {
15b1687c 3571 IWL_ERR(priv, "Unable to init EEPROM\n");
316c30d9
AK
3572 goto out_iounmap;
3573 }
8614f360
TW
3574 err = iwl_eeprom_check_version(priv);
3575 if (err)
c8f16138 3576 goto out_free_eeprom;
8614f360 3577
02883017 3578 /* extract MAC Address */
316c30d9 3579 iwl_eeprom_get_mac(priv, priv->mac_addr);
e1623446 3580 IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
316c30d9
AK
3581 SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
3582
3583 /************************
3584 * 5. Setup HW constants
3585 ************************/
da154e30 3586 if (iwl_set_hw_params(priv)) {
15b1687c 3587 IWL_ERR(priv, "failed to set hw parameters\n");
073d3f5f 3588 goto out_free_eeprom;
316c30d9
AK
3589 }
3590
3591 /*******************
6ba87956 3592 * 6. Setup priv
316c30d9 3593 *******************/
b481de9c 3594
6ba87956 3595 err = iwl_init_drv(priv);
bf85ea4f 3596 if (err)
399f4900 3597 goto out_free_eeprom;
bf85ea4f 3598 /* At this point both hw and priv are initialized. */
316c30d9 3599
316c30d9 3600 /********************
09f9bf79 3601 * 7. Setup services
316c30d9 3602 ********************/
0359facc 3603 spin_lock_irqsave(&priv->lock, flags);
5b9f8cd3 3604 iwl_disable_interrupts(priv);
0359facc 3605 spin_unlock_irqrestore(&priv->lock, flags);
316c30d9 3606
6cd0b1cb
HS
3607 pci_enable_msi(priv->pci_dev);
3608
ef850d7c
MA
3609 iwl_alloc_isr_ict(priv);
3610 err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
3611 IRQF_SHARED, DRV_NAME, priv);
6cd0b1cb
HS
3612 if (err) {
3613 IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
3614 goto out_disable_msi;
3615 }
5b9f8cd3 3616 err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
316c30d9 3617 if (err) {
15b1687c 3618 IWL_ERR(priv, "failed to create sysfs device attributes\n");
795cc0ad 3619 goto out_free_irq;
316c30d9
AK
3620 }
3621
4e39317d 3622 iwl_setup_deferred_work(priv);
653fa4a0 3623 iwl_setup_rx_handlers(priv);
316c30d9 3624
158bea07
JB
3625 /*********************************************
3626 * 8. Enable interrupts and read RFKILL state
3627 *********************************************/
6ba87956 3628
6cd0b1cb
HS
3629 /* enable interrupts if needed: hw bug w/a */
3630 pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
3631 if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
3632 pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
3633 pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
3634 }
3635
3636 iwl_enable_interrupts(priv);
3637
6cd0b1cb
HS
3638 /* If platform's RF_KILL switch is NOT set to KILL */
3639 if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
3640 clear_bit(STATUS_RF_KILL_HW, &priv->status);
3641 else
3642 set_bit(STATUS_RF_KILL_HW, &priv->status);
6ba87956 3643
a60e77e5
JB
3644 wiphy_rfkill_set_hw_state(priv->hw->wiphy,
3645 test_bit(STATUS_RF_KILL_HW, &priv->status));
6cd0b1cb 3646
58d0f361 3647 iwl_power_initialize(priv);
39b73fb1 3648 iwl_tt_initialize(priv);
158bea07
JB
3649
3650 /**************************************************
3651 * 9. Setup and register with mac80211 and debugfs
3652 **************************************************/
3653 err = iwl_mac_setup_register(priv);
3654 if (err)
3655 goto out_remove_sysfs;
3656
3657 err = iwl_dbgfs_register(priv, DRV_NAME);
3658 if (err)
3659 IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
3660
b481de9c
ZY
3661 return 0;
3662
316c30d9 3663 out_remove_sysfs:
c8f16138
RC
3664 destroy_workqueue(priv->workqueue);
3665 priv->workqueue = NULL;
5b9f8cd3 3666 sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
795cc0ad
HS
3667 out_free_irq:
3668 free_irq(priv->pci_dev->irq, priv);
ef850d7c 3669 iwl_free_isr_ict(priv);
6cd0b1cb
HS
3670 out_disable_msi:
3671 pci_disable_msi(priv->pci_dev);
6ba87956 3672 iwl_uninit_drv(priv);
073d3f5f
TW
3673 out_free_eeprom:
3674 iwl_eeprom_free(priv);
b481de9c
ZY
3675 out_iounmap:
3676 pci_iounmap(pdev, priv->hw_base);
3677 out_pci_release_regions:
316c30d9 3678 pci_set_drvdata(pdev, NULL);
623d563e 3679 pci_release_regions(pdev);
b481de9c
ZY
3680 out_pci_disable_device:
3681 pci_disable_device(pdev);
b481de9c 3682 out_ieee80211_free_hw:
20594eb0 3683 iwl_free_traffic_mem(priv);
d7c76f4c 3684 ieee80211_free_hw(priv->hw);
b481de9c
ZY
3685 out:
3686 return err;
3687}
3688
5b9f8cd3 3689static void __devexit iwl_pci_remove(struct pci_dev *pdev)
b481de9c 3690{
c79dd5b5 3691 struct iwl_priv *priv = pci_get_drvdata(pdev);
0359facc 3692 unsigned long flags;
b481de9c
ZY
3693
3694 if (!priv)
3695 return;
3696
e1623446 3697 IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
b481de9c 3698
67249625 3699 iwl_dbgfs_unregister(priv);
5b9f8cd3 3700 sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
67249625 3701
5b9f8cd3
EG
3702 /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
3703 * to be called and iwl_down since we are removing the device
0b124c31
GG
3704 * we need to set STATUS_EXIT_PENDING bit.
3705 */
3706 set_bit(STATUS_EXIT_PENDING, &priv->status);
c4f55232
RR
3707 if (priv->mac80211_registered) {
3708 ieee80211_unregister_hw(priv->hw);
3709 priv->mac80211_registered = 0;
0b124c31 3710 } else {
5b9f8cd3 3711 iwl_down(priv);
c4f55232
RR
3712 }
3713
c166b25a
BC
3714 /*
3715 * Make sure device is reset to low power before unloading driver.
3716 * This may be redundant with iwl_down(), but there are paths to
3717 * run iwl_down() without calling apm_ops.stop(), and there are
3718 * paths to avoid running iwl_down() at all before leaving driver.
3719 * This (inexpensive) call *makes sure* device is reset.
3720 */
3721 priv->cfg->ops->lib->apm_ops.stop(priv);
3722
39b73fb1
WYG
3723 iwl_tt_exit(priv);
3724
0359facc
MA
3725 /* make sure we flush any pending irq or
3726 * tasklet for the driver
3727 */
3728 spin_lock_irqsave(&priv->lock, flags);
5b9f8cd3 3729 iwl_disable_interrupts(priv);
0359facc
MA
3730 spin_unlock_irqrestore(&priv->lock, flags);
3731
3732 iwl_synchronize_irq(priv);
3733
5b9f8cd3 3734 iwl_dealloc_ucode_pci(priv);
b481de9c
ZY
3735
3736 if (priv->rxq.bd)
a55360e4 3737 iwl_rx_queue_free(priv, &priv->rxq);
1053d35f 3738 iwl_hw_txq_ctx_free(priv);
b481de9c 3739
c587de0b 3740 iwl_clear_stations_table(priv);
073d3f5f 3741 iwl_eeprom_free(priv);
b481de9c 3742
b481de9c 3743
948c171c
MA
3744 /*netif_stop_queue(dev); */
3745 flush_workqueue(priv->workqueue);
3746
5b9f8cd3 3747 /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
b481de9c
ZY
3748 * priv->workqueue... so we can't take down the workqueue
3749 * until now... */
3750 destroy_workqueue(priv->workqueue);
3751 priv->workqueue = NULL;
20594eb0 3752 iwl_free_traffic_mem(priv);
b481de9c 3753
6cd0b1cb
HS
3754 free_irq(priv->pci_dev->irq, priv);
3755 pci_disable_msi(priv->pci_dev);
b481de9c
ZY
3756 pci_iounmap(pdev, priv->hw_base);
3757 pci_release_regions(pdev);
3758 pci_disable_device(pdev);
3759 pci_set_drvdata(pdev, NULL);
3760
6ba87956 3761 iwl_uninit_drv(priv);
b481de9c 3762
ef850d7c
MA
3763 iwl_free_isr_ict(priv);
3764
b481de9c
ZY
3765 if (priv->ibss_beacon)
3766 dev_kfree_skb(priv->ibss_beacon);
3767
3768 ieee80211_free_hw(priv->hw);
3769}
3770
b481de9c
ZY
3771
3772/*****************************************************************************
3773 *
3774 * driver and module entry point
3775 *
3776 *****************************************************************************/
3777
fed9017e
RR
3778/* Hardware specific file defines the PCI IDs table for that hardware module */
3779static struct pci_device_id iwl_hw_card_ids[] = {
4fc22b21 3780#ifdef CONFIG_IWL4965
fed9017e
RR
3781 {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
3782 {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
4fc22b21 3783#endif /* CONFIG_IWL4965 */
5a6a256e 3784#ifdef CONFIG_IWL5000
ac592574
WYG
3785/* 5100 Series WiFi */
3786 {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
3787 {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
3788 {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
3789 {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
3790 {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
3791 {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
3792 {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
3793 {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
3794 {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
3795 {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
3796 {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
3797 {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
3798 {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
3799 {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
3800 {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
3801 {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
3802 {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
3803 {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
3804 {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
3805 {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
3806 {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
3807 {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
3808 {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
3809 {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
3810
3811/* 5300 Series WiFi */
3812 {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
3813 {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
3814 {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
3815 {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
3816 {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
3817 {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
3818 {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
3819 {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
3820 {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
3821 {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
3822 {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
3823 {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
3824
3825/* 5350 Series WiFi/WiMax */
3826 {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
3827 {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
3828 {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
3829
3830/* 5150 Series Wifi/WiMax */
3831 {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
3832 {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
3833 {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
3834 {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
3835 {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
3836 {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
3837
3838 {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
3839 {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
3840 {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
3841 {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
5953a62e
WYG
3842
3843/* 6x00 Series */
5953a62e
WYG
3844 {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
3845 {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
3846 {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
3847 {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
3848 {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
3849 {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
3850 {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
3851 {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
3852 {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
3853 {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
3854
3855/* 6x50 WiFi/WiMax Series */
5953a62e
WYG
3856 {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
3857 {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
3858 {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
3859 {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
5953a62e
WYG
3860 {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
3861 {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
3862
77dcb6a9 3863/* 1000 Series WiFi */
4bd0914f
WYG
3864 {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
3865 {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
3866 {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
3867 {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
3868 {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
3869 {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
3870 {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
3871 {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
3872 {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
3873 {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
3874 {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
3875 {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
5a6a256e 3876#endif /* CONFIG_IWL5000 */
7100e924 3877
fed9017e
RR
3878 {0}
3879};
3880MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
3881
3882static struct pci_driver iwl_driver = {
b481de9c 3883 .name = DRV_NAME,
fed9017e 3884 .id_table = iwl_hw_card_ids,
5b9f8cd3
EG
3885 .probe = iwl_pci_probe,
3886 .remove = __devexit_p(iwl_pci_remove),
b481de9c 3887#ifdef CONFIG_PM
5b9f8cd3
EG
3888 .suspend = iwl_pci_suspend,
3889 .resume = iwl_pci_resume,
b481de9c
ZY
3890#endif
3891};
3892
5b9f8cd3 3893static int __init iwl_init(void)
b481de9c
ZY
3894{
3895
3896 int ret;
3897 printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
3898 printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
897e1cf2 3899
e227ceac 3900 ret = iwlagn_rate_control_register();
897e1cf2 3901 if (ret) {
a3139c59
SO
3902 printk(KERN_ERR DRV_NAME
3903 "Unable to register rate control algorithm: %d\n", ret);
897e1cf2
RC
3904 return ret;
3905 }
3906
fed9017e 3907 ret = pci_register_driver(&iwl_driver);
b481de9c 3908 if (ret) {
a3139c59 3909 printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
897e1cf2 3910 goto error_register;
b481de9c 3911 }
b481de9c
ZY
3912
3913 return ret;
897e1cf2 3914
897e1cf2 3915error_register:
e227ceac 3916 iwlagn_rate_control_unregister();
897e1cf2 3917 return ret;
b481de9c
ZY
3918}
3919
5b9f8cd3 3920static void __exit iwl_exit(void)
b481de9c 3921{
fed9017e 3922 pci_unregister_driver(&iwl_driver);
e227ceac 3923 iwlagn_rate_control_unregister();
b481de9c
ZY
3924}
3925
5b9f8cd3
EG
3926module_exit(iwl_exit);
3927module_init(iwl_init);
a562a9dd
RC
3928
3929#ifdef CONFIG_IWLWIFI_DEBUG
4e30cb69 3930module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
a562a9dd 3931MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
4e30cb69 3932module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
a562a9dd
RC
3933MODULE_PARM_DESC(debug, "debug output mask");
3934#endif
3935
This page took 1.484326 seconds and 5 git commands to generate.