Commit | Line | Data |
---|---|---|
b481de9c ZY |
1 | /****************************************************************************** |
2 | * | |
eb7ae89c | 3 | * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved. |
b481de9c ZY |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of version 2 of the GNU General Public License as | |
7 | * published by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License along with | |
15 | * this program; if not, write to the Free Software Foundation, Inc., | |
16 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
17 | * | |
18 | * The full GNU General Public License is included in this distribution in the | |
19 | * file called LICENSE. | |
20 | * | |
21 | * Contact Information: | |
22 | * James P. Ketrenos <ipw2100-admin@linux.intel.com> | |
23 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
24 | * | |
25 | *****************************************************************************/ | |
fcd427bb | 26 | /* |
3e0d4cb1 | 27 | * Please use this file (iwl-dev.h) for driver implementation definitions. |
5a36ba0e | 28 | * Please use iwl-commands.h for uCode API definitions. |
fcd427bb BC |
29 | * Please use iwl-4965-hw.h for hardware-related definitions. |
30 | */ | |
31 | ||
be1f3ab6 EG |
32 | #ifndef __iwl_dev_h__ |
33 | #define __iwl_dev_h__ | |
b481de9c | 34 | |
5d08cd1d CH |
35 | #include <linux/pci.h> /* for struct pci_device_id */ |
36 | #include <linux/kernel.h> | |
37 | #include <net/ieee80211_radiotap.h> | |
38 | ||
4fc22b21 | 39 | #define DRV_NAME "iwlagn" |
ad97edd2 | 40 | #include "iwl-rfkill.h" |
6bc913bd | 41 | #include "iwl-eeprom.h" |
5d08cd1d | 42 | #include "iwl-4965-hw.h" |
6f83eaa1 | 43 | #include "iwl-csr.h" |
5d08cd1d | 44 | #include "iwl-prph.h" |
0a6857e7 | 45 | #include "iwl-debug.h" |
ab53d8af | 46 | #include "iwl-led.h" |
5da4b55f | 47 | #include "iwl-power.h" |
e227ceac | 48 | #include "iwl-agn-rs.h" |
5d08cd1d | 49 | |
fed9017e RR |
50 | /* configuration for the iwl4965 */ |
51 | extern struct iwl_cfg iwl4965_agn_cfg; | |
5a6a256e TW |
52 | extern struct iwl_cfg iwl5300_agn_cfg; |
53 | extern struct iwl_cfg iwl5100_agn_cfg; | |
54 | extern struct iwl_cfg iwl5350_agn_cfg; | |
47408639 EK |
55 | extern struct iwl_cfg iwl5100_bg_cfg; |
56 | extern struct iwl_cfg iwl5100_abg_cfg; | |
fed9017e | 57 | |
099b40b7 RR |
58 | /* CT-KILL constants */ |
59 | #define CT_KILL_THRESHOLD 110 /* in Celsius */ | |
4bf775cd | 60 | |
5d08cd1d CH |
61 | /* Default noise level to report when noise measurement is not available. |
62 | * This may be because we're: | |
63 | * 1) Not associated (4965, no beacon statistics being sent to driver) | |
64 | * 2) Scanning (noise measurement does not apply to associated channel) | |
65 | * 3) Receiving CCK (3945 delivers noise info only for OFDM frames) | |
66 | * Use default noise value of -127 ... this is below the range of measurable | |
67 | * Rx dBm for either 3945 or 4965, so it can indicate "unmeasurable" to user. | |
68 | * Also, -127 works better than 0 when averaging frames with/without | |
69 | * noise info (e.g. averaging might be done in app); measured dBm values are | |
70 | * always negative ... using a negative value as the default keeps all | |
71 | * averages within an s8's (used in some apps) range of negative values. */ | |
72 | #define IWL_NOISE_MEAS_NOT_AVAILABLE (-127) | |
73 | ||
5d08cd1d CH |
74 | /* |
75 | * RTS threshold here is total size [2347] minus 4 FCS bytes | |
76 | * Per spec: | |
77 | * a value of 0 means RTS on all data/management packets | |
78 | * a value > max MSDU size means no RTS | |
79 | * else RTS for data/management frames where MPDU is larger | |
80 | * than RTS value. | |
81 | */ | |
82 | #define DEFAULT_RTS_THRESHOLD 2347U | |
83 | #define MIN_RTS_THRESHOLD 0U | |
84 | #define MAX_RTS_THRESHOLD 2347U | |
85 | #define MAX_MSDU_SIZE 2304U | |
86 | #define MAX_MPDU_SIZE 2346U | |
87 | #define DEFAULT_BEACON_INTERVAL 100U | |
88 | #define DEFAULT_SHORT_RETRY_LIMIT 7U | |
89 | #define DEFAULT_LONG_RETRY_LIMIT 4U | |
90 | ||
a55360e4 | 91 | struct iwl_rx_mem_buffer { |
5d08cd1d CH |
92 | dma_addr_t dma_addr; |
93 | struct sk_buff *skb; | |
94 | struct list_head list; | |
95 | }; | |
96 | ||
5d08cd1d CH |
97 | /* |
98 | * Generic queue structure | |
99 | * | |
100 | * Contains common data for Rx and Tx queues | |
101 | */ | |
443cfd45 | 102 | struct iwl_queue { |
5d08cd1d CH |
103 | int n_bd; /* number of BDs in this queue */ |
104 | int write_ptr; /* 1-st empty entry (index) host_w*/ | |
105 | int read_ptr; /* last used entry (index) host_r*/ | |
106 | dma_addr_t dma_addr; /* physical addr for BD's */ | |
107 | int n_window; /* safe queue window */ | |
108 | u32 id; | |
109 | int low_mark; /* low watermark, resume queue if free | |
110 | * space more than this */ | |
111 | int high_mark; /* high watermark, stop queue if free | |
112 | * space less than this */ | |
113 | } __attribute__ ((packed)); | |
114 | ||
115 | #define MAX_NUM_OF_TBS (20) | |
116 | ||
bc47279f | 117 | /* One for each TFD */ |
8567c63e | 118 | struct iwl_tx_info { |
5d08cd1d CH |
119 | struct sk_buff *skb[MAX_NUM_OF_TBS]; |
120 | }; | |
121 | ||
122 | /** | |
16466903 | 123 | * struct iwl_tx_queue - Tx Queue for DMA |
bc47279f BC |
124 | * @q: generic Rx/Tx queue descriptor |
125 | * @bd: base of circular buffer of TFDs | |
126 | * @cmd: array of command/Tx buffers | |
127 | * @dma_addr_cmd: physical address of cmd/tx buffer array | |
128 | * @txb: array of per-TFD driver data | |
129 | * @need_update: indicates need to update read/write index | |
130 | * @sched_retry: indicates queue is high-throughput aggregation (HT AGG) enabled | |
5d08cd1d | 131 | * |
bc47279f BC |
132 | * A Tx queue consists of circular buffer of BDs (a.k.a. TFDs, transmit frame |
133 | * descriptors) and required locking structures. | |
5d08cd1d | 134 | */ |
16466903 | 135 | struct iwl_tx_queue { |
443cfd45 | 136 | struct iwl_queue q; |
1053d35f | 137 | struct iwl_tfd_frame *bd; |
da99c4b6 | 138 | struct iwl_cmd *cmd[TFD_TX_CMD_SLOTS]; |
8567c63e | 139 | struct iwl_tx_info *txb; |
5d08cd1d CH |
140 | int need_update; |
141 | int sched_retry; | |
142 | int active; | |
143 | }; | |
144 | ||
145 | #define IWL_NUM_SCAN_RATES (2) | |
146 | ||
bb8c093b | 147 | struct iwl4965_channel_tgd_info { |
5d08cd1d CH |
148 | u8 type; |
149 | s8 max_power; | |
150 | }; | |
151 | ||
bb8c093b | 152 | struct iwl4965_channel_tgh_info { |
5d08cd1d CH |
153 | s64 last_radar_time; |
154 | }; | |
155 | ||
5d08cd1d CH |
156 | /* |
157 | * One for each channel, holds all channel setup data | |
158 | * Some of the fields (e.g. eeprom and flags/max_power_avg) are redundant | |
159 | * with one another! | |
160 | */ | |
bf85ea4f | 161 | struct iwl_channel_info { |
bb8c093b CH |
162 | struct iwl4965_channel_tgd_info tgd; |
163 | struct iwl4965_channel_tgh_info tgh; | |
073d3f5f TW |
164 | struct iwl_eeprom_channel eeprom; /* EEPROM regulatory limit */ |
165 | struct iwl_eeprom_channel fat_eeprom; /* EEPROM regulatory limit for | |
166 | * FAT channel */ | |
5d08cd1d CH |
167 | |
168 | u8 channel; /* channel number */ | |
169 | u8 flags; /* flags copied from EEPROM */ | |
170 | s8 max_power_avg; /* (dBm) regul. eeprom, normal Tx, any rate */ | |
fcd427bb | 171 | s8 curr_txpow; /* (dBm) regulatory/spectrum/user (not h/w) limit */ |
5d08cd1d CH |
172 | s8 min_power; /* always 0 */ |
173 | s8 scan_power; /* (dBm) regul. eeprom, direct scans, any rate */ | |
174 | ||
175 | u8 group_index; /* 0-4, maps channel to group1/2/3/4/5 */ | |
176 | u8 band_index; /* 0-4, maps channel to band1/2/3/4/5 */ | |
8318d78a | 177 | enum ieee80211_band band; |
5d08cd1d | 178 | |
5d08cd1d CH |
179 | /* FAT channel info */ |
180 | s8 fat_max_power_avg; /* (dBm) regul. eeprom, normal Tx, any rate */ | |
181 | s8 fat_curr_txpow; /* (dBm) regulatory/spectrum/user (not h/w) */ | |
182 | s8 fat_min_power; /* always 0 */ | |
183 | s8 fat_scan_power; /* (dBm) eeprom, direct scans, any rate */ | |
184 | u8 fat_flags; /* flags copied from EEPROM */ | |
fcd427bb | 185 | u8 fat_extension_channel; /* HT_IE_EXT_CHANNEL_* */ |
5d08cd1d CH |
186 | }; |
187 | ||
bb8c093b | 188 | struct iwl4965_clip_group { |
5d08cd1d CH |
189 | /* maximum power level to prevent clipping for each rate, derived by |
190 | * us from this band's saturation power in EEPROM */ | |
191 | const s8 clip_powers[IWL_MAX_RATES]; | |
192 | }; | |
193 | ||
5d08cd1d CH |
194 | |
195 | #define IWL_TX_FIFO_AC0 0 | |
196 | #define IWL_TX_FIFO_AC1 1 | |
197 | #define IWL_TX_FIFO_AC2 2 | |
198 | #define IWL_TX_FIFO_AC3 3 | |
199 | #define IWL_TX_FIFO_HCCA_1 5 | |
200 | #define IWL_TX_FIFO_HCCA_2 6 | |
201 | #define IWL_TX_FIFO_NONE 7 | |
202 | ||
203 | /* Minimum number of queues. MAX_NUM is defined in hw specific files */ | |
204 | #define IWL_MIN_NUM_QUEUES 4 | |
205 | ||
206 | /* Power management (not Tx power) structures */ | |
207 | ||
6f4083aa TW |
208 | enum iwl_pwr_src { |
209 | IWL_PWR_SRC_VMAIN, | |
210 | IWL_PWR_SRC_VAUX, | |
211 | }; | |
212 | ||
5d08cd1d CH |
213 | #define IEEE80211_DATA_LEN 2304 |
214 | #define IEEE80211_4ADDR_LEN 30 | |
215 | #define IEEE80211_HLEN (IEEE80211_4ADDR_LEN) | |
216 | #define IEEE80211_FRAME_LEN (IEEE80211_DATA_LEN + IEEE80211_HLEN) | |
217 | ||
fcab423d | 218 | struct iwl_frame { |
5d08cd1d CH |
219 | union { |
220 | struct ieee80211_hdr frame; | |
4bf64efd | 221 | struct iwl_tx_beacon_cmd beacon; |
5d08cd1d CH |
222 | u8 raw[IEEE80211_FRAME_LEN]; |
223 | u8 cmd[360]; | |
224 | } u; | |
225 | struct list_head list; | |
226 | }; | |
227 | ||
5d08cd1d CH |
228 | #define SEQ_TO_SN(seq) (((seq) & IEEE80211_SCTL_SEQ) >> 4) |
229 | #define SN_TO_SEQ(ssn) (((ssn) << 4) & IEEE80211_SCTL_SEQ) | |
230 | #define MAX_SN ((IEEE80211_SCTL_SEQ) >> 4) | |
231 | ||
232 | enum { | |
233 | /* CMD_SIZE_NORMAL = 0, */ | |
234 | CMD_SIZE_HUGE = (1 << 0), | |
235 | /* CMD_SYNC = 0, */ | |
236 | CMD_ASYNC = (1 << 1), | |
237 | /* CMD_NO_SKB = 0, */ | |
238 | CMD_WANT_SKB = (1 << 2), | |
239 | }; | |
240 | ||
857485c0 | 241 | struct iwl_cmd; |
c79dd5b5 | 242 | struct iwl_priv; |
5d08cd1d | 243 | |
857485c0 TW |
244 | struct iwl_cmd_meta { |
245 | struct iwl_cmd_meta *source; | |
5d08cd1d CH |
246 | union { |
247 | struct sk_buff *skb; | |
c79dd5b5 | 248 | int (*callback)(struct iwl_priv *priv, |
857485c0 | 249 | struct iwl_cmd *cmd, struct sk_buff *skb); |
5d08cd1d CH |
250 | } __attribute__ ((packed)) u; |
251 | ||
252 | /* The CMD_SIZE_HUGE flag bit indicates that the command | |
253 | * structure is stored at the end of the shared queue memory. */ | |
254 | u32 flags; | |
255 | ||
256 | } __attribute__ ((packed)); | |
257 | ||
d2f18bfd | 258 | #define IWL_CMD_MAX_PAYLOAD 320 |
bd68fb6f | 259 | |
bc47279f | 260 | /** |
857485c0 | 261 | * struct iwl_cmd |
bc47279f BC |
262 | * |
263 | * For allocation of the command and tx queues, this establishes the overall | |
264 | * size of the largest command we send to uCode, except for a scan command | |
265 | * (which is relatively huge; space is allocated separately). | |
266 | */ | |
857485c0 TW |
267 | struct iwl_cmd { |
268 | struct iwl_cmd_meta meta; /* driver data */ | |
269 | struct iwl_cmd_header hdr; /* uCode API */ | |
5d08cd1d | 270 | union { |
133636de | 271 | struct iwl_addsta_cmd addsta; |
ec1a7460 | 272 | struct iwl_led_cmd led; |
5d08cd1d CH |
273 | u32 flags; |
274 | u8 val8; | |
275 | u16 val16; | |
276 | u32 val32; | |
bb8c093b CH |
277 | struct iwl4965_bt_cmd bt; |
278 | struct iwl4965_rxon_time_cmd rxon_time; | |
ca579617 | 279 | struct iwl_powertable_cmd powertable; |
1ff50bda | 280 | struct iwl_qosparam_cmd qosparam; |
83d527d9 | 281 | struct iwl_tx_cmd tx; |
bb8c093b | 282 | struct iwl4965_rxon_assoc_cmd rxon_assoc; |
7a999bf0 | 283 | struct iwl_rem_sta_cmd rm_sta; |
5d08cd1d | 284 | u8 *indirect; |
bd68fb6f | 285 | u8 payload[IWL_CMD_MAX_PAYLOAD]; |
5d08cd1d CH |
286 | } __attribute__ ((packed)) cmd; |
287 | } __attribute__ ((packed)); | |
288 | ||
857485c0 | 289 | struct iwl_host_cmd { |
5d08cd1d CH |
290 | u8 id; |
291 | u16 len; | |
857485c0 | 292 | struct iwl_cmd_meta meta; |
5d08cd1d CH |
293 | const void *data; |
294 | }; | |
295 | ||
857485c0 TW |
296 | #define TFD_MAX_PAYLOAD_SIZE (sizeof(struct iwl_cmd) - \ |
297 | sizeof(struct iwl_cmd_meta)) | |
5d08cd1d CH |
298 | |
299 | /* | |
300 | * RX related structures and functions | |
301 | */ | |
302 | #define RX_FREE_BUFFERS 64 | |
303 | #define RX_LOW_WATERMARK 8 | |
304 | ||
305 | #define SUP_RATE_11A_MAX_NUM_CHANNELS 8 | |
306 | #define SUP_RATE_11B_MAX_NUM_CHANNELS 4 | |
307 | #define SUP_RATE_11G_MAX_NUM_CHANNELS 12 | |
308 | ||
309 | /** | |
a55360e4 | 310 | * struct iwl_rx_queue - Rx queue |
5d08cd1d CH |
311 | * @processed: Internal index to last handled Rx packet |
312 | * @read: Shared index to newest available Rx buffer | |
313 | * @write: Shared index to oldest written Rx packet | |
314 | * @free_count: Number of pre-allocated buffers in rx_free | |
315 | * @rx_free: list of free SKBs for use | |
316 | * @rx_used: List of Rx buffers with no SKB | |
317 | * @need_update: flag to indicate we need to update read/write index | |
318 | * | |
a55360e4 | 319 | * NOTE: rx_free and rx_used are used as a FIFO for iwl_rx_mem_buffers |
5d08cd1d | 320 | */ |
a55360e4 | 321 | struct iwl_rx_queue { |
5d08cd1d CH |
322 | __le32 *bd; |
323 | dma_addr_t dma_addr; | |
a55360e4 TW |
324 | struct iwl_rx_mem_buffer pool[RX_QUEUE_SIZE + RX_FREE_BUFFERS]; |
325 | struct iwl_rx_mem_buffer *queue[RX_QUEUE_SIZE]; | |
5d08cd1d CH |
326 | u32 processed; |
327 | u32 read; | |
328 | u32 write; | |
329 | u32 free_count; | |
330 | struct list_head rx_free; | |
331 | struct list_head rx_used; | |
332 | int need_update; | |
333 | spinlock_t lock; | |
334 | }; | |
335 | ||
336 | #define IWL_SUPPORTED_RATES_IE_LEN 8 | |
337 | ||
338 | #define SCAN_INTERVAL 100 | |
339 | ||
340 | #define MAX_A_CHANNELS 252 | |
341 | #define MIN_A_CHANNELS 7 | |
342 | ||
343 | #define MAX_B_CHANNELS 14 | |
344 | #define MIN_B_CHANNELS 1 | |
345 | ||
5d08cd1d CH |
346 | #define MAX_TID_COUNT 9 |
347 | ||
348 | #define IWL_INVALID_RATE 0xFF | |
349 | #define IWL_INVALID_VALUE -1 | |
350 | ||
bc47279f | 351 | /** |
6def9761 | 352 | * struct iwl_ht_agg -- aggregation status while waiting for block-ack |
bc47279f BC |
353 | * @txq_id: Tx queue used for Tx attempt |
354 | * @frame_count: # frames attempted by Tx command | |
355 | * @wait_for_ba: Expect block-ack before next Tx reply | |
356 | * @start_idx: Index of 1st Transmit Frame Descriptor (TFD) in Tx window | |
357 | * @bitmap0: Low order bitmap, one bit for each frame pending ACK in Tx window | |
358 | * @bitmap1: High order, one bit for each frame pending ACK in Tx window | |
359 | * @rate_n_flags: Rate at which Tx was attempted | |
360 | * | |
361 | * If REPLY_TX indicates that aggregation was attempted, driver must wait | |
362 | * for block ack (REPLY_COMPRESSED_BA). This struct stores tx reply info | |
363 | * until block ack arrives. | |
364 | */ | |
6def9761 | 365 | struct iwl_ht_agg { |
5d08cd1d CH |
366 | u16 txq_id; |
367 | u16 frame_count; | |
368 | u16 wait_for_ba; | |
369 | u16 start_idx; | |
fe01b477 | 370 | u64 bitmap; |
5d08cd1d | 371 | u32 rate_n_flags; |
fe01b477 RR |
372 | #define IWL_AGG_OFF 0 |
373 | #define IWL_AGG_ON 1 | |
374 | #define IWL_EMPTYING_HW_QUEUE_ADDBA 2 | |
375 | #define IWL_EMPTYING_HW_QUEUE_DELBA 3 | |
376 | u8 state; | |
5d08cd1d | 377 | }; |
fe01b477 | 378 | |
5d08cd1d | 379 | |
6def9761 | 380 | struct iwl_tid_data { |
5d08cd1d | 381 | u16 seq_number; |
fe01b477 | 382 | u16 tfds_in_queue; |
6def9761 | 383 | struct iwl_ht_agg agg; |
5d08cd1d CH |
384 | }; |
385 | ||
6def9761 | 386 | struct iwl_hw_key { |
5d08cd1d CH |
387 | enum ieee80211_key_alg alg; |
388 | int keylen; | |
0211ddda | 389 | u8 keyidx; |
5d08cd1d CH |
390 | u8 key[32]; |
391 | }; | |
392 | ||
bb8c093b | 393 | union iwl4965_ht_rate_supp { |
5d08cd1d CH |
394 | u16 rates; |
395 | struct { | |
396 | u8 siso_rate; | |
397 | u8 mimo_rate; | |
398 | }; | |
399 | }; | |
400 | ||
5d08cd1d | 401 | #define CFG_HT_RX_AMPDU_FACTOR_DEF (0x3) |
5d08cd1d CH |
402 | #define CFG_HT_MPDU_DENSITY_2USEC (0x5) |
403 | #define CFG_HT_MPDU_DENSITY_DEF CFG_HT_MPDU_DENSITY_2USEC | |
404 | ||
9e0cc6de RR |
405 | struct iwl_ht_info { |
406 | /* self configuration data */ | |
5d08cd1d | 407 | u8 is_ht; |
9e0cc6de | 408 | u8 supported_chan_width; |
9e0cc6de | 409 | u8 is_green_field; |
bb54244b | 410 | u8 sgf; /* HT_SHORT_GI_* short guard interval */ |
5d08cd1d CH |
411 | u8 max_amsdu_size; |
412 | u8 ampdu_factor; | |
413 | u8 mpdu_density; | |
9e0cc6de RR |
414 | u8 supp_mcs_set[16]; |
415 | /* BSS related data */ | |
416 | u8 control_channel; | |
5d08cd1d | 417 | u8 extension_chan_offset; |
5d08cd1d | 418 | u8 tx_chan_width; |
9e0cc6de RR |
419 | u8 ht_protection; |
420 | u8 non_GF_STA_present; | |
5d08cd1d | 421 | }; |
5d08cd1d | 422 | |
1ff50bda | 423 | union iwl_qos_capabity { |
5d08cd1d CH |
424 | struct { |
425 | u8 edca_count:4; /* bit 0-3 */ | |
426 | u8 q_ack:1; /* bit 4 */ | |
427 | u8 queue_request:1; /* bit 5 */ | |
428 | u8 txop_request:1; /* bit 6 */ | |
429 | u8 reserved:1; /* bit 7 */ | |
430 | } q_AP; | |
431 | struct { | |
432 | u8 acvo_APSD:1; /* bit 0 */ | |
433 | u8 acvi_APSD:1; /* bit 1 */ | |
434 | u8 ac_bk_APSD:1; /* bit 2 */ | |
435 | u8 ac_be_APSD:1; /* bit 3 */ | |
436 | u8 q_ack:1; /* bit 4 */ | |
437 | u8 max_len:2; /* bit 5-6 */ | |
438 | u8 more_data_ack:1; /* bit 7 */ | |
439 | } q_STA; | |
440 | u8 val; | |
441 | }; | |
442 | ||
443 | /* QoS structures */ | |
1ff50bda | 444 | struct iwl_qos_info { |
5d08cd1d CH |
445 | int qos_enable; |
446 | int qos_active; | |
1ff50bda EG |
447 | union iwl_qos_capabity qos_cap; |
448 | struct iwl_qosparam_cmd def_qos_parm; | |
5d08cd1d | 449 | }; |
5d08cd1d CH |
450 | |
451 | #define STA_PS_STATUS_WAKE 0 | |
452 | #define STA_PS_STATUS_SLEEP 1 | |
453 | ||
6def9761 | 454 | struct iwl_station_entry { |
133636de | 455 | struct iwl_addsta_cmd sta; |
6def9761 | 456 | struct iwl_tid_data tid[MAX_TID_COUNT]; |
5d08cd1d CH |
457 | u8 used; |
458 | u8 ps_status; | |
6def9761 | 459 | struct iwl_hw_key keyinfo; |
5d08cd1d CH |
460 | }; |
461 | ||
462 | /* one for each uCode image (inst/data, boot/init/runtime) */ | |
463 | struct fw_desc { | |
464 | void *v_addr; /* access by driver */ | |
465 | dma_addr_t p_addr; /* access by card's busmaster DMA */ | |
466 | u32 len; /* bytes */ | |
467 | }; | |
468 | ||
469 | /* uCode file layout */ | |
14b3d338 | 470 | struct iwl_ucode { |
5d08cd1d CH |
471 | __le32 ver; /* major/minor/subminor */ |
472 | __le32 inst_size; /* bytes of runtime instructions */ | |
473 | __le32 data_size; /* bytes of runtime data */ | |
474 | __le32 init_size; /* bytes of initialization instructions */ | |
475 | __le32 init_data_size; /* bytes of initialization data */ | |
476 | __le32 boot_size; /* bytes of bootstrap instructions */ | |
477 | u8 data[0]; /* data in same order as "size" elements */ | |
478 | }; | |
479 | ||
bb8c093b | 480 | struct iwl4965_ibss_seq { |
5d08cd1d CH |
481 | u8 mac[ETH_ALEN]; |
482 | u16 seq_num; | |
483 | u16 frag_num; | |
484 | unsigned long packet_time; | |
485 | struct list_head list; | |
486 | }; | |
487 | ||
f0832f13 EG |
488 | struct iwl_sensitivity_ranges { |
489 | u16 min_nrg_cck; | |
490 | u16 max_nrg_cck; | |
491 | ||
492 | u16 nrg_th_cck; | |
493 | u16 nrg_th_ofdm; | |
494 | ||
495 | u16 auto_corr_min_ofdm; | |
496 | u16 auto_corr_min_ofdm_mrc; | |
497 | u16 auto_corr_min_ofdm_x1; | |
498 | u16 auto_corr_min_ofdm_mrc_x1; | |
499 | ||
500 | u16 auto_corr_max_ofdm; | |
501 | u16 auto_corr_max_ofdm_mrc; | |
502 | u16 auto_corr_max_ofdm_x1; | |
503 | u16 auto_corr_max_ofdm_mrc_x1; | |
504 | ||
505 | u16 auto_corr_max_cck; | |
506 | u16 auto_corr_max_cck_mrc; | |
507 | u16 auto_corr_min_cck; | |
508 | u16 auto_corr_min_cck_mrc; | |
509 | }; | |
510 | ||
099b40b7 RR |
511 | |
512 | #define IWL_FAT_CHANNEL_52 BIT(IEEE80211_BAND_5GHZ) | |
513 | ||
bc47279f | 514 | /** |
5425e490 | 515 | * struct iwl_hw_params |
bc47279f | 516 | * @max_txq_num: Max # Tx queues supported |
099b40b7 RR |
517 | * @tx/rx_chains_num: Number of TX/RX chains |
518 | * @valid_tx/rx_ant: usable antennas | |
bc47279f | 519 | * @max_rxq_size: Max # Rx frames in Rx queue (must be power-of-2) |
bc47279f | 520 | * @max_rxq_log: Log-base-2 of max_rxq_size |
099b40b7 | 521 | * @rx_buf_size: Rx buffer size |
bc47279f BC |
522 | * @max_stations: |
523 | * @bcast_sta_id: | |
099b40b7 RR |
524 | * @fat_channel: is 40MHz width possible in band 2.4 |
525 | * BIT(IEEE80211_BAND_5GHZ) BIT(IEEE80211_BAND_5GHZ) | |
526 | * @sw_crypto: 0 for hw, 1 for sw | |
527 | * @max_xxx_size: for ucode uses | |
528 | * @ct_kill_threshold: temperature threshold | |
f0832f13 | 529 | * @struct iwl_sensitivity_ranges: range of sensitivity values |
7f3e4bb6 | 530 | * @first_ampdu_q: first HW queue available for ampdu |
bc47279f | 531 | */ |
5425e490 | 532 | struct iwl_hw_params { |
5d08cd1d | 533 | u16 max_txq_num; |
ec35cf2a TW |
534 | u8 tx_chains_num; |
535 | u8 rx_chains_num; | |
536 | u8 valid_tx_ant; | |
537 | u8 valid_rx_ant; | |
5d08cd1d | 538 | u16 max_rxq_size; |
ec35cf2a | 539 | u16 max_rxq_log; |
9ee1ba47 RR |
540 | u32 rx_buf_size; |
541 | u32 max_pkt_size; | |
5d08cd1d CH |
542 | u8 max_stations; |
543 | u8 bcast_sta_id; | |
099b40b7 RR |
544 | u8 fat_channel; |
545 | u8 sw_crypto; | |
546 | u32 max_inst_size; | |
547 | u32 max_data_size; | |
548 | u32 max_bsm_size; | |
549 | u32 ct_kill_threshold; /* value in hw-dependent units */ | |
f0832f13 | 550 | const struct iwl_sensitivity_ranges *sens; |
7f3e4bb6 | 551 | u8 first_ampdu_q; |
5d08cd1d CH |
552 | }; |
553 | ||
a9841013 EG |
554 | #define HT_SHORT_GI_20MHZ (1 << 0) |
555 | #define HT_SHORT_GI_40MHZ (1 << 1) | |
5d08cd1d CH |
556 | |
557 | ||
bb8c093b | 558 | #define IWL_RX_HDR(x) ((struct iwl4965_rx_frame_hdr *)(\ |
5d08cd1d CH |
559 | x->u.rx_frame.stats.payload + \ |
560 | x->u.rx_frame.stats.phy_count)) | |
bb8c093b | 561 | #define IWL_RX_END(x) ((struct iwl4965_rx_frame_end *)(\ |
5d08cd1d CH |
562 | IWL_RX_HDR(x)->payload + \ |
563 | le16_to_cpu(IWL_RX_HDR(x)->len))) | |
564 | #define IWL_RX_STATS(x) (&x->u.rx_frame.stats) | |
565 | #define IWL_RX_DATA(x) (IWL_RX_HDR(x)->payload) | |
566 | ||
567 | ||
568 | /****************************************************************************** | |
569 | * | |
570 | * Functions implemented in iwl-base.c which are forward declared here | |
571 | * for use by iwl-*.c | |
572 | * | |
573 | *****************************************************************************/ | |
133636de TW |
574 | struct iwl_addsta_cmd; |
575 | extern int iwl_send_add_sta(struct iwl_priv *priv, | |
576 | struct iwl_addsta_cmd *sta, u8 flags); | |
4f40e4d9 TW |
577 | u8 iwl_add_station_flags(struct iwl_priv *priv, const u8 *addr, int is_ap, |
578 | u8 flags, struct ieee80211_ht_info *ht_info); | |
c79dd5b5 | 579 | extern unsigned int iwl4965_fill_beacon_frame(struct iwl_priv *priv, |
5d08cd1d CH |
580 | struct ieee80211_hdr *hdr, |
581 | const u8 *dest, int left); | |
5da4b55f | 582 | extern void iwl4965_update_chain_flags(struct iwl_priv *priv); |
079a2533 | 583 | int iwl4965_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src); |
ca579617 | 584 | extern int iwl4965_set_power(struct iwl_priv *priv, void *cmd); |
079a2533 | 585 | |
57bd1bea | 586 | extern const u8 iwl_bcast_addr[ETH_ALEN]; |
5d08cd1d CH |
587 | |
588 | /****************************************************************************** | |
589 | * | |
590 | * Functions implemented in iwl-[34]*.c which are forward declared here | |
591 | * for use by iwl-base.c | |
592 | * | |
593 | * NOTE: The implementation of these functions are hardware specific | |
594 | * which is why they are in the hardware specific files (vs. iwl-base.c) | |
595 | * | |
596 | * Naming convention -- | |
bb8c093b CH |
597 | * iwl4965_ <-- Its part of iwlwifi (should be changed to iwl4965_) |
598 | * iwl4965_hw_ <-- Hardware specific (implemented in iwl-XXXX.c by all HW) | |
5d08cd1d | 599 | * iwlXXXX_ <-- Hardware specific (implemented in iwl-XXXX.c for XXXX) |
bb8c093b CH |
600 | * iwl4965_bg_ <-- Called from work queue context |
601 | * iwl4965_mac_ <-- mac80211 callback | |
5d08cd1d CH |
602 | * |
603 | ****************************************************************************/ | |
b3bbacb7 | 604 | extern int iwl_rxq_stop(struct iwl_priv *priv); |
da1bc453 | 605 | extern void iwl_txq_ctx_stop(struct iwl_priv *priv); |
c79dd5b5 | 606 | extern unsigned int iwl4965_hw_get_beacon_cmd(struct iwl_priv *priv, |
fcab423d | 607 | struct iwl_frame *frame, u8 rate); |
c79dd5b5 | 608 | extern void iwl4965_disable_events(struct iwl_priv *priv); |
5d08cd1d | 609 | |
c79dd5b5 | 610 | extern int iwl4965_hw_channel_switch(struct iwl_priv *priv, u16 channel); |
443cfd45 | 611 | extern int iwl_queue_space(const struct iwl_queue *q); |
fd4abac5 TW |
612 | static inline int iwl_queue_used(const struct iwl_queue *q, int i) |
613 | { | |
614 | return q->write_ptr > q->read_ptr ? | |
615 | (i >= q->read_ptr && i < q->write_ptr) : | |
616 | !(i < q->read_ptr && i >= q->write_ptr); | |
617 | } | |
618 | ||
619 | ||
620 | static inline u8 get_cmd_index(struct iwl_queue *q, u32 index, int is_huge) | |
621 | { | |
622 | /* This is for scan command, the big buffer at end of command array */ | |
623 | if (is_huge) | |
624 | return q->n_window; /* must be power of 2 */ | |
625 | ||
626 | /* Otherwise, use normal size buffers */ | |
627 | return index & (q->n_window - 1); | |
628 | } | |
629 | ||
630 | ||
c79dd5b5 | 631 | struct iwl_priv; |
b481de9c | 632 | |
78330fdd | 633 | |
b481de9c ZY |
634 | /* Structures, enum, and defines specific to the 4965 */ |
635 | ||
16466903 | 636 | #define IWL_KW_SIZE 0x1000 /*4k */ |
b481de9c | 637 | |
16466903 | 638 | struct iwl_kw { |
b481de9c ZY |
639 | dma_addr_t dma_addr; |
640 | void *v_addr; | |
641 | size_t size; | |
642 | }; | |
643 | ||
b481de9c ZY |
644 | #define IWL_CHANNEL_WIDTH_20MHZ 0 |
645 | #define IWL_CHANNEL_WIDTH_40MHZ 1 | |
646 | ||
b481de9c ZY |
647 | #define IWL_OPERATION_MODE_AUTO 0 |
648 | #define IWL_OPERATION_MODE_HT_ONLY 1 | |
649 | #define IWL_OPERATION_MODE_MIXED 2 | |
650 | #define IWL_OPERATION_MODE_20MHZ 3 | |
651 | ||
3195cdb7 TW |
652 | #define IWL_TX_CRC_SIZE 4 |
653 | #define IWL_TX_DELIMITER_SIZE 4 | |
b481de9c | 654 | |
b481de9c | 655 | #define TX_POWER_IWL_ILLEGAL_VOLTAGE -10000 |
b481de9c | 656 | |
b481de9c ZY |
657 | /* Sensitivity and chain noise calibration */ |
658 | #define INTERFERENCE_DATA_AVAILABLE __constant_cpu_to_le32(1) | |
659 | #define INITIALIZATION_VALUE 0xFFFF | |
660 | #define CAL_NUM_OF_BEACONS 20 | |
661 | #define MAXIMUM_ALLOWED_PATHLOSS 15 | |
662 | ||
b481de9c ZY |
663 | #define CHAIN_NOISE_MAX_DELTA_GAIN_CODE 3 |
664 | ||
665 | #define MAX_FA_OFDM 50 | |
666 | #define MIN_FA_OFDM 5 | |
667 | #define MAX_FA_CCK 50 | |
668 | #define MIN_FA_CCK 5 | |
669 | ||
b481de9c ZY |
670 | #define AUTO_CORR_STEP_OFDM 1 |
671 | ||
b481de9c ZY |
672 | #define AUTO_CORR_STEP_CCK 3 |
673 | #define AUTO_CORR_MAX_TH_CCK 160 | |
674 | ||
b481de9c ZY |
675 | #define NRG_DIFF 2 |
676 | #define NRG_STEP_CCK 2 | |
677 | #define NRG_MARGIN 8 | |
678 | #define MAX_NUMBER_CCK_NO_FA 100 | |
679 | ||
680 | #define AUTO_CORR_CCK_MIN_VAL_DEF (125) | |
681 | ||
682 | #define CHAIN_A 0 | |
683 | #define CHAIN_B 1 | |
684 | #define CHAIN_C 2 | |
685 | #define CHAIN_NOISE_DELTA_GAIN_INIT_VAL 4 | |
686 | #define ALL_BAND_FILTER 0xFF00 | |
687 | #define IN_BAND_FILTER 0xFF | |
688 | #define MIN_AVERAGE_NOISE_MAX_VALUE 0xFFFFFFFF | |
689 | ||
3195cdb7 TW |
690 | #define NRG_NUM_PREV_STAT_L 20 |
691 | #define NUM_RX_CHAINS 3 | |
692 | ||
bb8c093b | 693 | enum iwl4965_false_alarm_state { |
b481de9c ZY |
694 | IWL_FA_TOO_MANY = 0, |
695 | IWL_FA_TOO_FEW = 1, | |
696 | IWL_FA_GOOD_RANGE = 2, | |
697 | }; | |
698 | ||
bb8c093b | 699 | enum iwl4965_chain_noise_state { |
b481de9c ZY |
700 | IWL_CHAIN_NOISE_ALIVE = 0, /* must be 0 */ |
701 | IWL_CHAIN_NOISE_ACCUMULATE = 1, | |
702 | IWL_CHAIN_NOISE_CALIBRATED = 2, | |
703 | }; | |
704 | ||
bb8c093b | 705 | enum iwl4965_calib_enabled_state { |
b481de9c ZY |
706 | IWL_CALIB_DISABLED = 0, /* must be 0 */ |
707 | IWL_CALIB_ENABLED = 1, | |
708 | }; | |
709 | ||
710 | struct statistics_general_data { | |
711 | u32 beacon_silence_rssi_a; | |
712 | u32 beacon_silence_rssi_b; | |
713 | u32 beacon_silence_rssi_c; | |
714 | u32 beacon_energy_a; | |
715 | u32 beacon_energy_b; | |
716 | u32 beacon_energy_c; | |
717 | }; | |
718 | ||
6e21f2c1 TW |
719 | /* Opaque calibration results */ |
720 | struct iwl_calib_result { | |
721 | void *buf; | |
722 | size_t buf_len; | |
7c616cba TW |
723 | }; |
724 | ||
dbb983b7 RR |
725 | enum ucode_type { |
726 | UCODE_NONE = 0, | |
727 | UCODE_INIT, | |
728 | UCODE_RT | |
729 | }; | |
730 | ||
b481de9c | 731 | /* Sensitivity calib data */ |
f0832f13 | 732 | struct iwl_sensitivity_data { |
b481de9c ZY |
733 | u32 auto_corr_ofdm; |
734 | u32 auto_corr_ofdm_mrc; | |
735 | u32 auto_corr_ofdm_x1; | |
736 | u32 auto_corr_ofdm_mrc_x1; | |
737 | u32 auto_corr_cck; | |
738 | u32 auto_corr_cck_mrc; | |
739 | ||
740 | u32 last_bad_plcp_cnt_ofdm; | |
741 | u32 last_fa_cnt_ofdm; | |
742 | u32 last_bad_plcp_cnt_cck; | |
743 | u32 last_fa_cnt_cck; | |
744 | ||
745 | u32 nrg_curr_state; | |
746 | u32 nrg_prev_state; | |
747 | u32 nrg_value[10]; | |
748 | u8 nrg_silence_rssi[NRG_NUM_PREV_STAT_L]; | |
749 | u32 nrg_silence_ref; | |
750 | u32 nrg_energy_idx; | |
751 | u32 nrg_silence_idx; | |
752 | u32 nrg_th_cck; | |
753 | s32 nrg_auto_corr_silence_diff; | |
754 | u32 num_in_cck_no_fa; | |
755 | u32 nrg_th_ofdm; | |
b481de9c ZY |
756 | }; |
757 | ||
758 | /* Chain noise (differential Rx gain) calib data */ | |
f0832f13 | 759 | struct iwl_chain_noise_data { |
b481de9c ZY |
760 | u8 state; |
761 | u16 beacon_count; | |
762 | u32 chain_noise_a; | |
763 | u32 chain_noise_b; | |
764 | u32 chain_noise_c; | |
765 | u32 chain_signal_a; | |
766 | u32 chain_signal_b; | |
767 | u32 chain_signal_c; | |
768 | u8 disconn_array[NUM_RX_CHAINS]; | |
769 | u8 delta_gain_code[NUM_RX_CHAINS]; | |
770 | u8 radio_write; | |
771 | }; | |
772 | ||
abceddb4 BC |
773 | #define EEPROM_SEM_TIMEOUT 10 /* milliseconds */ |
774 | #define EEPROM_SEM_RETRY_LIMIT 1000 /* number of attempts (not time) */ | |
b481de9c | 775 | |
5d08cd1d | 776 | |
5d08cd1d CH |
777 | enum { |
778 | MEASUREMENT_READY = (1 << 0), | |
779 | MEASUREMENT_ACTIVE = (1 << 1), | |
780 | }; | |
781 | ||
5d08cd1d | 782 | |
dfe7d458 | 783 | #define IWL_MAX_NUM_QUEUES 20 /* FIXME: do dynamic allocation */ |
6e21f2c1 | 784 | #define IWL_CALIB_MAX 3 |
dfe7d458 | 785 | |
c79dd5b5 | 786 | struct iwl_priv { |
5d08cd1d CH |
787 | |
788 | /* ieee device used by generic ieee processing code */ | |
789 | struct ieee80211_hw *hw; | |
790 | struct ieee80211_channel *ieee_channels; | |
791 | struct ieee80211_rate *ieee_rates; | |
82b9a121 | 792 | struct iwl_cfg *cfg; |
5d08cd1d CH |
793 | |
794 | /* temporary frame storage list */ | |
795 | struct list_head free_frames; | |
796 | int frames_count; | |
797 | ||
8318d78a | 798 | enum ieee80211_band band; |
5d08cd1d CH |
799 | int alloc_rxb_skb; |
800 | ||
c79dd5b5 | 801 | void (*rx_handlers[REPLY_MAX])(struct iwl_priv *priv, |
a55360e4 | 802 | struct iwl_rx_mem_buffer *rxb); |
5d08cd1d | 803 | |
8318d78a | 804 | struct ieee80211_supported_band bands[IEEE80211_NUM_BANDS]; |
5d08cd1d | 805 | |
4fc22b21 | 806 | #ifdef CONFIG_IWLAGN_SPECTRUM_MEASUREMENT |
5d08cd1d | 807 | /* spectrum measurement report caching */ |
bb8c093b | 808 | struct iwl4965_spectrum_notification measure_report; |
5d08cd1d CH |
809 | u8 measurement_status; |
810 | #endif | |
811 | /* ucode beacon time */ | |
812 | u32 ucode_beacon_time; | |
813 | ||
bb8c093b | 814 | /* we allocate array of iwl4965_channel_info for NIC's valid channels. |
5d08cd1d | 815 | * Access via channel # using indirect index array */ |
bf85ea4f | 816 | struct iwl_channel_info *channel_info; /* channel info array */ |
5d08cd1d CH |
817 | u8 channel_count; /* # of channels */ |
818 | ||
819 | /* each calibration channel group in the EEPROM has a derived | |
820 | * clip setting for each rate. */ | |
bb8c093b | 821 | const struct iwl4965_clip_group clip_groups[5]; |
5d08cd1d CH |
822 | |
823 | /* thermal calibration */ | |
824 | s32 temperature; /* degrees Kelvin */ | |
825 | s32 last_temperature; | |
826 | ||
7c616cba | 827 | /* init calibration results */ |
6e21f2c1 | 828 | struct iwl_calib_result calib_results[IWL_CALIB_MAX]; |
7c616cba | 829 | |
5d08cd1d CH |
830 | /* Scan related variables */ |
831 | unsigned long last_scan_jiffies; | |
7878a5a4 | 832 | unsigned long next_scan_jiffies; |
5d08cd1d CH |
833 | unsigned long scan_start; |
834 | unsigned long scan_pass_start; | |
835 | unsigned long scan_start_tsf; | |
836 | int scan_bands; | |
837 | int one_direct_scan; | |
838 | u8 direct_ssid_len; | |
839 | u8 direct_ssid[IW_ESSID_MAX_SIZE]; | |
2a421b91 | 840 | struct iwl_scan_cmd *scan; |
f53696de | 841 | u32 scan_tx_ant[IEEE80211_NUM_BANDS]; |
5d08cd1d CH |
842 | |
843 | /* spinlock */ | |
844 | spinlock_t lock; /* protect general shared data */ | |
845 | spinlock_t hcmd_lock; /* protect hcmd */ | |
846 | struct mutex mutex; | |
847 | ||
848 | /* basic pci-network driver stuff */ | |
849 | struct pci_dev *pci_dev; | |
850 | ||
851 | /* pci hardware address support */ | |
852 | void __iomem *hw_base; | |
b661c819 TW |
853 | u32 hw_rev; |
854 | u32 hw_wa_rev; | |
855 | u8 rev_id; | |
5d08cd1d CH |
856 | |
857 | /* uCode images, save to reload in case of failure */ | |
858 | struct fw_desc ucode_code; /* runtime inst */ | |
859 | struct fw_desc ucode_data; /* runtime data original */ | |
860 | struct fw_desc ucode_data_backup; /* runtime data save/restore */ | |
861 | struct fw_desc ucode_init; /* initialization inst */ | |
862 | struct fw_desc ucode_init_data; /* initialization data */ | |
863 | struct fw_desc ucode_boot; /* bootstrap inst */ | |
dbb983b7 RR |
864 | enum ucode_type ucode_type; |
865 | u8 ucode_write_complete; /* the image write is complete */ | |
5d08cd1d CH |
866 | |
867 | ||
bb8c093b | 868 | struct iwl4965_rxon_time_cmd rxon_timing; |
5d08cd1d CH |
869 | |
870 | /* We declare this const so it can only be | |
871 | * changed via explicit cast within the | |
872 | * routines that actually update the physical | |
873 | * hardware */ | |
c1adf9fb GG |
874 | const struct iwl_rxon_cmd active_rxon; |
875 | struct iwl_rxon_cmd staging_rxon; | |
5d08cd1d CH |
876 | |
877 | int error_recovering; | |
c1adf9fb | 878 | struct iwl_rxon_cmd recovery_rxon; |
5d08cd1d CH |
879 | |
880 | /* 1st responses from initialize and runtime uCode images. | |
881 | * 4965's initialize alive response contains some calibration data. */ | |
885ba202 TW |
882 | struct iwl_init_alive_resp card_alive_init; |
883 | struct iwl_alive_resp card_alive; | |
eadd3c4b | 884 | #ifdef CONFIG_IWLWIFI_RFKILL |
80fcc9e2 | 885 | struct rfkill *rfkill; |
ad97edd2 | 886 | #endif |
5d08cd1d | 887 | |
36316126 | 888 | #ifdef CONFIG_IWLWIFI_LEDS |
0eee6127 | 889 | struct iwl_led led[IWL_LED_TRG_MAX]; |
ab53d8af MA |
890 | unsigned long last_blink_time; |
891 | u8 last_blink_rate; | |
892 | u8 allow_blinking; | |
893 | u64 led_tpt; | |
5d08cd1d CH |
894 | #endif |
895 | ||
896 | u16 active_rate; | |
897 | u16 active_rate_basic; | |
898 | ||
5d08cd1d CH |
899 | u8 assoc_station_added; |
900 | u8 use_ant_b_for_management_frame; /* Tx antenna selection */ | |
5d08cd1d | 901 | u8 start_calib; |
f0832f13 EG |
902 | struct iwl_sensitivity_data sensitivity_data; |
903 | struct iwl_chain_noise_data chain_noise_data; | |
5d08cd1d | 904 | __le16 sensitivity_tbl[HD_TABLE_SIZE]; |
5d08cd1d | 905 | |
9e0cc6de | 906 | struct iwl_ht_info current_ht_config; |
5d08cd1d CH |
907 | u8 last_phy_res[100]; |
908 | ||
5d08cd1d CH |
909 | /* Rate scaling data */ |
910 | s8 data_retry_limit; | |
911 | u8 retry_rate; | |
912 | ||
913 | wait_queue_head_t wait_command_queue; | |
914 | ||
915 | int activity_timer_active; | |
916 | ||
917 | /* Rx and Tx DMA processing queues */ | |
a55360e4 | 918 | struct iwl_rx_queue rxq; |
16466903 | 919 | struct iwl_tx_queue txq[IWL_MAX_NUM_QUEUES]; |
5d08cd1d | 920 | unsigned long txq_ctx_active_msk; |
16466903 | 921 | struct iwl_kw kw; /* keep warm address */ |
5d08cd1d CH |
922 | u32 scd_base_addr; /* scheduler sram base address */ |
923 | ||
924 | unsigned long status; | |
5d08cd1d CH |
925 | |
926 | int last_rx_rssi; /* From Rx packet statisitics */ | |
927 | int last_rx_noise; /* From beacon statistics */ | |
928 | ||
19758bef TW |
929 | /* counts mgmt, ctl, and data packets */ |
930 | struct traffic_stats { | |
931 | u32 cnt; | |
932 | u64 bytes; | |
933 | } tx_stats[3], rx_stats[3]; | |
934 | ||
5da4b55f | 935 | struct iwl_power_mgr power_data; |
5d08cd1d | 936 | |
8f91aecb | 937 | struct iwl_notif_statistics statistics; |
5d08cd1d CH |
938 | unsigned long last_statistics_time; |
939 | ||
940 | /* context information */ | |
941 | u8 essid[IW_ESSID_MAX_SIZE]; | |
942 | u8 essid_len; | |
943 | u16 rates_mask; | |
944 | ||
945 | u32 power_mode; | |
946 | u32 antenna; | |
947 | u8 bssid[ETH_ALEN]; | |
948 | u16 rts_threshold; | |
949 | u8 mac_addr[ETH_ALEN]; | |
950 | ||
951 | /*station table variables */ | |
952 | spinlock_t sta_lock; | |
953 | int num_stations; | |
6def9761 | 954 | struct iwl_station_entry stations[IWL_STATION_COUNT]; |
6974e363 EG |
955 | struct iwl_wep_key wep_keys[WEP_KEYS_MAX]; |
956 | u8 default_wep_key; | |
957 | u8 key_mapping_key; | |
80fb47a1 | 958 | unsigned long ucode_key_table; |
5d08cd1d CH |
959 | |
960 | /* Indication if ieee80211_ops->open has been called */ | |
69dc5d9d | 961 | u8 is_open; |
5d08cd1d CH |
962 | |
963 | u8 mac80211_registered; | |
5d08cd1d | 964 | |
5d08cd1d CH |
965 | /* Rx'd packet timing information */ |
966 | u32 last_beacon_time; | |
967 | u64 last_tsf; | |
968 | ||
5d08cd1d | 969 | /* eeprom */ |
073d3f5f TW |
970 | u8 *eeprom; |
971 | struct iwl_eeprom_calib_info *calib_info; | |
5d08cd1d | 972 | |
69dc5d9d | 973 | enum ieee80211_if_types iw_mode; |
5d08cd1d CH |
974 | |
975 | struct sk_buff *ibss_beacon; | |
976 | ||
977 | /* Last Rx'd beacon timestamp */ | |
3109ece1 | 978 | u64 timestamp; |
5d08cd1d | 979 | u16 beacon_int; |
32bfd35d | 980 | struct ieee80211_vif *vif; |
5d08cd1d | 981 | |
5425e490 | 982 | struct iwl_hw_params hw_params; |
059ff826 TW |
983 | /* driver/uCode shared Tx Byte Counts and Rx status */ |
984 | void *shared_virt; | |
d67f5489 | 985 | int rb_closed_offset; |
059ff826 TW |
986 | /* Physical Pointer to Tx Byte Counts and Rx status */ |
987 | dma_addr_t shared_phys; | |
988 | ||
5d08cd1d CH |
989 | /* Current association information needed to configure the |
990 | * hardware */ | |
991 | u16 assoc_id; | |
992 | u16 assoc_capability; | |
993 | u8 ps_mode; | |
994 | ||
1ff50bda | 995 | struct iwl_qos_info qos_data; |
5d08cd1d CH |
996 | |
997 | struct workqueue_struct *workqueue; | |
998 | ||
999 | struct work_struct up; | |
1000 | struct work_struct restart; | |
1001 | struct work_struct calibrated_work; | |
1002 | struct work_struct scan_completed; | |
1003 | struct work_struct rx_replenish; | |
1004 | struct work_struct rf_kill; | |
1005 | struct work_struct abort_scan; | |
1006 | struct work_struct update_link_led; | |
1007 | struct work_struct auth_work; | |
1008 | struct work_struct report_work; | |
1009 | struct work_struct request_scan; | |
1010 | struct work_struct beacon_update; | |
4419e39b | 1011 | struct work_struct set_monitor; |
5d08cd1d CH |
1012 | |
1013 | struct tasklet_struct irq_tasklet; | |
1014 | ||
c90a74ba | 1015 | struct delayed_work set_power_save; |
5d08cd1d CH |
1016 | struct delayed_work init_alive_start; |
1017 | struct delayed_work alive_start; | |
5d08cd1d | 1018 | struct delayed_work scan_check; |
630fe9b6 TW |
1019 | /* TX Power */ |
1020 | s8 tx_power_user_lmt; | |
1021 | s8 tx_power_channel_lmt; | |
5d08cd1d CH |
1022 | |
1023 | #ifdef CONFIG_PM | |
1024 | u32 pm_state[16]; | |
1025 | #endif | |
1026 | ||
0a6857e7 | 1027 | #ifdef CONFIG_IWLWIFI_DEBUG |
5d08cd1d | 1028 | /* debugging info */ |
bf403db8 | 1029 | u32 debug_level; |
5d08cd1d CH |
1030 | u32 framecnt_to_us; |
1031 | atomic_t restrict_refcnt; | |
712b6cf5 TW |
1032 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
1033 | /* debugfs */ | |
1034 | struct iwl_debugfs *dbgfs; | |
1035 | #endif /* CONFIG_IWLWIFI_DEBUGFS */ | |
1036 | #endif /* CONFIG_IWLWIFI_DEBUG */ | |
5d08cd1d CH |
1037 | |
1038 | struct work_struct txpower_work; | |
445c2dff TW |
1039 | u32 disable_sens_cal; |
1040 | u32 disable_chain_noise_cal; | |
203566f3 | 1041 | u32 disable_tx_power_cal; |
16e727e8 | 1042 | struct work_struct run_time_calib_work; |
5d08cd1d | 1043 | struct timer_list statistics_periodic; |
c79dd5b5 | 1044 | }; /*iwl_priv */ |
5d08cd1d | 1045 | |
36470749 RR |
1046 | static inline void iwl_txq_ctx_activate(struct iwl_priv *priv, int txq_id) |
1047 | { | |
1048 | set_bit(txq_id, &priv->txq_ctx_active_msk); | |
1049 | } | |
1050 | ||
1051 | static inline void iwl_txq_ctx_deactivate(struct iwl_priv *priv, int txq_id) | |
1052 | { | |
1053 | clear_bit(txq_id, &priv->txq_ctx_active_msk); | |
1054 | } | |
1055 | ||
994d31f7 | 1056 | #ifdef CONFIG_IWLWIFI_DEBUG |
a332f8d6 TW |
1057 | const char *iwl_get_tx_fail_reason(u32 status); |
1058 | #else | |
1059 | static inline const char *iwl_get_tx_fail_reason(u32 status) { return ""; } | |
1060 | #endif | |
1061 | ||
1062 | ||
a332f8d6 TW |
1063 | static inline struct ieee80211_hdr *iwl_tx_queue_get_hdr(struct iwl_priv *priv, |
1064 | int txq_id, int idx) | |
1065 | { | |
1066 | if (priv->txq[txq_id].txb[idx].skb[0]) | |
1067 | return (struct ieee80211_hdr *)priv->txq[txq_id]. | |
1068 | txb[idx].skb[0]->data; | |
1069 | return NULL; | |
1070 | } | |
a332f8d6 TW |
1071 | |
1072 | ||
3109ece1 | 1073 | static inline int iwl_is_associated(struct iwl_priv *priv) |
5d08cd1d CH |
1074 | { |
1075 | return (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ? 1 : 0; | |
1076 | } | |
1077 | ||
bf85ea4f | 1078 | static inline int is_channel_valid(const struct iwl_channel_info *ch_info) |
5d08cd1d CH |
1079 | { |
1080 | if (ch_info == NULL) | |
1081 | return 0; | |
1082 | return (ch_info->flags & EEPROM_CHANNEL_VALID) ? 1 : 0; | |
1083 | } | |
1084 | ||
bf85ea4f | 1085 | static inline int is_channel_radar(const struct iwl_channel_info *ch_info) |
5d08cd1d CH |
1086 | { |
1087 | return (ch_info->flags & EEPROM_CHANNEL_RADAR) ? 1 : 0; | |
1088 | } | |
1089 | ||
bf85ea4f | 1090 | static inline u8 is_channel_a_band(const struct iwl_channel_info *ch_info) |
5d08cd1d | 1091 | { |
8318d78a | 1092 | return ch_info->band == IEEE80211_BAND_5GHZ; |
5d08cd1d CH |
1093 | } |
1094 | ||
bf85ea4f | 1095 | static inline u8 is_channel_bg_band(const struct iwl_channel_info *ch_info) |
5d08cd1d | 1096 | { |
8318d78a | 1097 | return ch_info->band == IEEE80211_BAND_2GHZ; |
5d08cd1d CH |
1098 | } |
1099 | ||
bf85ea4f | 1100 | static inline int is_channel_passive(const struct iwl_channel_info *ch) |
5d08cd1d CH |
1101 | { |
1102 | return (!(ch->flags & EEPROM_CHANNEL_ACTIVE)) ? 1 : 0; | |
1103 | } | |
1104 | ||
bf85ea4f | 1105 | static inline int is_channel_ibss(const struct iwl_channel_info *ch) |
5d08cd1d CH |
1106 | { |
1107 | return ((ch->flags & EEPROM_CHANNEL_IBSS)) ? 1 : 0; | |
1108 | } | |
1109 | ||
bf403db8 EK |
1110 | #ifdef CONFIG_IWLWIFI_DEBUG |
1111 | static inline void iwl_print_hex_dump(struct iwl_priv *priv, int level, | |
1112 | void *p, u32 len) | |
1113 | { | |
1114 | if (!(priv->debug_level & level)) | |
1115 | return; | |
1116 | ||
1117 | print_hex_dump(KERN_DEBUG, "iwl data: ", DUMP_PREFIX_OFFSET, 16, 1, | |
1118 | p, len, 1); | |
1119 | } | |
1120 | #else | |
1121 | static inline void iwl_print_hex_dump(struct iwl_priv *priv, int level, | |
1122 | void *p, u32 len) | |
1123 | { | |
1124 | } | |
1125 | #endif | |
1126 | ||
8622e705 | 1127 | extern const struct iwl_channel_info *iwl_get_channel_info( |
c79dd5b5 | 1128 | const struct iwl_priv *priv, enum ieee80211_band band, u16 channel); |
5d08cd1d | 1129 | |
c79dd5b5 | 1130 | /* Requires full declaration of iwl_priv before including */ |
5d08cd1d | 1131 | |
be1f3ab6 | 1132 | #endif /* __iwl_dev_h__ */ |