Commit | Line | Data |
---|---|---|
1053d35f RR |
1 | /****************************************************************************** |
2 | * | |
4e318262 | 3 | * Copyright(c) 2003 - 2012 Intel Corporation. All rights reserved. |
1053d35f RR |
4 | * |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
759ef89f | 25 | * Intel Linux Wireless <ilw@linux.intel.com> |
1053d35f RR |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
27 | * | |
28 | *****************************************************************************/ | |
fd4abac5 | 29 | #include <linux/etherdevice.h> |
5a0e3ad6 | 30 | #include <linux/slab.h> |
253a634c | 31 | #include <linux/sched.h> |
253a634c | 32 | |
522376d2 EG |
33 | #include "iwl-debug.h" |
34 | #include "iwl-csr.h" | |
35 | #include "iwl-prph.h" | |
1053d35f | 36 | #include "iwl-io.h" |
522376d2 | 37 | #include "iwl-agn-hw.h" |
ed277c93 | 38 | #include "iwl-op-mode.h" |
c17d0681 | 39 | #include "iwl-trans-pcie-int.h" |
1053d35f | 40 | |
522376d2 EG |
41 | #define IWL_TX_CRC_SIZE 4 |
42 | #define IWL_TX_DELIMITER_SIZE 4 | |
43 | ||
48d42c42 EG |
44 | /** |
45 | * iwl_trans_txq_update_byte_cnt_tbl - Set up entry in Tx byte-count array | |
46 | */ | |
6d8f6eeb | 47 | void iwl_trans_txq_update_byte_cnt_tbl(struct iwl_trans *trans, |
48d42c42 EG |
48 | struct iwl_tx_queue *txq, |
49 | u16 byte_cnt) | |
50 | { | |
105183b1 | 51 | struct iwlagn_scd_bc_tbl *scd_bc_tbl; |
105183b1 EG |
52 | struct iwl_trans_pcie *trans_pcie = |
53 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
48d42c42 EG |
54 | int write_ptr = txq->q.write_ptr; |
55 | int txq_id = txq->q.id; | |
56 | u8 sec_ctl = 0; | |
57 | u8 sta_id = 0; | |
58 | u16 len = byte_cnt + IWL_TX_CRC_SIZE + IWL_TX_DELIMITER_SIZE; | |
59 | __le16 bc_ent; | |
132f98c2 EG |
60 | struct iwl_tx_cmd *tx_cmd = |
61 | (struct iwl_tx_cmd *) txq->cmd[txq->q.write_ptr]->payload; | |
48d42c42 | 62 | |
105183b1 EG |
63 | scd_bc_tbl = trans_pcie->scd_bc_tbls.addr; |
64 | ||
48d42c42 EG |
65 | WARN_ON(len > 0xFFF || write_ptr >= TFD_QUEUE_SIZE_MAX); |
66 | ||
132f98c2 EG |
67 | sta_id = tx_cmd->sta_id; |
68 | sec_ctl = tx_cmd->sec_ctl; | |
48d42c42 EG |
69 | |
70 | switch (sec_ctl & TX_CMD_SEC_MSK) { | |
71 | case TX_CMD_SEC_CCM: | |
72 | len += CCMP_MIC_LEN; | |
73 | break; | |
74 | case TX_CMD_SEC_TKIP: | |
75 | len += TKIP_ICV_LEN; | |
76 | break; | |
77 | case TX_CMD_SEC_WEP: | |
78 | len += WEP_IV_LEN + WEP_ICV_LEN; | |
79 | break; | |
80 | } | |
81 | ||
82 | bc_ent = cpu_to_le16((len & 0xFFF) | (sta_id << 12)); | |
83 | ||
84 | scd_bc_tbl[txq_id].tfd_offset[write_ptr] = bc_ent; | |
85 | ||
86 | if (write_ptr < TFD_QUEUE_SIZE_BC_DUP) | |
87 | scd_bc_tbl[txq_id]. | |
88 | tfd_offset[TFD_QUEUE_SIZE_MAX + write_ptr] = bc_ent; | |
89 | } | |
90 | ||
fd4abac5 TW |
91 | /** |
92 | * iwl_txq_update_write_ptr - Send new write index to hardware | |
93 | */ | |
fd656935 | 94 | void iwl_txq_update_write_ptr(struct iwl_trans *trans, struct iwl_tx_queue *txq) |
fd4abac5 TW |
95 | { |
96 | u32 reg = 0; | |
fd4abac5 TW |
97 | int txq_id = txq->q.id; |
98 | ||
99 | if (txq->need_update == 0) | |
7bfedc59 | 100 | return; |
fd4abac5 | 101 | |
fd656935 | 102 | if (hw_params(trans).shadow_reg_enable) { |
f81c1f48 | 103 | /* shadow register enabled */ |
1042db2a | 104 | iwl_write32(trans, HBUS_TARG_WRPTR, |
f81c1f48 WYG |
105 | txq->q.write_ptr | (txq_id << 8)); |
106 | } else { | |
107 | /* if we're trying to save power */ | |
fd656935 | 108 | if (test_bit(STATUS_POWER_PMI, &trans->shrd->status)) { |
f81c1f48 WYG |
109 | /* wake up nic if it's powered down ... |
110 | * uCode will wake up, and interrupt us again, so next | |
111 | * time we'll skip this part. */ | |
1042db2a | 112 | reg = iwl_read32(trans, CSR_UCODE_DRV_GP1); |
fd4abac5 | 113 | |
f81c1f48 | 114 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { |
fd656935 | 115 | IWL_DEBUG_INFO(trans, |
f81c1f48 WYG |
116 | "Tx queue %d requesting wakeup," |
117 | " GP1 = 0x%x\n", txq_id, reg); | |
1042db2a | 118 | iwl_set_bit(trans, CSR_GP_CNTRL, |
f81c1f48 WYG |
119 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); |
120 | return; | |
121 | } | |
fd4abac5 | 122 | |
1042db2a | 123 | iwl_write_direct32(trans, HBUS_TARG_WRPTR, |
fd4abac5 | 124 | txq->q.write_ptr | (txq_id << 8)); |
fd4abac5 | 125 | |
f81c1f48 WYG |
126 | /* |
127 | * else not in power-save mode, | |
128 | * uCode will never sleep when we're | |
129 | * trying to tx (during RFKILL, we're not trying to tx). | |
130 | */ | |
131 | } else | |
1042db2a | 132 | iwl_write32(trans, HBUS_TARG_WRPTR, |
f81c1f48 WYG |
133 | txq->q.write_ptr | (txq_id << 8)); |
134 | } | |
fd4abac5 | 135 | txq->need_update = 0; |
fd4abac5 | 136 | } |
fd4abac5 | 137 | |
214d14d4 JB |
138 | static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx) |
139 | { | |
140 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
141 | ||
142 | dma_addr_t addr = get_unaligned_le32(&tb->lo); | |
143 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
144 | addr |= | |
145 | ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16; | |
146 | ||
147 | return addr; | |
148 | } | |
149 | ||
150 | static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx) | |
151 | { | |
152 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
153 | ||
154 | return le16_to_cpu(tb->hi_n_len) >> 4; | |
155 | } | |
156 | ||
157 | static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx, | |
158 | dma_addr_t addr, u16 len) | |
159 | { | |
160 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
161 | u16 hi_n_len = len << 4; | |
162 | ||
163 | put_unaligned_le32(addr, &tb->lo); | |
164 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
165 | hi_n_len |= ((addr >> 16) >> 16) & 0xF; | |
166 | ||
167 | tb->hi_n_len = cpu_to_le16(hi_n_len); | |
168 | ||
169 | tfd->num_tbs = idx + 1; | |
170 | } | |
171 | ||
172 | static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd) | |
173 | { | |
174 | return tfd->num_tbs & 0x1f; | |
175 | } | |
176 | ||
6d8f6eeb | 177 | static void iwlagn_unmap_tfd(struct iwl_trans *trans, struct iwl_cmd_meta *meta, |
253a634c | 178 | struct iwl_tfd *tfd, enum dma_data_direction dma_dir) |
214d14d4 | 179 | { |
214d14d4 JB |
180 | int i; |
181 | int num_tbs; | |
182 | ||
214d14d4 JB |
183 | /* Sanity check on number of chunks */ |
184 | num_tbs = iwl_tfd_get_num_tbs(tfd); | |
185 | ||
186 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
6d8f6eeb | 187 | IWL_ERR(trans, "Too many chunks: %i\n", num_tbs); |
214d14d4 JB |
188 | /* @todo issue fatal error, it is quite serious situation */ |
189 | return; | |
190 | } | |
191 | ||
192 | /* Unmap tx_cmd */ | |
193 | if (num_tbs) | |
1042db2a | 194 | dma_unmap_single(trans->dev, |
4ce7cc2b JB |
195 | dma_unmap_addr(meta, mapping), |
196 | dma_unmap_len(meta, len), | |
795414db | 197 | DMA_BIDIRECTIONAL); |
214d14d4 JB |
198 | |
199 | /* Unmap chunks, if any. */ | |
200 | for (i = 1; i < num_tbs; i++) | |
1042db2a | 201 | dma_unmap_single(trans->dev, iwl_tfd_tb_get_addr(tfd, i), |
e815407d | 202 | iwl_tfd_tb_get_len(tfd, i), dma_dir); |
4ce7cc2b JB |
203 | } |
204 | ||
205 | /** | |
206 | * iwlagn_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr] | |
6d8f6eeb | 207 | * @trans - transport private data |
4ce7cc2b | 208 | * @txq - tx queue |
1359ca4f | 209 | * @index - the index of the TFD to be freed |
39644e9a | 210 | *@dma_dir - the direction of the DMA mapping |
4ce7cc2b JB |
211 | * |
212 | * Does NOT advance any TFD circular buffer read/write indexes | |
213 | * Does NOT free the TFD itself (which is within circular buffer) | |
214 | */ | |
6d8f6eeb | 215 | void iwlagn_txq_free_tfd(struct iwl_trans *trans, struct iwl_tx_queue *txq, |
39644e9a | 216 | int index, enum dma_data_direction dma_dir) |
4ce7cc2b JB |
217 | { |
218 | struct iwl_tfd *tfd_tmp = txq->tfds; | |
4ce7cc2b | 219 | |
015c15e1 JB |
220 | lockdep_assert_held(&txq->lock); |
221 | ||
39644e9a | 222 | iwlagn_unmap_tfd(trans, &txq->meta[index], &tfd_tmp[index], dma_dir); |
214d14d4 JB |
223 | |
224 | /* free SKB */ | |
2c452297 | 225 | if (txq->skbs) { |
214d14d4 JB |
226 | struct sk_buff *skb; |
227 | ||
2c452297 | 228 | skb = txq->skbs[index]; |
214d14d4 | 229 | |
909e9b23 EG |
230 | /* Can be called from irqs-disabled context |
231 | * If skb is not NULL, it means that the whole queue is being | |
232 | * freed and that the queue is not empty - free the skb | |
233 | */ | |
214d14d4 | 234 | if (skb) { |
ed277c93 | 235 | iwl_op_mode_free_skb(trans->op_mode, skb); |
2c452297 | 236 | txq->skbs[index] = NULL; |
214d14d4 JB |
237 | } |
238 | } | |
239 | } | |
240 | ||
6d8f6eeb | 241 | int iwlagn_txq_attach_buf_to_tfd(struct iwl_trans *trans, |
214d14d4 JB |
242 | struct iwl_tx_queue *txq, |
243 | dma_addr_t addr, u16 len, | |
4c42db0f | 244 | u8 reset) |
214d14d4 JB |
245 | { |
246 | struct iwl_queue *q; | |
247 | struct iwl_tfd *tfd, *tfd_tmp; | |
248 | u32 num_tbs; | |
249 | ||
250 | q = &txq->q; | |
4ce7cc2b | 251 | tfd_tmp = txq->tfds; |
214d14d4 JB |
252 | tfd = &tfd_tmp[q->write_ptr]; |
253 | ||
254 | if (reset) | |
255 | memset(tfd, 0, sizeof(*tfd)); | |
256 | ||
257 | num_tbs = iwl_tfd_get_num_tbs(tfd); | |
258 | ||
259 | /* Each TFD can point to a maximum 20 Tx buffers */ | |
260 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
6d8f6eeb | 261 | IWL_ERR(trans, "Error can not send more than %d chunks\n", |
214d14d4 JB |
262 | IWL_NUM_OF_TBS); |
263 | return -EINVAL; | |
264 | } | |
265 | ||
266 | if (WARN_ON(addr & ~DMA_BIT_MASK(36))) | |
267 | return -EINVAL; | |
268 | ||
269 | if (unlikely(addr & ~IWL_TX_DMA_MASK)) | |
6d8f6eeb | 270 | IWL_ERR(trans, "Unaligned address = %llx\n", |
214d14d4 JB |
271 | (unsigned long long)addr); |
272 | ||
273 | iwl_tfd_set_tb(tfd, num_tbs, addr, len); | |
274 | ||
275 | return 0; | |
276 | } | |
277 | ||
fd4abac5 TW |
278 | /*************** DMA-QUEUE-GENERAL-FUNCTIONS ***** |
279 | * DMA services | |
280 | * | |
281 | * Theory of operation | |
282 | * | |
283 | * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer | |
284 | * of buffer descriptors, each of which points to one or more data buffers for | |
285 | * the device to read from or fill. Driver and device exchange status of each | |
286 | * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty | |
287 | * entries in each circular buffer, to protect against confusing empty and full | |
288 | * queue states. | |
289 | * | |
290 | * The device reads or writes the data in the queues via the device's several | |
291 | * DMA/FIFO channels. Each queue is mapped to a single DMA channel. | |
292 | * | |
293 | * For Tx queue, there are low mark and high mark limits. If, after queuing | |
294 | * the packet for Tx, free space become < low mark, Tx queue stopped. When | |
295 | * reclaiming packets (on 'tx done IRQ), if free space become > high mark, | |
296 | * Tx queue resumed. | |
297 | * | |
fd4abac5 TW |
298 | ***************************************************/ |
299 | ||
300 | int iwl_queue_space(const struct iwl_queue *q) | |
301 | { | |
302 | int s = q->read_ptr - q->write_ptr; | |
303 | ||
304 | if (q->read_ptr > q->write_ptr) | |
305 | s -= q->n_bd; | |
306 | ||
307 | if (s <= 0) | |
308 | s += q->n_window; | |
309 | /* keep some reserve to not confuse empty and full situations */ | |
310 | s -= 2; | |
311 | if (s < 0) | |
312 | s = 0; | |
313 | return s; | |
314 | } | |
fd4abac5 | 315 | |
1053d35f RR |
316 | /** |
317 | * iwl_queue_init - Initialize queue's high/low-water and read/write indexes | |
318 | */ | |
6d8f6eeb | 319 | int iwl_queue_init(struct iwl_queue *q, int count, int slots_num, u32 id) |
1053d35f RR |
320 | { |
321 | q->n_bd = count; | |
322 | q->n_window = slots_num; | |
323 | q->id = id; | |
324 | ||
325 | /* count must be power-of-two size, otherwise iwl_queue_inc_wrap | |
326 | * and iwl_queue_dec_wrap are broken. */ | |
3e41ace5 JB |
327 | if (WARN_ON(!is_power_of_2(count))) |
328 | return -EINVAL; | |
1053d35f RR |
329 | |
330 | /* slots_num must be power-of-two size, otherwise | |
331 | * get_cmd_index is broken. */ | |
3e41ace5 JB |
332 | if (WARN_ON(!is_power_of_2(slots_num))) |
333 | return -EINVAL; | |
1053d35f RR |
334 | |
335 | q->low_mark = q->n_window / 4; | |
336 | if (q->low_mark < 4) | |
337 | q->low_mark = 4; | |
338 | ||
339 | q->high_mark = q->n_window / 8; | |
340 | if (q->high_mark < 2) | |
341 | q->high_mark = 2; | |
342 | ||
343 | q->write_ptr = q->read_ptr = 0; | |
344 | ||
345 | return 0; | |
346 | } | |
347 | ||
6d8f6eeb | 348 | static void iwlagn_txq_inval_byte_cnt_tbl(struct iwl_trans *trans, |
48d42c42 EG |
349 | struct iwl_tx_queue *txq) |
350 | { | |
105183b1 EG |
351 | struct iwl_trans_pcie *trans_pcie = |
352 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
6d8f6eeb | 353 | struct iwlagn_scd_bc_tbl *scd_bc_tbl = trans_pcie->scd_bc_tbls.addr; |
48d42c42 EG |
354 | int txq_id = txq->q.id; |
355 | int read_ptr = txq->q.read_ptr; | |
356 | u8 sta_id = 0; | |
357 | __le16 bc_ent; | |
132f98c2 EG |
358 | struct iwl_tx_cmd *tx_cmd = |
359 | (struct iwl_tx_cmd *) txq->cmd[txq->q.read_ptr]->payload; | |
48d42c42 EG |
360 | |
361 | WARN_ON(read_ptr >= TFD_QUEUE_SIZE_MAX); | |
362 | ||
6d8f6eeb | 363 | if (txq_id != trans->shrd->cmd_queue) |
132f98c2 | 364 | sta_id = tx_cmd->sta_id; |
48d42c42 EG |
365 | |
366 | bc_ent = cpu_to_le16(1 | (sta_id << 12)); | |
367 | scd_bc_tbl[txq_id].tfd_offset[read_ptr] = bc_ent; | |
368 | ||
369 | if (read_ptr < TFD_QUEUE_SIZE_BC_DUP) | |
370 | scd_bc_tbl[txq_id]. | |
371 | tfd_offset[TFD_QUEUE_SIZE_MAX + read_ptr] = bc_ent; | |
372 | } | |
373 | ||
6d8f6eeb | 374 | static int iwlagn_tx_queue_set_q2ratid(struct iwl_trans *trans, u16 ra_tid, |
48d42c42 EG |
375 | u16 txq_id) |
376 | { | |
377 | u32 tbl_dw_addr; | |
378 | u32 tbl_dw; | |
379 | u16 scd_q2ratid; | |
380 | ||
105183b1 EG |
381 | struct iwl_trans_pcie *trans_pcie = |
382 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
383 | ||
48d42c42 EG |
384 | scd_q2ratid = ra_tid & SCD_QUEUE_RA_TID_MAP_RATID_MSK; |
385 | ||
105183b1 | 386 | tbl_dw_addr = trans_pcie->scd_base_addr + |
48d42c42 EG |
387 | SCD_TRANS_TBL_OFFSET_QUEUE(txq_id); |
388 | ||
1042db2a | 389 | tbl_dw = iwl_read_targ_mem(trans, tbl_dw_addr); |
48d42c42 EG |
390 | |
391 | if (txq_id & 0x1) | |
392 | tbl_dw = (scd_q2ratid << 16) | (tbl_dw & 0x0000FFFF); | |
393 | else | |
394 | tbl_dw = scd_q2ratid | (tbl_dw & 0xFFFF0000); | |
395 | ||
1042db2a | 396 | iwl_write_targ_mem(trans, tbl_dw_addr, tbl_dw); |
48d42c42 EG |
397 | |
398 | return 0; | |
399 | } | |
400 | ||
6d8f6eeb | 401 | static void iwlagn_tx_queue_stop_scheduler(struct iwl_trans *trans, u16 txq_id) |
48d42c42 EG |
402 | { |
403 | /* Simply stop the queue, but don't change any configuration; | |
404 | * the SCD_ACT_EN bit is the write-enable mask for the ACTIVE bit. */ | |
1042db2a | 405 | iwl_write_prph(trans, |
48d42c42 EG |
406 | SCD_QUEUE_STATUS_BITS(txq_id), |
407 | (0 << SCD_QUEUE_STTS_REG_POS_ACTIVE)| | |
408 | (1 << SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN)); | |
409 | } | |
410 | ||
6d8f6eeb | 411 | void iwl_trans_set_wr_ptrs(struct iwl_trans *trans, |
48d42c42 EG |
412 | int txq_id, u32 index) |
413 | { | |
631b84c5 | 414 | IWL_DEBUG_TX_QUEUES(trans, "Q %d WrPtr: %d", txq_id, index & 0xff); |
1042db2a | 415 | iwl_write_direct32(trans, HBUS_TARG_WRPTR, |
48d42c42 | 416 | (index & 0xff) | (txq_id << 8)); |
1042db2a | 417 | iwl_write_prph(trans, SCD_QUEUE_RDPTR(txq_id), index); |
48d42c42 EG |
418 | } |
419 | ||
c91bd124 | 420 | void iwl_trans_tx_queue_set_status(struct iwl_trans *trans, |
48d42c42 EG |
421 | struct iwl_tx_queue *txq, |
422 | int tx_fifo_id, int scd_retry) | |
423 | { | |
8ad71bef | 424 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
48d42c42 | 425 | int txq_id = txq->q.id; |
c91bd124 | 426 | int active = |
8ad71bef | 427 | test_bit(txq_id, &trans_pcie->txq_ctx_active_msk) ? 1 : 0; |
48d42c42 | 428 | |
1042db2a | 429 | iwl_write_prph(trans, SCD_QUEUE_STATUS_BITS(txq_id), |
48d42c42 EG |
430 | (active << SCD_QUEUE_STTS_REG_POS_ACTIVE) | |
431 | (tx_fifo_id << SCD_QUEUE_STTS_REG_POS_TXF) | | |
432 | (1 << SCD_QUEUE_STTS_REG_POS_WSL) | | |
433 | SCD_QUEUE_STTS_REG_MSK); | |
434 | ||
435 | txq->sched_retry = scd_retry; | |
436 | ||
1dcedc8e EG |
437 | if (active) |
438 | IWL_DEBUG_TX_QUEUES(trans, "Activate %s Queue %d on FIFO %d\n", | |
439 | scd_retry ? "BA" : "AC/CMD", txq_id, tx_fifo_id); | |
440 | else | |
441 | IWL_DEBUG_TX_QUEUES(trans, "Deactivate %s Queue %d\n", | |
442 | scd_retry ? "BA" : "AC/CMD", txq_id); | |
48d42c42 EG |
443 | } |
444 | ||
e13c0c59 EG |
445 | static inline int get_fifo_from_tid(struct iwl_trans_pcie *trans_pcie, |
446 | u8 ctx, u16 tid) | |
ba562f71 | 447 | { |
e13c0c59 | 448 | const u8 *ac_to_fifo = trans_pcie->ac_to_fifo[ctx]; |
ba562f71 | 449 | if (likely(tid < ARRAY_SIZE(tid_to_ac))) |
e13c0c59 | 450 | return ac_to_fifo[tid_to_ac[tid]]; |
ba562f71 EG |
451 | |
452 | /* no support for TIDs 8-15 yet */ | |
453 | return -EINVAL; | |
454 | } | |
455 | ||
76bc10fc EG |
456 | static inline bool is_agg_txqid_valid(struct iwl_trans *trans, int txq_id) |
457 | { | |
458 | if (txq_id < IWLAGN_FIRST_AMPDU_QUEUE) | |
459 | return false; | |
460 | return txq_id < (IWLAGN_FIRST_AMPDU_QUEUE + | |
461 | hw_params(trans).num_ampdu_queues); | |
462 | } | |
463 | ||
c91bd124 EG |
464 | void iwl_trans_pcie_tx_agg_setup(struct iwl_trans *trans, |
465 | enum iwl_rxon_context_id ctx, int sta_id, | |
822e8b2a | 466 | int tid, int frame_limit, u16 ssn) |
48d42c42 | 467 | { |
822e8b2a | 468 | int tx_fifo, txq_id; |
48d42c42 EG |
469 | u16 ra_tid; |
470 | unsigned long flags; | |
48d42c42 | 471 | |
105183b1 EG |
472 | struct iwl_trans_pcie *trans_pcie = |
473 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
474 | ||
48d42c42 EG |
475 | if (WARN_ON(sta_id == IWL_INVALID_STATION)) |
476 | return; | |
5f85a789 | 477 | if (WARN_ON(tid >= IWL_MAX_TID_COUNT)) |
48d42c42 EG |
478 | return; |
479 | ||
e13c0c59 | 480 | tx_fifo = get_fifo_from_tid(trans_pcie, ctx, tid); |
ba562f71 EG |
481 | if (WARN_ON(tx_fifo < 0)) { |
482 | IWL_ERR(trans, "txq_agg_setup, bad fifo: %d\n", tx_fifo); | |
483 | return; | |
484 | } | |
485 | ||
76bc10fc EG |
486 | txq_id = trans_pcie->agg_txq[sta_id][tid]; |
487 | if (WARN_ON_ONCE(is_agg_txqid_valid(trans, txq_id) == false)) { | |
488 | IWL_ERR(trans, | |
489 | "queue number out of range: %d, must be %d to %d\n", | |
490 | txq_id, IWLAGN_FIRST_AMPDU_QUEUE, | |
491 | IWLAGN_FIRST_AMPDU_QUEUE + | |
492 | hw_params(trans).num_ampdu_queues - 1); | |
493 | return; | |
494 | } | |
48d42c42 EG |
495 | |
496 | ra_tid = BUILD_RAxTID(sta_id, tid); | |
497 | ||
7b11488f | 498 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
48d42c42 EG |
499 | |
500 | /* Stop this Tx queue before configuring it */ | |
6d8f6eeb | 501 | iwlagn_tx_queue_stop_scheduler(trans, txq_id); |
48d42c42 EG |
502 | |
503 | /* Map receiver-address / traffic-ID to this queue */ | |
6d8f6eeb | 504 | iwlagn_tx_queue_set_q2ratid(trans, ra_tid, txq_id); |
48d42c42 EG |
505 | |
506 | /* Set this queue as a chain-building queue */ | |
1042db2a | 507 | iwl_set_bits_prph(trans, SCD_QUEUECHAIN_SEL, (1<<txq_id)); |
48d42c42 EG |
508 | |
509 | /* enable aggregations for the queue */ | |
1042db2a | 510 | iwl_set_bits_prph(trans, SCD_AGGR_SEL, (1<<txq_id)); |
48d42c42 EG |
511 | |
512 | /* Place first TFD at index corresponding to start sequence number. | |
513 | * Assumes that ssn_idx is valid (!= 0xFFF) */ | |
822e8b2a EG |
514 | trans_pcie->txq[txq_id].q.read_ptr = (ssn & 0xff); |
515 | trans_pcie->txq[txq_id].q.write_ptr = (ssn & 0xff); | |
516 | iwl_trans_set_wr_ptrs(trans, txq_id, ssn); | |
48d42c42 EG |
517 | |
518 | /* Set up Tx window size and frame limit for this queue */ | |
1042db2a | 519 | iwl_write_targ_mem(trans, trans_pcie->scd_base_addr + |
48d42c42 EG |
520 | SCD_CONTEXT_QUEUE_OFFSET(txq_id) + |
521 | sizeof(u32), | |
522 | ((frame_limit << | |
523 | SCD_QUEUE_CTX_REG2_WIN_SIZE_POS) & | |
524 | SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK) | | |
525 | ((frame_limit << | |
526 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) & | |
527 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK)); | |
528 | ||
1042db2a | 529 | iwl_set_bits_prph(trans, SCD_INTERRUPT_MASK, (1 << txq_id)); |
48d42c42 EG |
530 | |
531 | /* Set up Status area in SRAM, map to Tx DMA/FIFO, activate the queue */ | |
8ad71bef | 532 | iwl_trans_tx_queue_set_status(trans, &trans_pcie->txq[txq_id], |
c91bd124 | 533 | tx_fifo, 1); |
48d42c42 | 534 | |
8ad71bef EG |
535 | trans_pcie->txq[txq_id].sta_id = sta_id; |
536 | trans_pcie->txq[txq_id].tid = tid; | |
a0eaad71 | 537 | |
7b11488f | 538 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
48d42c42 EG |
539 | } |
540 | ||
288712a6 EG |
541 | /* |
542 | * Find first available (lowest unused) Tx Queue, mark it "active". | |
543 | * Called only when finding queue for aggregation. | |
544 | * Should never return anything < 7, because they should already | |
545 | * be in use as EDCA AC (0-3), Command (4), reserved (5, 6) | |
546 | */ | |
547 | static int iwlagn_txq_ctx_activate_free(struct iwl_trans *trans) | |
548 | { | |
8ad71bef | 549 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
288712a6 EG |
550 | int txq_id; |
551 | ||
552 | for (txq_id = 0; txq_id < hw_params(trans).max_txq_num; txq_id++) | |
553 | if (!test_and_set_bit(txq_id, | |
8ad71bef | 554 | &trans_pcie->txq_ctx_active_msk)) |
288712a6 EG |
555 | return txq_id; |
556 | return -1; | |
557 | } | |
558 | ||
559 | int iwl_trans_pcie_tx_agg_alloc(struct iwl_trans *trans, | |
3c69b595 | 560 | int sta_id, int tid) |
288712a6 | 561 | { |
8ad71bef | 562 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
143bb15d | 563 | int txq_id; |
288712a6 EG |
564 | |
565 | txq_id = iwlagn_txq_ctx_activate_free(trans); | |
566 | if (txq_id == -1) { | |
567 | IWL_ERR(trans, "No free aggregation queue available\n"); | |
568 | return -ENXIO; | |
569 | } | |
570 | ||
76bc10fc | 571 | trans_pcie->agg_txq[sta_id][tid] = txq_id; |
8ad71bef | 572 | iwl_set_swq_id(&trans_pcie->txq[txq_id], get_ac_from_tid(tid), txq_id); |
288712a6 | 573 | |
288712a6 EG |
574 | return 0; |
575 | } | |
7f01d567 | 576 | |
bc237730 | 577 | int iwl_trans_pcie_tx_agg_disable(struct iwl_trans *trans, int sta_id, int tid) |
48d42c42 | 578 | { |
8ad71bef | 579 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
76bc10fc | 580 | u8 txq_id = trans_pcie->agg_txq[sta_id][tid]; |
7f01d567 | 581 | |
76bc10fc | 582 | if (WARN_ON_ONCE(is_agg_txqid_valid(trans, txq_id) == false)) { |
7f01d567 | 583 | IWL_ERR(trans, |
48d42c42 EG |
584 | "queue number out of range: %d, must be %d to %d\n", |
585 | txq_id, IWLAGN_FIRST_AMPDU_QUEUE, | |
586 | IWLAGN_FIRST_AMPDU_QUEUE + | |
7f01d567 | 587 | hw_params(trans).num_ampdu_queues - 1); |
48d42c42 EG |
588 | return -EINVAL; |
589 | } | |
590 | ||
bc237730 | 591 | iwlagn_tx_queue_stop_scheduler(trans, txq_id); |
7f01d567 | 592 | |
1042db2a | 593 | iwl_clear_bits_prph(trans, SCD_AGGR_SEL, (1 << txq_id)); |
48d42c42 | 594 | |
76bc10fc | 595 | trans_pcie->agg_txq[sta_id][tid] = 0; |
bc237730 EG |
596 | trans_pcie->txq[txq_id].q.read_ptr = 0; |
597 | trans_pcie->txq[txq_id].q.write_ptr = 0; | |
598 | /* supposes that ssn_idx is valid (!= 0xFFF) */ | |
599 | iwl_trans_set_wr_ptrs(trans, txq_id, 0); | |
48d42c42 | 600 | |
1042db2a | 601 | iwl_clear_bits_prph(trans, SCD_INTERRUPT_MASK, (1 << txq_id)); |
bc237730 EG |
602 | iwl_txq_ctx_deactivate(trans_pcie, txq_id); |
603 | iwl_trans_tx_queue_set_status(trans, &trans_pcie->txq[txq_id], 0, 0); | |
48d42c42 EG |
604 | return 0; |
605 | } | |
606 | ||
fd4abac5 TW |
607 | /*************** HOST COMMAND QUEUE FUNCTIONS *****/ |
608 | ||
609 | /** | |
610 | * iwl_enqueue_hcmd - enqueue a uCode command | |
611 | * @priv: device private data point | |
612 | * @cmd: a point to the ucode command structure | |
613 | * | |
614 | * The function returns < 0 values to indicate the operation is | |
615 | * failed. On success, it turns the index (> 0) of command in the | |
616 | * command queue. | |
617 | */ | |
6d8f6eeb | 618 | static int iwl_enqueue_hcmd(struct iwl_trans *trans, struct iwl_host_cmd *cmd) |
fd4abac5 | 619 | { |
8ad71bef EG |
620 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
621 | struct iwl_tx_queue *txq = &trans_pcie->txq[trans->shrd->cmd_queue]; | |
fd4abac5 | 622 | struct iwl_queue *q = &txq->q; |
c2acea8e JB |
623 | struct iwl_device_cmd *out_cmd; |
624 | struct iwl_cmd_meta *out_meta; | |
fd4abac5 | 625 | dma_addr_t phys_addr; |
f3674227 | 626 | u32 idx; |
4ce7cc2b | 627 | u16 copy_size, cmd_size; |
0975cc8f | 628 | bool is_ct_kill = false; |
4ce7cc2b JB |
629 | bool had_nocopy = false; |
630 | int i; | |
631 | u8 *cmd_dest; | |
632 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING | |
633 | const void *trace_bufs[IWL_MAX_CMD_TFDS + 1] = {}; | |
634 | int trace_lens[IWL_MAX_CMD_TFDS + 1] = {}; | |
635 | int trace_idx; | |
636 | #endif | |
fd4abac5 | 637 | |
6d8f6eeb EG |
638 | if (test_bit(STATUS_FW_ERROR, &trans->shrd->status)) { |
639 | IWL_WARN(trans, "fw recovery, no hcmd send\n"); | |
3083d03c WYG |
640 | return -EIO; |
641 | } | |
642 | ||
fd656935 | 643 | if ((trans->shrd->ucode_owner == IWL_OWNERSHIP_TM) && |
eedb6e35 | 644 | !(cmd->flags & CMD_ON_DEMAND)) { |
6d8f6eeb | 645 | IWL_DEBUG_HC(trans, "tm own the uCode, no regular hcmd send\n"); |
eedb6e35 WYG |
646 | return -EIO; |
647 | } | |
648 | ||
4ce7cc2b JB |
649 | copy_size = sizeof(out_cmd->hdr); |
650 | cmd_size = sizeof(out_cmd->hdr); | |
651 | ||
652 | /* need one for the header if the first is NOCOPY */ | |
653 | BUILD_BUG_ON(IWL_MAX_CMD_TFDS > IWL_NUM_OF_TBS - 1); | |
654 | ||
655 | for (i = 0; i < IWL_MAX_CMD_TFDS; i++) { | |
656 | if (!cmd->len[i]) | |
657 | continue; | |
658 | if (cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY) { | |
659 | had_nocopy = true; | |
660 | } else { | |
661 | /* NOCOPY must not be followed by normal! */ | |
662 | if (WARN_ON(had_nocopy)) | |
663 | return -EINVAL; | |
664 | copy_size += cmd->len[i]; | |
665 | } | |
666 | cmd_size += cmd->len[i]; | |
667 | } | |
fd4abac5 | 668 | |
3e41ace5 JB |
669 | /* |
670 | * If any of the command structures end up being larger than | |
4ce7cc2b JB |
671 | * the TFD_MAX_PAYLOAD_SIZE and they aren't dynamically |
672 | * allocated into separate TFDs, then we will need to | |
673 | * increase the size of the buffers. | |
3e41ace5 | 674 | */ |
4ce7cc2b | 675 | if (WARN_ON(copy_size > TFD_MAX_PAYLOAD_SIZE)) |
3e41ace5 | 676 | return -EINVAL; |
fd4abac5 | 677 | |
6d8f6eeb EG |
678 | if (iwl_is_rfkill(trans->shrd) || iwl_is_ctkill(trans->shrd)) { |
679 | IWL_WARN(trans, "Not sending command - %s KILL\n", | |
680 | iwl_is_rfkill(trans->shrd) ? "RF" : "CT"); | |
fd4abac5 TW |
681 | return -EIO; |
682 | } | |
7b21f00e | 683 | |
015c15e1 | 684 | spin_lock_bh(&txq->lock); |
3598e177 | 685 | |
c2acea8e | 686 | if (iwl_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) { |
015c15e1 | 687 | spin_unlock_bh(&txq->lock); |
3598e177 | 688 | |
6d8f6eeb | 689 | IWL_ERR(trans, "No space in command queue\n"); |
fd656935 | 690 | is_ct_kill = iwl_check_for_ct_kill(priv(trans)); |
0975cc8f | 691 | if (!is_ct_kill) { |
6d8f6eeb | 692 | IWL_ERR(trans, "Restarting adapter queue is full\n"); |
bcb9321c | 693 | iwl_op_mode_nic_error(trans->op_mode); |
7812b167 | 694 | } |
fd4abac5 TW |
695 | return -ENOSPC; |
696 | } | |
697 | ||
4ce7cc2b | 698 | idx = get_cmd_index(q, q->write_ptr); |
da99c4b6 | 699 | out_cmd = txq->cmd[idx]; |
c2acea8e JB |
700 | out_meta = &txq->meta[idx]; |
701 | ||
8ce73f3a | 702 | memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */ |
c2acea8e JB |
703 | if (cmd->flags & CMD_WANT_SKB) |
704 | out_meta->source = cmd; | |
fd4abac5 | 705 | |
4ce7cc2b | 706 | /* set up the header */ |
fd4abac5 | 707 | |
4ce7cc2b | 708 | out_cmd->hdr.cmd = cmd->id; |
fd4abac5 | 709 | out_cmd->hdr.flags = 0; |
cefeaa5f | 710 | out_cmd->hdr.sequence = |
6d8f6eeb | 711 | cpu_to_le16(QUEUE_TO_SEQ(trans->shrd->cmd_queue) | |
cefeaa5f | 712 | INDEX_TO_SEQ(q->write_ptr)); |
4ce7cc2b JB |
713 | |
714 | /* and copy the data that needs to be copied */ | |
715 | ||
132f98c2 | 716 | cmd_dest = out_cmd->payload; |
4ce7cc2b JB |
717 | for (i = 0; i < IWL_MAX_CMD_TFDS; i++) { |
718 | if (!cmd->len[i]) | |
719 | continue; | |
720 | if (cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY) | |
721 | break; | |
722 | memcpy(cmd_dest, cmd->data[i], cmd->len[i]); | |
723 | cmd_dest += cmd->len[i]; | |
ded2ae7c | 724 | } |
4ce7cc2b | 725 | |
6d8f6eeb | 726 | IWL_DEBUG_HC(trans, "Sending command %s (#%x), seq: 0x%04X, " |
4ce7cc2b JB |
727 | "%d bytes at %d[%d]:%d\n", |
728 | get_cmd_string(out_cmd->hdr.cmd), | |
729 | out_cmd->hdr.cmd, | |
730 | le16_to_cpu(out_cmd->hdr.sequence), cmd_size, | |
6d8f6eeb | 731 | q->write_ptr, idx, trans->shrd->cmd_queue); |
4ce7cc2b | 732 | |
1042db2a | 733 | phys_addr = dma_map_single(trans->dev, &out_cmd->hdr, copy_size, |
795414db | 734 | DMA_BIDIRECTIONAL); |
1042db2a | 735 | if (unlikely(dma_mapping_error(trans->dev, phys_addr))) { |
2c46f72e JB |
736 | idx = -ENOMEM; |
737 | goto out; | |
738 | } | |
739 | ||
2e724443 | 740 | dma_unmap_addr_set(out_meta, mapping, phys_addr); |
4ce7cc2b JB |
741 | dma_unmap_len_set(out_meta, len, copy_size); |
742 | ||
6d8f6eeb EG |
743 | iwlagn_txq_attach_buf_to_tfd(trans, txq, |
744 | phys_addr, copy_size, 1); | |
4ce7cc2b JB |
745 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING |
746 | trace_bufs[0] = &out_cmd->hdr; | |
747 | trace_lens[0] = copy_size; | |
748 | trace_idx = 1; | |
749 | #endif | |
750 | ||
751 | for (i = 0; i < IWL_MAX_CMD_TFDS; i++) { | |
752 | if (!cmd->len[i]) | |
753 | continue; | |
754 | if (!(cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY)) | |
755 | continue; | |
1042db2a | 756 | phys_addr = dma_map_single(trans->dev, |
6d8f6eeb | 757 | (void *)cmd->data[i], |
3be3fdb5 | 758 | cmd->len[i], DMA_BIDIRECTIONAL); |
1042db2a | 759 | if (dma_mapping_error(trans->dev, phys_addr)) { |
6d8f6eeb | 760 | iwlagn_unmap_tfd(trans, out_meta, |
e815407d | 761 | &txq->tfds[q->write_ptr], |
3be3fdb5 | 762 | DMA_BIDIRECTIONAL); |
4ce7cc2b JB |
763 | idx = -ENOMEM; |
764 | goto out; | |
765 | } | |
766 | ||
6d8f6eeb | 767 | iwlagn_txq_attach_buf_to_tfd(trans, txq, phys_addr, |
4ce7cc2b JB |
768 | cmd->len[i], 0); |
769 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING | |
770 | trace_bufs[trace_idx] = cmd->data[i]; | |
771 | trace_lens[trace_idx] = cmd->len[i]; | |
772 | trace_idx++; | |
773 | #endif | |
774 | } | |
df833b1d | 775 | |
afaf6b57 | 776 | out_meta->flags = cmd->flags; |
2c46f72e JB |
777 | |
778 | txq->need_update = 1; | |
779 | ||
4ce7cc2b JB |
780 | /* check that tracing gets all possible blocks */ |
781 | BUILD_BUG_ON(IWL_MAX_CMD_TFDS + 1 != 3); | |
782 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING | |
fd656935 | 783 | trace_iwlwifi_dev_hcmd(priv(trans), cmd->flags, |
4ce7cc2b JB |
784 | trace_bufs[0], trace_lens[0], |
785 | trace_bufs[1], trace_lens[1], | |
786 | trace_bufs[2], trace_lens[2]); | |
787 | #endif | |
df833b1d | 788 | |
fd4abac5 TW |
789 | /* Increment and update queue's write index */ |
790 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
fd656935 | 791 | iwl_txq_update_write_ptr(trans, txq); |
fd4abac5 | 792 | |
2c46f72e | 793 | out: |
015c15e1 | 794 | spin_unlock_bh(&txq->lock); |
7bfedc59 | 795 | return idx; |
fd4abac5 TW |
796 | } |
797 | ||
17b88929 TW |
798 | /** |
799 | * iwl_hcmd_queue_reclaim - Reclaim TX command queue entries already Tx'd | |
800 | * | |
801 | * When FW advances 'R' index, all entries between old and new 'R' index | |
802 | * need to be reclaimed. As result, some free space forms. If there is | |
803 | * enough free space (> low mark), wake the stack that feeds us. | |
804 | */ | |
3e10caeb EG |
805 | static void iwl_hcmd_queue_reclaim(struct iwl_trans *trans, int txq_id, |
806 | int idx) | |
17b88929 | 807 | { |
3e10caeb | 808 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
8ad71bef | 809 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; |
17b88929 TW |
810 | struct iwl_queue *q = &txq->q; |
811 | int nfreed = 0; | |
812 | ||
015c15e1 JB |
813 | lockdep_assert_held(&txq->lock); |
814 | ||
499b1883 | 815 | if ((idx >= q->n_bd) || (iwl_queue_used(q, idx) == 0)) { |
3e10caeb | 816 | IWL_ERR(trans, "%s: Read index for DMA queue txq id (%d), " |
2e5d04da DH |
817 | "index %d is out of range [0-%d] %d %d.\n", __func__, |
818 | txq_id, idx, q->n_bd, q->write_ptr, q->read_ptr); | |
17b88929 TW |
819 | return; |
820 | } | |
821 | ||
499b1883 TW |
822 | for (idx = iwl_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx; |
823 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
17b88929 | 824 | |
499b1883 | 825 | if (nfreed++ > 0) { |
3e10caeb | 826 | IWL_ERR(trans, "HCMD skipped: index (%d) %d %d\n", idx, |
17b88929 | 827 | q->write_ptr, q->read_ptr); |
bcb9321c | 828 | iwl_op_mode_nic_error(trans->op_mode); |
17b88929 | 829 | } |
da99c4b6 | 830 | |
17b88929 TW |
831 | } |
832 | } | |
833 | ||
834 | /** | |
835 | * iwl_tx_cmd_complete - Pull unused buffers off the queue and reclaim them | |
836 | * @rxb: Rx buffer to reclaim | |
247c61d6 EG |
837 | * @handler_status: return value of the handler of the command |
838 | * (put in setup_rx_handlers) | |
17b88929 TW |
839 | * |
840 | * If an Rx buffer has an async callback associated with it the callback | |
841 | * will be executed. The attached skb (if present) will only be freed | |
842 | * if the callback returns 1 | |
843 | */ | |
247c61d6 EG |
844 | void iwl_tx_cmd_complete(struct iwl_trans *trans, struct iwl_rx_mem_buffer *rxb, |
845 | int handler_status) | |
17b88929 | 846 | { |
2f301227 | 847 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
17b88929 TW |
848 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
849 | int txq_id = SEQ_TO_QUEUE(sequence); | |
850 | int index = SEQ_TO_INDEX(sequence); | |
17b88929 | 851 | int cmd_index; |
c2acea8e JB |
852 | struct iwl_device_cmd *cmd; |
853 | struct iwl_cmd_meta *meta; | |
8ad71bef EG |
854 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
855 | struct iwl_tx_queue *txq = &trans_pcie->txq[trans->shrd->cmd_queue]; | |
17b88929 TW |
856 | |
857 | /* If a Tx command is being handled and it isn't in the actual | |
858 | * command queue then there a command routing bug has been introduced | |
859 | * in the queue management code. */ | |
6d8f6eeb | 860 | if (WARN(txq_id != trans->shrd->cmd_queue, |
13bb9483 | 861 | "wrong command queue %d (should be %d), sequence 0x%X readp=%d writep=%d\n", |
6d8f6eeb | 862 | txq_id, trans->shrd->cmd_queue, sequence, |
8ad71bef EG |
863 | trans_pcie->txq[trans->shrd->cmd_queue].q.read_ptr, |
864 | trans_pcie->txq[trans->shrd->cmd_queue].q.write_ptr)) { | |
3e10caeb | 865 | iwl_print_hex_error(trans, pkt, 32); |
55d6a3cd | 866 | return; |
01ef9323 | 867 | } |
17b88929 | 868 | |
015c15e1 JB |
869 | spin_lock(&txq->lock); |
870 | ||
4ce7cc2b | 871 | cmd_index = get_cmd_index(&txq->q, index); |
dd487449 ZY |
872 | cmd = txq->cmd[cmd_index]; |
873 | meta = &txq->meta[cmd_index]; | |
17b88929 | 874 | |
282cdb32 JB |
875 | txq->time_stamp = jiffies; |
876 | ||
6d8f6eeb EG |
877 | iwlagn_unmap_tfd(trans, meta, &txq->tfds[index], |
878 | DMA_BIDIRECTIONAL); | |
c33de625 | 879 | |
17b88929 | 880 | /* Input error checking is done when commands are added to queue. */ |
c2acea8e | 881 | if (meta->flags & CMD_WANT_SKB) { |
2f301227 | 882 | meta->source->reply_page = (unsigned long)rxb_addr(rxb); |
247c61d6 | 883 | meta->source->handler_status = handler_status; |
2f301227 | 884 | rxb->page = NULL; |
247c61d6 | 885 | } |
2624e96c | 886 | |
3e10caeb | 887 | iwl_hcmd_queue_reclaim(trans, txq_id, index); |
17b88929 | 888 | |
c2acea8e | 889 | if (!(meta->flags & CMD_ASYNC)) { |
05c89b91 WYG |
890 | if (!test_bit(STATUS_HCMD_ACTIVE, &trans->shrd->status)) { |
891 | IWL_WARN(trans, | |
892 | "HCMD_ACTIVE already clear for command %s\n", | |
893 | get_cmd_string(cmd->hdr.cmd)); | |
894 | } | |
6d8f6eeb EG |
895 | clear_bit(STATUS_HCMD_ACTIVE, &trans->shrd->status); |
896 | IWL_DEBUG_INFO(trans, "Clearing HCMD_ACTIVE for command %s\n", | |
d2dfe6df | 897 | get_cmd_string(cmd->hdr.cmd)); |
effd4d9a | 898 | wake_up(&trans->shrd->wait_command_queue); |
17b88929 | 899 | } |
3598e177 | 900 | |
dd487449 | 901 | meta->flags = 0; |
3598e177 | 902 | |
015c15e1 | 903 | spin_unlock(&txq->lock); |
17b88929 | 904 | } |
253a634c | 905 | |
253a634c EG |
906 | #define HOST_COMPLETE_TIMEOUT (2 * HZ) |
907 | ||
6d8f6eeb | 908 | static int iwl_send_cmd_async(struct iwl_trans *trans, struct iwl_host_cmd *cmd) |
253a634c EG |
909 | { |
910 | int ret; | |
911 | ||
912 | /* An asynchronous command can not expect an SKB to be set. */ | |
913 | if (WARN_ON(cmd->flags & CMD_WANT_SKB)) | |
914 | return -EINVAL; | |
915 | ||
253a634c | 916 | |
6d8f6eeb | 917 | ret = iwl_enqueue_hcmd(trans, cmd); |
253a634c | 918 | if (ret < 0) { |
b36b110c TP |
919 | IWL_DEBUG_QUIET_RFKILL(trans, |
920 | "Error sending %s: enqueue_hcmd failed: %d\n", | |
253a634c EG |
921 | get_cmd_string(cmd->id), ret); |
922 | return ret; | |
923 | } | |
924 | return 0; | |
925 | } | |
926 | ||
6d8f6eeb | 927 | static int iwl_send_cmd_sync(struct iwl_trans *trans, struct iwl_host_cmd *cmd) |
253a634c | 928 | { |
8ad71bef | 929 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
253a634c EG |
930 | int cmd_idx; |
931 | int ret; | |
932 | ||
6d8f6eeb | 933 | lockdep_assert_held(&trans->shrd->mutex); |
253a634c | 934 | |
6d8f6eeb | 935 | IWL_DEBUG_INFO(trans, "Attempting to send sync command %s\n", |
253a634c EG |
936 | get_cmd_string(cmd->id)); |
937 | ||
94b3c45c WYG |
938 | if (test_bit(STATUS_RF_KILL_HW, &trans->shrd->status)) { |
939 | IWL_ERR(trans, "Command %s aborted: RF KILL Switch\n", | |
940 | get_cmd_string(cmd->id)); | |
941 | return -ECANCELED; | |
942 | } | |
943 | if (test_bit(STATUS_FW_ERROR, &trans->shrd->status)) { | |
944 | IWL_ERR(trans, "Command %s failed: FW Error\n", | |
945 | get_cmd_string(cmd->id)); | |
946 | return -EIO; | |
947 | } | |
6d8f6eeb EG |
948 | set_bit(STATUS_HCMD_ACTIVE, &trans->shrd->status); |
949 | IWL_DEBUG_INFO(trans, "Setting HCMD_ACTIVE for command %s\n", | |
253a634c EG |
950 | get_cmd_string(cmd->id)); |
951 | ||
6d8f6eeb | 952 | cmd_idx = iwl_enqueue_hcmd(trans, cmd); |
253a634c EG |
953 | if (cmd_idx < 0) { |
954 | ret = cmd_idx; | |
6d8f6eeb | 955 | clear_bit(STATUS_HCMD_ACTIVE, &trans->shrd->status); |
b36b110c TP |
956 | IWL_DEBUG_QUIET_RFKILL(trans, |
957 | "Error sending %s: enqueue_hcmd failed: %d\n", | |
253a634c EG |
958 | get_cmd_string(cmd->id), ret); |
959 | return ret; | |
960 | } | |
961 | ||
effd4d9a | 962 | ret = wait_event_timeout(trans->shrd->wait_command_queue, |
6d8f6eeb | 963 | !test_bit(STATUS_HCMD_ACTIVE, &trans->shrd->status), |
253a634c EG |
964 | HOST_COMPLETE_TIMEOUT); |
965 | if (!ret) { | |
6d8f6eeb | 966 | if (test_bit(STATUS_HCMD_ACTIVE, &trans->shrd->status)) { |
d10630af | 967 | struct iwl_tx_queue *txq = |
397ede37 | 968 | &trans_pcie->txq[trans->shrd->cmd_queue]; |
d10630af WYG |
969 | struct iwl_queue *q = &txq->q; |
970 | ||
b36b110c | 971 | IWL_DEBUG_QUIET_RFKILL(trans, |
253a634c EG |
972 | "Error sending %s: time out after %dms.\n", |
973 | get_cmd_string(cmd->id), | |
974 | jiffies_to_msecs(HOST_COMPLETE_TIMEOUT)); | |
975 | ||
b36b110c | 976 | IWL_DEBUG_QUIET_RFKILL(trans, |
d10630af WYG |
977 | "Current CMD queue read_ptr %d write_ptr %d\n", |
978 | q->read_ptr, q->write_ptr); | |
979 | ||
6d8f6eeb EG |
980 | clear_bit(STATUS_HCMD_ACTIVE, &trans->shrd->status); |
981 | IWL_DEBUG_INFO(trans, "Clearing HCMD_ACTIVE for command" | |
253a634c EG |
982 | "%s\n", get_cmd_string(cmd->id)); |
983 | ret = -ETIMEDOUT; | |
984 | goto cancel; | |
985 | } | |
986 | } | |
987 | ||
253a634c | 988 | if ((cmd->flags & CMD_WANT_SKB) && !cmd->reply_page) { |
6d8f6eeb | 989 | IWL_ERR(trans, "Error: Response NULL in '%s'\n", |
253a634c EG |
990 | get_cmd_string(cmd->id)); |
991 | ret = -EIO; | |
992 | goto cancel; | |
993 | } | |
994 | ||
995 | return 0; | |
996 | ||
997 | cancel: | |
998 | if (cmd->flags & CMD_WANT_SKB) { | |
999 | /* | |
1000 | * Cancel the CMD_WANT_SKB flag for the cmd in the | |
1001 | * TX cmd queue. Otherwise in case the cmd comes | |
1002 | * in later, it will possibly set an invalid | |
1003 | * address (cmd->meta.source). | |
1004 | */ | |
8ad71bef | 1005 | trans_pcie->txq[trans->shrd->cmd_queue].meta[cmd_idx].flags &= |
253a634c EG |
1006 | ~CMD_WANT_SKB; |
1007 | } | |
9cac4943 | 1008 | |
253a634c | 1009 | if (cmd->reply_page) { |
6d8f6eeb | 1010 | iwl_free_pages(trans->shrd, cmd->reply_page); |
253a634c EG |
1011 | cmd->reply_page = 0; |
1012 | } | |
1013 | ||
1014 | return ret; | |
1015 | } | |
1016 | ||
6d8f6eeb | 1017 | int iwl_trans_pcie_send_cmd(struct iwl_trans *trans, struct iwl_host_cmd *cmd) |
253a634c EG |
1018 | { |
1019 | if (cmd->flags & CMD_ASYNC) | |
6d8f6eeb | 1020 | return iwl_send_cmd_async(trans, cmd); |
253a634c | 1021 | |
6d8f6eeb | 1022 | return iwl_send_cmd_sync(trans, cmd); |
253a634c EG |
1023 | } |
1024 | ||
a0eaad71 | 1025 | /* Frees buffers until index _not_ inclusive */ |
464021ff EG |
1026 | int iwl_tx_queue_reclaim(struct iwl_trans *trans, int txq_id, int index, |
1027 | struct sk_buff_head *skbs) | |
a0eaad71 | 1028 | { |
8ad71bef EG |
1029 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1030 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; | |
a0eaad71 | 1031 | struct iwl_queue *q = &txq->q; |
a0eaad71 | 1032 | int last_to_free; |
464021ff | 1033 | int freed = 0; |
a0eaad71 | 1034 | |
39644e9a EG |
1035 | /* This function is not meant to release cmd queue*/ |
1036 | if (WARN_ON(txq_id == trans->shrd->cmd_queue)) | |
1037 | return 0; | |
1038 | ||
015c15e1 JB |
1039 | lockdep_assert_held(&txq->lock); |
1040 | ||
a0eaad71 EG |
1041 | /*Since we free until index _not_ inclusive, the one before index is |
1042 | * the last we will free. This one must be used */ | |
1043 | last_to_free = iwl_queue_dec_wrap(index, q->n_bd); | |
1044 | ||
1045 | if ((index >= q->n_bd) || | |
1046 | (iwl_queue_used(q, last_to_free) == 0)) { | |
1047 | IWL_ERR(trans, "%s: Read index for DMA queue txq id (%d), " | |
1048 | "last_to_free %d is out of range [0-%d] %d %d.\n", | |
1049 | __func__, txq_id, last_to_free, q->n_bd, | |
1050 | q->write_ptr, q->read_ptr); | |
464021ff | 1051 | return 0; |
a0eaad71 EG |
1052 | } |
1053 | ||
a0eaad71 | 1054 | if (WARN_ON(!skb_queue_empty(skbs))) |
464021ff | 1055 | return 0; |
a0eaad71 EG |
1056 | |
1057 | for (; | |
1058 | q->read_ptr != index; | |
1059 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
1060 | ||
2c452297 | 1061 | if (WARN_ON_ONCE(txq->skbs[txq->q.read_ptr] == NULL)) |
a0eaad71 EG |
1062 | continue; |
1063 | ||
2c452297 | 1064 | __skb_queue_tail(skbs, txq->skbs[txq->q.read_ptr]); |
a0eaad71 | 1065 | |
2c452297 | 1066 | txq->skbs[txq->q.read_ptr] = NULL; |
a0eaad71 | 1067 | |
6d8f6eeb | 1068 | iwlagn_txq_inval_byte_cnt_tbl(trans, txq); |
a0eaad71 | 1069 | |
39644e9a | 1070 | iwlagn_txq_free_tfd(trans, txq, txq->q.read_ptr, DMA_TO_DEVICE); |
464021ff | 1071 | freed++; |
a0eaad71 | 1072 | } |
464021ff | 1073 | return freed; |
a0eaad71 | 1074 | } |