Commit | Line | Data |
---|---|---|
c85eb619 EG |
1 | /****************************************************************************** |
2 | * | |
3 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
4 | * redistributing this file, you may do so under either license. | |
5 | * | |
6 | * GPL LICENSE SUMMARY | |
7 | * | |
8 | * Copyright(c) 2007 - 2011 Intel Corporation. All rights reserved. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of version 2 of the GNU General Public License as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, but | |
15 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
17 | * General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, | |
22 | * USA | |
23 | * | |
24 | * The full GNU General Public License is included in this distribution | |
25 | * in the file called LICENSE.GPL. | |
26 | * | |
27 | * Contact Information: | |
28 | * Intel Linux Wireless <ilw@linux.intel.com> | |
29 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
30 | * | |
31 | * BSD LICENSE | |
32 | * | |
33 | * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved. | |
34 | * All rights reserved. | |
35 | * | |
36 | * Redistribution and use in source and binary forms, with or without | |
37 | * modification, are permitted provided that the following conditions | |
38 | * are met: | |
39 | * | |
40 | * * Redistributions of source code must retain the above copyright | |
41 | * notice, this list of conditions and the following disclaimer. | |
42 | * * Redistributions in binary form must reproduce the above copyright | |
43 | * notice, this list of conditions and the following disclaimer in | |
44 | * the documentation and/or other materials provided with the | |
45 | * distribution. | |
46 | * * Neither the name Intel Corporation nor the names of its | |
47 | * contributors may be used to endorse or promote products derived | |
48 | * from this software without specific prior written permission. | |
49 | * | |
50 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
51 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
52 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
53 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
54 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
55 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
56 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
57 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
58 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
59 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
60 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
61 | * | |
62 | *****************************************************************************/ | |
e6bb4c9c | 63 | #include <linux/interrupt.h> |
87e5666c | 64 | #include <linux/debugfs.h> |
6d8f6eeb EG |
65 | #include <linux/bitops.h> |
66 | #include <linux/gfp.h> | |
e6bb4c9c | 67 | |
a0f6b0a2 | 68 | #include "iwl-dev.h" |
c85eb619 | 69 | #include "iwl-trans.h" |
02aca585 EG |
70 | #include "iwl-core.h" |
71 | #include "iwl-helpers.h" | |
ab697a9f | 72 | #include "iwl-trans-int-pcie.h" |
02aca585 EG |
73 | /*TODO remove uneeded includes when the transport layer tx_free will be here */ |
74 | #include "iwl-agn.h" | |
48f20d35 | 75 | #include "iwl-shared.h" |
c85eb619 | 76 | |
5a878bf6 | 77 | static int iwl_trans_rx_alloc(struct iwl_trans *trans) |
c85eb619 | 78 | { |
5a878bf6 EG |
79 | struct iwl_trans_pcie *trans_pcie = |
80 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
81 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
82 | struct device *dev = bus(trans)->dev; | |
c85eb619 | 83 | |
5a878bf6 | 84 | memset(&trans_pcie->rxq, 0, sizeof(trans_pcie->rxq)); |
c85eb619 EG |
85 | |
86 | spin_lock_init(&rxq->lock); | |
87 | INIT_LIST_HEAD(&rxq->rx_free); | |
88 | INIT_LIST_HEAD(&rxq->rx_used); | |
89 | ||
90 | if (WARN_ON(rxq->bd || rxq->rb_stts)) | |
91 | return -EINVAL; | |
92 | ||
93 | /* Allocate the circular buffer of Read Buffer Descriptors (RBDs) */ | |
a0f6b0a2 EG |
94 | rxq->bd = dma_alloc_coherent(dev, sizeof(__le32) * RX_QUEUE_SIZE, |
95 | &rxq->bd_dma, GFP_KERNEL); | |
c85eb619 EG |
96 | if (!rxq->bd) |
97 | goto err_bd; | |
a0f6b0a2 | 98 | memset(rxq->bd, 0, sizeof(__le32) * RX_QUEUE_SIZE); |
c85eb619 EG |
99 | |
100 | /*Allocate the driver's pointer to receive buffer status */ | |
101 | rxq->rb_stts = dma_alloc_coherent(dev, sizeof(*rxq->rb_stts), | |
102 | &rxq->rb_stts_dma, GFP_KERNEL); | |
103 | if (!rxq->rb_stts) | |
104 | goto err_rb_stts; | |
105 | memset(rxq->rb_stts, 0, sizeof(*rxq->rb_stts)); | |
106 | ||
107 | return 0; | |
108 | ||
109 | err_rb_stts: | |
a0f6b0a2 EG |
110 | dma_free_coherent(dev, sizeof(__le32) * RX_QUEUE_SIZE, |
111 | rxq->bd, rxq->bd_dma); | |
c85eb619 EG |
112 | memset(&rxq->bd_dma, 0, sizeof(rxq->bd_dma)); |
113 | rxq->bd = NULL; | |
114 | err_bd: | |
115 | return -ENOMEM; | |
116 | } | |
117 | ||
5a878bf6 | 118 | static void iwl_trans_rxq_free_rx_bufs(struct iwl_trans *trans) |
c85eb619 | 119 | { |
5a878bf6 EG |
120 | struct iwl_trans_pcie *trans_pcie = |
121 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
122 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
a0f6b0a2 | 123 | int i; |
c85eb619 EG |
124 | |
125 | /* Fill the rx_used queue with _all_ of the Rx buffers */ | |
126 | for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) { | |
127 | /* In the reset function, these buffers may have been allocated | |
128 | * to an SKB, so we need to unmap and free potential storage */ | |
129 | if (rxq->pool[i].page != NULL) { | |
5a878bf6 EG |
130 | dma_unmap_page(bus(trans)->dev, rxq->pool[i].page_dma, |
131 | PAGE_SIZE << hw_params(trans).rx_page_order, | |
c85eb619 | 132 | DMA_FROM_DEVICE); |
790428b6 EG |
133 | __free_pages(rxq->pool[i].page, |
134 | hw_params(trans).rx_page_order); | |
c85eb619 EG |
135 | rxq->pool[i].page = NULL; |
136 | } | |
137 | list_add_tail(&rxq->pool[i].list, &rxq->rx_used); | |
138 | } | |
a0f6b0a2 EG |
139 | } |
140 | ||
fd656935 | 141 | static void iwl_trans_rx_hw_init(struct iwl_trans *trans, |
ab697a9f EG |
142 | struct iwl_rx_queue *rxq) |
143 | { | |
144 | u32 rb_size; | |
145 | const u32 rfdnlog = RX_QUEUE_SIZE_LOG; /* 256 RBDs */ | |
146 | u32 rb_timeout = 0; /* FIXME: RX_RB_TIMEOUT for all devices? */ | |
147 | ||
148 | rb_timeout = RX_RB_TIMEOUT; | |
149 | ||
150 | if (iwlagn_mod_params.amsdu_size_8K) | |
151 | rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K; | |
152 | else | |
153 | rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K; | |
154 | ||
155 | /* Stop Rx DMA */ | |
83ed9015 | 156 | iwl_write_direct32(bus(trans), FH_MEM_RCSR_CHNL0_CONFIG_REG, 0); |
ab697a9f EG |
157 | |
158 | /* Reset driver's Rx queue write index */ | |
83ed9015 | 159 | iwl_write_direct32(bus(trans), FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0); |
ab697a9f EG |
160 | |
161 | /* Tell device where to find RBD circular buffer in DRAM */ | |
83ed9015 | 162 | iwl_write_direct32(bus(trans), FH_RSCSR_CHNL0_RBDCB_BASE_REG, |
ab697a9f EG |
163 | (u32)(rxq->bd_dma >> 8)); |
164 | ||
165 | /* Tell device where in DRAM to update its Rx status */ | |
83ed9015 | 166 | iwl_write_direct32(bus(trans), FH_RSCSR_CHNL0_STTS_WPTR_REG, |
ab697a9f EG |
167 | rxq->rb_stts_dma >> 4); |
168 | ||
169 | /* Enable Rx DMA | |
170 | * FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY is set because of HW bug in | |
171 | * the credit mechanism in 5000 HW RX FIFO | |
172 | * Direct rx interrupts to hosts | |
173 | * Rx buffer size 4 or 8k | |
174 | * RB timeout 0x10 | |
175 | * 256 RBDs | |
176 | */ | |
83ed9015 | 177 | iwl_write_direct32(bus(trans), FH_MEM_RCSR_CHNL0_CONFIG_REG, |
ab697a9f EG |
178 | FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL | |
179 | FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY | | |
180 | FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL | | |
181 | FH_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK | | |
182 | rb_size| | |
183 | (rb_timeout << FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS)| | |
184 | (rfdnlog << FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS)); | |
185 | ||
186 | /* Set interrupt coalescing timer to default (2048 usecs) */ | |
83ed9015 | 187 | iwl_write8(bus(trans), CSR_INT_COALESCING, IWL_HOST_INT_TIMEOUT_DEF); |
ab697a9f EG |
188 | } |
189 | ||
5a878bf6 | 190 | static int iwl_rx_init(struct iwl_trans *trans) |
a0f6b0a2 | 191 | { |
5a878bf6 EG |
192 | struct iwl_trans_pcie *trans_pcie = |
193 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
194 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
195 | ||
a0f6b0a2 EG |
196 | int i, err; |
197 | unsigned long flags; | |
198 | ||
199 | if (!rxq->bd) { | |
5a878bf6 | 200 | err = iwl_trans_rx_alloc(trans); |
a0f6b0a2 EG |
201 | if (err) |
202 | return err; | |
203 | } | |
204 | ||
205 | spin_lock_irqsave(&rxq->lock, flags); | |
206 | INIT_LIST_HEAD(&rxq->rx_free); | |
207 | INIT_LIST_HEAD(&rxq->rx_used); | |
208 | ||
5a878bf6 | 209 | iwl_trans_rxq_free_rx_bufs(trans); |
c85eb619 EG |
210 | |
211 | for (i = 0; i < RX_QUEUE_SIZE; i++) | |
212 | rxq->queue[i] = NULL; | |
213 | ||
214 | /* Set us so that we have processed and used all buffers, but have | |
215 | * not restocked the Rx queue with fresh buffers */ | |
216 | rxq->read = rxq->write = 0; | |
217 | rxq->write_actual = 0; | |
218 | rxq->free_count = 0; | |
219 | spin_unlock_irqrestore(&rxq->lock, flags); | |
220 | ||
5a878bf6 | 221 | iwlagn_rx_replenish(trans); |
ab697a9f | 222 | |
fd656935 | 223 | iwl_trans_rx_hw_init(trans, rxq); |
ab697a9f | 224 | |
5a878bf6 | 225 | spin_lock_irqsave(&trans->shrd->lock, flags); |
ab697a9f | 226 | rxq->need_update = 1; |
5a878bf6 EG |
227 | iwl_rx_queue_update_write_ptr(trans, rxq); |
228 | spin_unlock_irqrestore(&trans->shrd->lock, flags); | |
ab697a9f | 229 | |
c85eb619 EG |
230 | return 0; |
231 | } | |
232 | ||
5a878bf6 | 233 | static void iwl_trans_pcie_rx_free(struct iwl_trans *trans) |
a0f6b0a2 | 234 | { |
5a878bf6 EG |
235 | struct iwl_trans_pcie *trans_pcie = |
236 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
237 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
238 | ||
a0f6b0a2 EG |
239 | unsigned long flags; |
240 | ||
241 | /*if rxq->bd is NULL, it means that nothing has been allocated, | |
242 | * exit now */ | |
243 | if (!rxq->bd) { | |
5a878bf6 | 244 | IWL_DEBUG_INFO(trans, "Free NULL rx context\n"); |
a0f6b0a2 EG |
245 | return; |
246 | } | |
247 | ||
248 | spin_lock_irqsave(&rxq->lock, flags); | |
5a878bf6 | 249 | iwl_trans_rxq_free_rx_bufs(trans); |
a0f6b0a2 EG |
250 | spin_unlock_irqrestore(&rxq->lock, flags); |
251 | ||
5a878bf6 | 252 | dma_free_coherent(bus(trans)->dev, sizeof(__le32) * RX_QUEUE_SIZE, |
a0f6b0a2 EG |
253 | rxq->bd, rxq->bd_dma); |
254 | memset(&rxq->bd_dma, 0, sizeof(rxq->bd_dma)); | |
255 | rxq->bd = NULL; | |
256 | ||
257 | if (rxq->rb_stts) | |
5a878bf6 | 258 | dma_free_coherent(bus(trans)->dev, |
a0f6b0a2 EG |
259 | sizeof(struct iwl_rb_status), |
260 | rxq->rb_stts, rxq->rb_stts_dma); | |
261 | else | |
5a878bf6 | 262 | IWL_DEBUG_INFO(trans, "Free rxq->rb_stts which is NULL\n"); |
a0f6b0a2 EG |
263 | memset(&rxq->rb_stts_dma, 0, sizeof(rxq->rb_stts_dma)); |
264 | rxq->rb_stts = NULL; | |
265 | } | |
266 | ||
6d8f6eeb | 267 | static int iwl_trans_rx_stop(struct iwl_trans *trans) |
c2c52e8b EG |
268 | { |
269 | ||
270 | /* stop Rx DMA */ | |
83ed9015 EG |
271 | iwl_write_direct32(bus(trans), FH_MEM_RCSR_CHNL0_CONFIG_REG, 0); |
272 | return iwl_poll_direct_bit(bus(trans), FH_MEM_RSSR_RX_STATUS_REG, | |
c2c52e8b EG |
273 | FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000); |
274 | } | |
275 | ||
6d8f6eeb | 276 | static inline int iwlagn_alloc_dma_ptr(struct iwl_trans *trans, |
02aca585 EG |
277 | struct iwl_dma_ptr *ptr, size_t size) |
278 | { | |
279 | if (WARN_ON(ptr->addr)) | |
280 | return -EINVAL; | |
281 | ||
6d8f6eeb | 282 | ptr->addr = dma_alloc_coherent(bus(trans)->dev, size, |
02aca585 EG |
283 | &ptr->dma, GFP_KERNEL); |
284 | if (!ptr->addr) | |
285 | return -ENOMEM; | |
286 | ptr->size = size; | |
287 | return 0; | |
288 | } | |
289 | ||
6d8f6eeb | 290 | static inline void iwlagn_free_dma_ptr(struct iwl_trans *trans, |
1359ca4f EG |
291 | struct iwl_dma_ptr *ptr) |
292 | { | |
293 | if (unlikely(!ptr->addr)) | |
294 | return; | |
295 | ||
6d8f6eeb | 296 | dma_free_coherent(bus(trans)->dev, ptr->size, ptr->addr, ptr->dma); |
1359ca4f EG |
297 | memset(ptr, 0, sizeof(*ptr)); |
298 | } | |
299 | ||
6d8f6eeb EG |
300 | static int iwl_trans_txq_alloc(struct iwl_trans *trans, |
301 | struct iwl_tx_queue *txq, int slots_num, | |
302 | u32 txq_id) | |
02aca585 | 303 | { |
ab9e212e | 304 | size_t tfd_sz = sizeof(struct iwl_tfd) * TFD_QUEUE_SIZE_MAX; |
02aca585 EG |
305 | int i; |
306 | ||
2c452297 | 307 | if (WARN_ON(txq->meta || txq->cmd || txq->skbs || txq->tfds)) |
02aca585 EG |
308 | return -EINVAL; |
309 | ||
1359ca4f EG |
310 | txq->q.n_window = slots_num; |
311 | ||
02aca585 EG |
312 | txq->meta = kzalloc(sizeof(txq->meta[0]) * slots_num, |
313 | GFP_KERNEL); | |
314 | txq->cmd = kzalloc(sizeof(txq->cmd[0]) * slots_num, | |
315 | GFP_KERNEL); | |
316 | ||
317 | if (!txq->meta || !txq->cmd) | |
318 | goto error; | |
319 | ||
dfa2bdba EG |
320 | if (txq_id == trans->shrd->cmd_queue) |
321 | for (i = 0; i < slots_num; i++) { | |
322 | txq->cmd[i] = kmalloc(sizeof(struct iwl_device_cmd), | |
323 | GFP_KERNEL); | |
324 | if (!txq->cmd[i]) | |
325 | goto error; | |
326 | } | |
02aca585 EG |
327 | |
328 | /* Alloc driver data array and TFD circular buffer */ | |
329 | /* Driver private data, only for Tx (not command) queues, | |
330 | * not shared with device. */ | |
6d8f6eeb | 331 | if (txq_id != trans->shrd->cmd_queue) { |
2c452297 | 332 | txq->skbs = kzalloc(sizeof(txq->skbs[0]) * |
02aca585 | 333 | TFD_QUEUE_SIZE_MAX, GFP_KERNEL); |
2c452297 | 334 | if (!txq->skbs) { |
6d8f6eeb | 335 | IWL_ERR(trans, "kmalloc for auxiliary BD " |
02aca585 EG |
336 | "structures failed\n"); |
337 | goto error; | |
338 | } | |
339 | } else { | |
2c452297 | 340 | txq->skbs = NULL; |
02aca585 EG |
341 | } |
342 | ||
343 | /* Circular buffer of transmit frame descriptors (TFDs), | |
344 | * shared with device */ | |
6d8f6eeb EG |
345 | txq->tfds = dma_alloc_coherent(bus(trans)->dev, tfd_sz, |
346 | &txq->q.dma_addr, GFP_KERNEL); | |
02aca585 | 347 | if (!txq->tfds) { |
6d8f6eeb | 348 | IWL_ERR(trans, "dma_alloc_coherent(%zd) failed\n", tfd_sz); |
02aca585 EG |
349 | goto error; |
350 | } | |
351 | txq->q.id = txq_id; | |
352 | ||
353 | return 0; | |
354 | error: | |
2c452297 EG |
355 | kfree(txq->skbs); |
356 | txq->skbs = NULL; | |
02aca585 EG |
357 | /* since txq->cmd has been zeroed, |
358 | * all non allocated cmd[i] will be NULL */ | |
dfa2bdba | 359 | if (txq->cmd && txq_id == trans->shrd->cmd_queue) |
02aca585 EG |
360 | for (i = 0; i < slots_num; i++) |
361 | kfree(txq->cmd[i]); | |
362 | kfree(txq->meta); | |
363 | kfree(txq->cmd); | |
364 | txq->meta = NULL; | |
365 | txq->cmd = NULL; | |
366 | ||
367 | return -ENOMEM; | |
368 | ||
369 | } | |
370 | ||
6d8f6eeb | 371 | static int iwl_trans_txq_init(struct iwl_trans *trans, struct iwl_tx_queue *txq, |
02aca585 EG |
372 | int slots_num, u32 txq_id) |
373 | { | |
374 | int ret; | |
375 | ||
376 | txq->need_update = 0; | |
377 | memset(txq->meta, 0, sizeof(txq->meta[0]) * slots_num); | |
378 | ||
379 | /* | |
380 | * For the default queues 0-3, set up the swq_id | |
381 | * already -- all others need to get one later | |
382 | * (if they need one at all). | |
383 | */ | |
384 | if (txq_id < 4) | |
385 | iwl_set_swq_id(txq, txq_id, txq_id); | |
386 | ||
387 | /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise | |
388 | * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */ | |
389 | BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1)); | |
390 | ||
391 | /* Initialize queue's high/low-water marks, and head/tail indexes */ | |
6d8f6eeb | 392 | ret = iwl_queue_init(&txq->q, TFD_QUEUE_SIZE_MAX, slots_num, |
02aca585 EG |
393 | txq_id); |
394 | if (ret) | |
395 | return ret; | |
396 | ||
397 | /* | |
398 | * Tell nic where to find circular buffer of Tx Frame Descriptors for | |
399 | * given Tx queue, and enable the DMA channel used for that queue. | |
400 | * Circular buffer (TFD queue in DRAM) physical base address */ | |
83ed9015 | 401 | iwl_write_direct32(bus(trans), FH_MEM_CBBC_QUEUE(txq_id), |
02aca585 EG |
402 | txq->q.dma_addr >> 8); |
403 | ||
404 | return 0; | |
405 | } | |
406 | ||
c170b867 EG |
407 | /** |
408 | * iwl_tx_queue_unmap - Unmap any remaining DMA mappings and free skb's | |
409 | */ | |
6d8f6eeb | 410 | static void iwl_tx_queue_unmap(struct iwl_trans *trans, int txq_id) |
c170b867 | 411 | { |
8ad71bef EG |
412 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
413 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; | |
c170b867 EG |
414 | struct iwl_queue *q = &txq->q; |
415 | ||
416 | if (!q->n_bd) | |
417 | return; | |
418 | ||
419 | while (q->write_ptr != q->read_ptr) { | |
420 | /* The read_ptr needs to bound by q->n_window */ | |
6d8f6eeb | 421 | iwlagn_txq_free_tfd(trans, txq, get_cmd_index(q, q->read_ptr)); |
c170b867 EG |
422 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd); |
423 | } | |
424 | } | |
425 | ||
1359ca4f EG |
426 | /** |
427 | * iwl_tx_queue_free - Deallocate DMA queue. | |
428 | * @txq: Transmit queue to deallocate. | |
429 | * | |
430 | * Empty queue by removing and destroying all BD's. | |
431 | * Free all buffers. | |
432 | * 0-fill, but do not free "txq" descriptor structure. | |
433 | */ | |
6d8f6eeb | 434 | static void iwl_tx_queue_free(struct iwl_trans *trans, int txq_id) |
1359ca4f | 435 | { |
8ad71bef EG |
436 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
437 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; | |
6d8f6eeb | 438 | struct device *dev = bus(trans)->dev; |
1359ca4f EG |
439 | int i; |
440 | if (WARN_ON(!txq)) | |
441 | return; | |
442 | ||
6d8f6eeb | 443 | iwl_tx_queue_unmap(trans, txq_id); |
1359ca4f EG |
444 | |
445 | /* De-alloc array of command/tx buffers */ | |
dfa2bdba EG |
446 | |
447 | if (txq_id == trans->shrd->cmd_queue) | |
448 | for (i = 0; i < txq->q.n_window; i++) | |
449 | kfree(txq->cmd[i]); | |
1359ca4f EG |
450 | |
451 | /* De-alloc circular buffer of TFDs */ | |
452 | if (txq->q.n_bd) { | |
ab9e212e | 453 | dma_free_coherent(dev, sizeof(struct iwl_tfd) * |
1359ca4f EG |
454 | txq->q.n_bd, txq->tfds, txq->q.dma_addr); |
455 | memset(&txq->q.dma_addr, 0, sizeof(txq->q.dma_addr)); | |
456 | } | |
457 | ||
458 | /* De-alloc array of per-TFD driver data */ | |
2c452297 EG |
459 | kfree(txq->skbs); |
460 | txq->skbs = NULL; | |
1359ca4f EG |
461 | |
462 | /* deallocate arrays */ | |
463 | kfree(txq->cmd); | |
464 | kfree(txq->meta); | |
465 | txq->cmd = NULL; | |
466 | txq->meta = NULL; | |
467 | ||
468 | /* 0-fill queue descriptor structure */ | |
469 | memset(txq, 0, sizeof(*txq)); | |
470 | } | |
471 | ||
472 | /** | |
473 | * iwl_trans_tx_free - Free TXQ Context | |
474 | * | |
475 | * Destroy all TX DMA queues and structures | |
476 | */ | |
6d8f6eeb | 477 | static void iwl_trans_pcie_tx_free(struct iwl_trans *trans) |
1359ca4f EG |
478 | { |
479 | int txq_id; | |
8ad71bef | 480 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1359ca4f EG |
481 | |
482 | /* Tx queues */ | |
8ad71bef | 483 | if (trans_pcie->txq) { |
d6189124 | 484 | for (txq_id = 0; |
6d8f6eeb EG |
485 | txq_id < hw_params(trans).max_txq_num; txq_id++) |
486 | iwl_tx_queue_free(trans, txq_id); | |
1359ca4f EG |
487 | } |
488 | ||
8ad71bef EG |
489 | kfree(trans_pcie->txq); |
490 | trans_pcie->txq = NULL; | |
1359ca4f | 491 | |
9d6b2cb1 | 492 | iwlagn_free_dma_ptr(trans, &trans_pcie->kw); |
1359ca4f | 493 | |
6d8f6eeb | 494 | iwlagn_free_dma_ptr(trans, &trans_pcie->scd_bc_tbls); |
1359ca4f EG |
495 | } |
496 | ||
02aca585 EG |
497 | /** |
498 | * iwl_trans_tx_alloc - allocate TX context | |
499 | * Allocate all Tx DMA structures and initialize them | |
500 | * | |
501 | * @param priv | |
502 | * @return error code | |
503 | */ | |
6d8f6eeb | 504 | static int iwl_trans_tx_alloc(struct iwl_trans *trans) |
02aca585 EG |
505 | { |
506 | int ret; | |
507 | int txq_id, slots_num; | |
8ad71bef | 508 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
02aca585 | 509 | |
fd656935 | 510 | u16 scd_bc_tbls_size = hw_params(trans).max_txq_num * |
ab9e212e EG |
511 | sizeof(struct iwlagn_scd_bc_tbl); |
512 | ||
02aca585 EG |
513 | /*It is not allowed to alloc twice, so warn when this happens. |
514 | * We cannot rely on the previous allocation, so free and fail */ | |
8ad71bef | 515 | if (WARN_ON(trans_pcie->txq)) { |
02aca585 EG |
516 | ret = -EINVAL; |
517 | goto error; | |
518 | } | |
519 | ||
6d8f6eeb | 520 | ret = iwlagn_alloc_dma_ptr(trans, &trans_pcie->scd_bc_tbls, |
ab9e212e | 521 | scd_bc_tbls_size); |
02aca585 | 522 | if (ret) { |
6d8f6eeb | 523 | IWL_ERR(trans, "Scheduler BC Table allocation failed\n"); |
02aca585 EG |
524 | goto error; |
525 | } | |
526 | ||
527 | /* Alloc keep-warm buffer */ | |
9d6b2cb1 | 528 | ret = iwlagn_alloc_dma_ptr(trans, &trans_pcie->kw, IWL_KW_SIZE); |
02aca585 | 529 | if (ret) { |
6d8f6eeb | 530 | IWL_ERR(trans, "Keep Warm allocation failed\n"); |
02aca585 EG |
531 | goto error; |
532 | } | |
533 | ||
8ad71bef | 534 | trans_pcie->txq = kzalloc(sizeof(struct iwl_tx_queue) * |
fd656935 | 535 | hw_params(trans).max_txq_num, GFP_KERNEL); |
8ad71bef | 536 | if (!trans_pcie->txq) { |
6d8f6eeb | 537 | IWL_ERR(trans, "Not enough memory for txq\n"); |
02aca585 EG |
538 | ret = ENOMEM; |
539 | goto error; | |
540 | } | |
541 | ||
542 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
6d8f6eeb EG |
543 | for (txq_id = 0; txq_id < hw_params(trans).max_txq_num; txq_id++) { |
544 | slots_num = (txq_id == trans->shrd->cmd_queue) ? | |
02aca585 | 545 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; |
8ad71bef EG |
546 | ret = iwl_trans_txq_alloc(trans, &trans_pcie->txq[txq_id], |
547 | slots_num, txq_id); | |
02aca585 | 548 | if (ret) { |
6d8f6eeb | 549 | IWL_ERR(trans, "Tx %d queue alloc failed\n", txq_id); |
02aca585 EG |
550 | goto error; |
551 | } | |
552 | } | |
553 | ||
554 | return 0; | |
555 | ||
556 | error: | |
ae2c30bf | 557 | iwl_trans_pcie_tx_free(trans); |
02aca585 EG |
558 | |
559 | return ret; | |
560 | } | |
6d8f6eeb | 561 | static int iwl_tx_init(struct iwl_trans *trans) |
02aca585 EG |
562 | { |
563 | int ret; | |
564 | int txq_id, slots_num; | |
565 | unsigned long flags; | |
566 | bool alloc = false; | |
8ad71bef | 567 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
02aca585 | 568 | |
8ad71bef | 569 | if (!trans_pcie->txq) { |
6d8f6eeb | 570 | ret = iwl_trans_tx_alloc(trans); |
02aca585 EG |
571 | if (ret) |
572 | goto error; | |
573 | alloc = true; | |
574 | } | |
575 | ||
6d8f6eeb | 576 | spin_lock_irqsave(&trans->shrd->lock, flags); |
02aca585 EG |
577 | |
578 | /* Turn off all Tx DMA fifos */ | |
83ed9015 | 579 | iwl_write_prph(bus(trans), SCD_TXFACT, 0); |
02aca585 EG |
580 | |
581 | /* Tell NIC where to find the "keep warm" buffer */ | |
83ed9015 EG |
582 | iwl_write_direct32(bus(trans), FH_KW_MEM_ADDR_REG, |
583 | trans_pcie->kw.dma >> 4); | |
02aca585 | 584 | |
6d8f6eeb | 585 | spin_unlock_irqrestore(&trans->shrd->lock, flags); |
02aca585 EG |
586 | |
587 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
6d8f6eeb EG |
588 | for (txq_id = 0; txq_id < hw_params(trans).max_txq_num; txq_id++) { |
589 | slots_num = (txq_id == trans->shrd->cmd_queue) ? | |
02aca585 | 590 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; |
8ad71bef EG |
591 | ret = iwl_trans_txq_init(trans, &trans_pcie->txq[txq_id], |
592 | slots_num, txq_id); | |
02aca585 | 593 | if (ret) { |
6d8f6eeb | 594 | IWL_ERR(trans, "Tx %d queue init failed\n", txq_id); |
02aca585 EG |
595 | goto error; |
596 | } | |
597 | } | |
598 | ||
599 | return 0; | |
600 | error: | |
601 | /*Upon error, free only if we allocated something */ | |
602 | if (alloc) | |
ae2c30bf | 603 | iwl_trans_pcie_tx_free(trans); |
02aca585 EG |
604 | return ret; |
605 | } | |
606 | ||
392f8b78 EG |
607 | static void iwl_set_pwr_vmain(struct iwl_priv *priv) |
608 | { | |
83ed9015 | 609 | struct iwl_trans *trans = trans(priv); |
392f8b78 EG |
610 | /* |
611 | * (for documentation purposes) | |
612 | * to set power to V_AUX, do: | |
613 | ||
614 | if (pci_pme_capable(priv->pci_dev, PCI_D3cold)) | |
83ed9015 | 615 | iwl_set_bits_mask_prph(bus(trans), APMG_PS_CTRL_REG, |
392f8b78 EG |
616 | APMG_PS_CTRL_VAL_PWR_SRC_VAUX, |
617 | ~APMG_PS_CTRL_MSK_PWR_SRC); | |
618 | */ | |
619 | ||
83ed9015 | 620 | iwl_set_bits_mask_prph(bus(trans), APMG_PS_CTRL_REG, |
392f8b78 EG |
621 | APMG_PS_CTRL_VAL_PWR_SRC_VMAIN, |
622 | ~APMG_PS_CTRL_MSK_PWR_SRC); | |
623 | } | |
624 | ||
6d8f6eeb | 625 | static int iwl_nic_init(struct iwl_trans *trans) |
392f8b78 EG |
626 | { |
627 | unsigned long flags; | |
6d8f6eeb | 628 | struct iwl_priv *priv = priv(trans); |
392f8b78 EG |
629 | |
630 | /* nic_init */ | |
6d8f6eeb | 631 | spin_lock_irqsave(&trans->shrd->lock, flags); |
392f8b78 EG |
632 | iwl_apm_init(priv); |
633 | ||
634 | /* Set interrupt coalescing calibration timer to default (512 usecs) */ | |
83ed9015 EG |
635 | iwl_write8(bus(trans), CSR_INT_COALESCING, |
636 | IWL_HOST_INT_CALIB_TIMEOUT_DEF); | |
392f8b78 | 637 | |
6d8f6eeb | 638 | spin_unlock_irqrestore(&trans->shrd->lock, flags); |
392f8b78 EG |
639 | |
640 | iwl_set_pwr_vmain(priv); | |
641 | ||
642 | priv->cfg->lib->nic_config(priv); | |
643 | ||
644 | /* Allocate the RX queue, or reset if it is already allocated */ | |
6d8f6eeb | 645 | iwl_rx_init(trans); |
392f8b78 EG |
646 | |
647 | /* Allocate or reset and init all Tx and Command queues */ | |
6d8f6eeb | 648 | if (iwl_tx_init(trans)) |
392f8b78 EG |
649 | return -ENOMEM; |
650 | ||
fd656935 | 651 | if (hw_params(trans).shadow_reg_enable) { |
392f8b78 | 652 | /* enable shadow regs in HW */ |
83ed9015 | 653 | iwl_set_bit(bus(trans), CSR_MAC_SHADOW_REG_CTRL, |
392f8b78 EG |
654 | 0x800FFFFF); |
655 | } | |
656 | ||
6d8f6eeb | 657 | set_bit(STATUS_INIT, &trans->shrd->status); |
392f8b78 EG |
658 | |
659 | return 0; | |
660 | } | |
661 | ||
662 | #define HW_READY_TIMEOUT (50) | |
663 | ||
664 | /* Note: returns poll_bit return value, which is >= 0 if success */ | |
6d8f6eeb | 665 | static int iwl_set_hw_ready(struct iwl_trans *trans) |
392f8b78 EG |
666 | { |
667 | int ret; | |
668 | ||
83ed9015 | 669 | iwl_set_bit(bus(trans), CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
670 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY); |
671 | ||
672 | /* See if we got it */ | |
83ed9015 | 673 | ret = iwl_poll_bit(bus(trans), CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
674 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY, |
675 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY, | |
676 | HW_READY_TIMEOUT); | |
677 | ||
6d8f6eeb | 678 | IWL_DEBUG_INFO(trans, "hardware%s ready\n", ret < 0 ? " not" : ""); |
392f8b78 EG |
679 | return ret; |
680 | } | |
681 | ||
682 | /* Note: returns standard 0/-ERROR code */ | |
6d8f6eeb | 683 | static int iwl_trans_pcie_prepare_card_hw(struct iwl_trans *trans) |
392f8b78 EG |
684 | { |
685 | int ret; | |
686 | ||
6d8f6eeb | 687 | IWL_DEBUG_INFO(trans, "iwl_trans_prepare_card_hw enter\n"); |
392f8b78 | 688 | |
6d8f6eeb | 689 | ret = iwl_set_hw_ready(trans); |
392f8b78 EG |
690 | if (ret >= 0) |
691 | return 0; | |
692 | ||
693 | /* If HW is not ready, prepare the conditions to check again */ | |
83ed9015 | 694 | iwl_set_bit(bus(trans), CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
695 | CSR_HW_IF_CONFIG_REG_PREPARE); |
696 | ||
83ed9015 | 697 | ret = iwl_poll_bit(bus(trans), CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
698 | ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, |
699 | CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000); | |
700 | ||
701 | if (ret < 0) | |
702 | return ret; | |
703 | ||
704 | /* HW should be ready by now, check again. */ | |
6d8f6eeb | 705 | ret = iwl_set_hw_ready(trans); |
392f8b78 EG |
706 | if (ret >= 0) |
707 | return 0; | |
708 | return ret; | |
709 | } | |
710 | ||
e13c0c59 EG |
711 | #define IWL_AC_UNSET -1 |
712 | ||
713 | struct queue_to_fifo_ac { | |
714 | s8 fifo, ac; | |
715 | }; | |
716 | ||
717 | static const struct queue_to_fifo_ac iwlagn_default_queue_to_tx_fifo[] = { | |
718 | { IWL_TX_FIFO_VO, IEEE80211_AC_VO, }, | |
719 | { IWL_TX_FIFO_VI, IEEE80211_AC_VI, }, | |
720 | { IWL_TX_FIFO_BE, IEEE80211_AC_BE, }, | |
721 | { IWL_TX_FIFO_BK, IEEE80211_AC_BK, }, | |
722 | { IWLAGN_CMD_FIFO_NUM, IWL_AC_UNSET, }, | |
723 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
724 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
725 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
726 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
727 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
728 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
729 | }; | |
730 | ||
731 | static const struct queue_to_fifo_ac iwlagn_ipan_queue_to_tx_fifo[] = { | |
732 | { IWL_TX_FIFO_VO, IEEE80211_AC_VO, }, | |
733 | { IWL_TX_FIFO_VI, IEEE80211_AC_VI, }, | |
734 | { IWL_TX_FIFO_BE, IEEE80211_AC_BE, }, | |
735 | { IWL_TX_FIFO_BK, IEEE80211_AC_BK, }, | |
736 | { IWL_TX_FIFO_BK_IPAN, IEEE80211_AC_BK, }, | |
737 | { IWL_TX_FIFO_BE_IPAN, IEEE80211_AC_BE, }, | |
738 | { IWL_TX_FIFO_VI_IPAN, IEEE80211_AC_VI, }, | |
739 | { IWL_TX_FIFO_VO_IPAN, IEEE80211_AC_VO, }, | |
740 | { IWL_TX_FIFO_BE_IPAN, 2, }, | |
741 | { IWLAGN_CMD_FIFO_NUM, IWL_AC_UNSET, }, | |
742 | { IWL_TX_FIFO_AUX, IWL_AC_UNSET, }, | |
743 | }; | |
744 | ||
745 | static const u8 iwlagn_bss_ac_to_fifo[] = { | |
746 | IWL_TX_FIFO_VO, | |
747 | IWL_TX_FIFO_VI, | |
748 | IWL_TX_FIFO_BE, | |
749 | IWL_TX_FIFO_BK, | |
750 | }; | |
751 | static const u8 iwlagn_bss_ac_to_queue[] = { | |
752 | 0, 1, 2, 3, | |
753 | }; | |
754 | static const u8 iwlagn_pan_ac_to_fifo[] = { | |
755 | IWL_TX_FIFO_VO_IPAN, | |
756 | IWL_TX_FIFO_VI_IPAN, | |
757 | IWL_TX_FIFO_BE_IPAN, | |
758 | IWL_TX_FIFO_BK_IPAN, | |
759 | }; | |
760 | static const u8 iwlagn_pan_ac_to_queue[] = { | |
761 | 7, 6, 5, 4, | |
762 | }; | |
763 | ||
6d8f6eeb | 764 | static int iwl_trans_pcie_start_device(struct iwl_trans *trans) |
392f8b78 EG |
765 | { |
766 | int ret; | |
6d8f6eeb | 767 | struct iwl_priv *priv = priv(trans); |
e13c0c59 EG |
768 | struct iwl_trans_pcie *trans_pcie = |
769 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
392f8b78 | 770 | |
c91bd124 | 771 | trans->shrd->ucode_owner = IWL_OWNERSHIP_DRIVER; |
e13c0c59 EG |
772 | trans_pcie->ac_to_queue[IWL_RXON_CTX_BSS] = iwlagn_bss_ac_to_queue; |
773 | trans_pcie->ac_to_queue[IWL_RXON_CTX_PAN] = iwlagn_pan_ac_to_queue; | |
774 | ||
775 | trans_pcie->ac_to_fifo[IWL_RXON_CTX_BSS] = iwlagn_bss_ac_to_fifo; | |
776 | trans_pcie->ac_to_fifo[IWL_RXON_CTX_PAN] = iwlagn_pan_ac_to_fifo; | |
777 | ||
778 | trans_pcie->mcast_queue[IWL_RXON_CTX_BSS] = 0; | |
779 | trans_pcie->mcast_queue[IWL_RXON_CTX_PAN] = IWL_IPAN_MCAST_QUEUE; | |
392f8b78 | 780 | |
c91bd124 | 781 | if ((hw_params(trans).sku & EEPROM_SKU_CAP_AMT_ENABLE) && |
6d8f6eeb EG |
782 | iwl_trans_pcie_prepare_card_hw(trans)) { |
783 | IWL_WARN(trans, "Exit HW not ready\n"); | |
392f8b78 EG |
784 | return -EIO; |
785 | } | |
786 | ||
787 | /* If platform's RF_KILL switch is NOT set to KILL */ | |
83ed9015 | 788 | if (iwl_read32(bus(trans), CSR_GP_CNTRL) & |
392f8b78 | 789 | CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW) |
6d8f6eeb | 790 | clear_bit(STATUS_RF_KILL_HW, &trans->shrd->status); |
392f8b78 | 791 | else |
6d8f6eeb | 792 | set_bit(STATUS_RF_KILL_HW, &trans->shrd->status); |
392f8b78 | 793 | |
6d8f6eeb | 794 | if (iwl_is_rfkill(trans->shrd)) { |
392f8b78 | 795 | wiphy_rfkill_set_hw_state(priv->hw->wiphy, true); |
6d8f6eeb | 796 | iwl_enable_interrupts(trans); |
392f8b78 EG |
797 | return -ERFKILL; |
798 | } | |
799 | ||
83ed9015 | 800 | iwl_write32(bus(trans), CSR_INT, 0xFFFFFFFF); |
392f8b78 | 801 | |
6d8f6eeb | 802 | ret = iwl_nic_init(trans); |
392f8b78 | 803 | if (ret) { |
6d8f6eeb | 804 | IWL_ERR(trans, "Unable to init nic\n"); |
392f8b78 EG |
805 | return ret; |
806 | } | |
807 | ||
808 | /* make sure rfkill handshake bits are cleared */ | |
83ed9015 EG |
809 | iwl_write32(bus(trans), CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
810 | iwl_write32(bus(trans), CSR_UCODE_DRV_GP1_CLR, | |
392f8b78 EG |
811 | CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED); |
812 | ||
813 | /* clear (again), then enable host interrupts */ | |
83ed9015 | 814 | iwl_write32(bus(trans), CSR_INT, 0xFFFFFFFF); |
6d8f6eeb | 815 | iwl_enable_interrupts(trans); |
392f8b78 EG |
816 | |
817 | /* really make sure rfkill handshake bits are cleared */ | |
83ed9015 EG |
818 | iwl_write32(bus(trans), CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
819 | iwl_write32(bus(trans), CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); | |
392f8b78 EG |
820 | |
821 | return 0; | |
822 | } | |
823 | ||
b3c2ce13 EG |
824 | /* |
825 | * Activate/Deactivate Tx DMA/FIFO channels according tx fifos mask | |
10b15e6f | 826 | * must be called under priv->shrd->lock and mac access |
b3c2ce13 | 827 | */ |
6d8f6eeb | 828 | static void iwl_trans_txq_set_sched(struct iwl_trans *trans, u32 mask) |
b3c2ce13 | 829 | { |
83ed9015 | 830 | iwl_write_prph(bus(trans), SCD_TXFACT, mask); |
b3c2ce13 EG |
831 | } |
832 | ||
6d8f6eeb | 833 | static void iwl_trans_pcie_tx_start(struct iwl_trans *trans) |
b3c2ce13 EG |
834 | { |
835 | const struct queue_to_fifo_ac *queue_to_fifo; | |
836 | struct iwl_rxon_context *ctx; | |
6d8f6eeb | 837 | struct iwl_priv *priv = priv(trans); |
105183b1 EG |
838 | struct iwl_trans_pcie *trans_pcie = |
839 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
b3c2ce13 EG |
840 | u32 a; |
841 | unsigned long flags; | |
842 | int i, chan; | |
843 | u32 reg_val; | |
844 | ||
105183b1 | 845 | spin_lock_irqsave(&trans->shrd->lock, flags); |
b3c2ce13 | 846 | |
83ed9015 EG |
847 | trans_pcie->scd_base_addr = |
848 | iwl_read_prph(bus(trans), SCD_SRAM_BASE_ADDR); | |
105183b1 | 849 | a = trans_pcie->scd_base_addr + SCD_CONTEXT_MEM_LOWER_BOUND; |
b3c2ce13 | 850 | /* reset conext data memory */ |
105183b1 | 851 | for (; a < trans_pcie->scd_base_addr + SCD_CONTEXT_MEM_UPPER_BOUND; |
b3c2ce13 | 852 | a += 4) |
83ed9015 | 853 | iwl_write_targ_mem(bus(trans), a, 0); |
b3c2ce13 | 854 | /* reset tx status memory */ |
105183b1 | 855 | for (; a < trans_pcie->scd_base_addr + SCD_TX_STTS_MEM_UPPER_BOUND; |
b3c2ce13 | 856 | a += 4) |
83ed9015 | 857 | iwl_write_targ_mem(bus(trans), a, 0); |
105183b1 | 858 | for (; a < trans_pcie->scd_base_addr + |
c91bd124 | 859 | SCD_TRANS_TBL_OFFSET_QUEUE(hw_params(trans).max_txq_num); |
d6189124 | 860 | a += 4) |
83ed9015 | 861 | iwl_write_targ_mem(bus(trans), a, 0); |
b3c2ce13 | 862 | |
83ed9015 | 863 | iwl_write_prph(bus(trans), SCD_DRAM_BASE_ADDR, |
105183b1 | 864 | trans_pcie->scd_bc_tbls.dma >> 10); |
b3c2ce13 EG |
865 | |
866 | /* Enable DMA channel */ | |
867 | for (chan = 0; chan < FH_TCSR_CHNL_NUM ; chan++) | |
83ed9015 | 868 | iwl_write_direct32(bus(trans), FH_TCSR_CHNL_TX_CONFIG_REG(chan), |
b3c2ce13 EG |
869 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE | |
870 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE); | |
871 | ||
872 | /* Update FH chicken bits */ | |
83ed9015 EG |
873 | reg_val = iwl_read_direct32(bus(trans), FH_TX_CHICKEN_BITS_REG); |
874 | iwl_write_direct32(bus(trans), FH_TX_CHICKEN_BITS_REG, | |
b3c2ce13 EG |
875 | reg_val | FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN); |
876 | ||
83ed9015 | 877 | iwl_write_prph(bus(trans), SCD_QUEUECHAIN_SEL, |
c91bd124 | 878 | SCD_QUEUECHAIN_SEL_ALL(trans)); |
83ed9015 | 879 | iwl_write_prph(bus(trans), SCD_AGGR_SEL, 0); |
b3c2ce13 EG |
880 | |
881 | /* initiate the queues */ | |
c91bd124 | 882 | for (i = 0; i < hw_params(trans).max_txq_num; i++) { |
83ed9015 EG |
883 | iwl_write_prph(bus(trans), SCD_QUEUE_RDPTR(i), 0); |
884 | iwl_write_direct32(bus(trans), HBUS_TARG_WRPTR, 0 | (i << 8)); | |
885 | iwl_write_targ_mem(bus(trans), trans_pcie->scd_base_addr + | |
b3c2ce13 | 886 | SCD_CONTEXT_QUEUE_OFFSET(i), 0); |
83ed9015 | 887 | iwl_write_targ_mem(bus(trans), trans_pcie->scd_base_addr + |
b3c2ce13 EG |
888 | SCD_CONTEXT_QUEUE_OFFSET(i) + |
889 | sizeof(u32), | |
890 | ((SCD_WIN_SIZE << | |
891 | SCD_QUEUE_CTX_REG2_WIN_SIZE_POS) & | |
892 | SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK) | | |
893 | ((SCD_FRAME_LIMIT << | |
894 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) & | |
895 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK)); | |
896 | } | |
897 | ||
83ed9015 | 898 | iwl_write_prph(bus(trans), SCD_INTERRUPT_MASK, |
105183b1 | 899 | IWL_MASK(0, hw_params(trans).max_txq_num)); |
b3c2ce13 EG |
900 | |
901 | /* Activate all Tx DMA/FIFO channels */ | |
6d8f6eeb | 902 | iwl_trans_txq_set_sched(trans, IWL_MASK(0, 7)); |
b3c2ce13 EG |
903 | |
904 | /* map queues to FIFOs */ | |
905 | if (priv->valid_contexts != BIT(IWL_RXON_CTX_BSS)) | |
906 | queue_to_fifo = iwlagn_ipan_queue_to_tx_fifo; | |
907 | else | |
908 | queue_to_fifo = iwlagn_default_queue_to_tx_fifo; | |
909 | ||
6d8f6eeb | 910 | iwl_trans_set_wr_ptrs(trans, trans->shrd->cmd_queue, 0); |
b3c2ce13 EG |
911 | |
912 | /* make sure all queue are not stopped */ | |
8ad71bef EG |
913 | memset(&trans_pcie->queue_stopped[0], 0, |
914 | sizeof(trans_pcie->queue_stopped)); | |
b3c2ce13 | 915 | for (i = 0; i < 4; i++) |
8ad71bef | 916 | atomic_set(&trans_pcie->queue_stop_count[i], 0); |
b3c2ce13 EG |
917 | for_each_context(priv, ctx) |
918 | ctx->last_tx_rejected = false; | |
919 | ||
920 | /* reset to 0 to enable all the queue first */ | |
8ad71bef | 921 | trans_pcie->txq_ctx_active_msk = 0; |
b3c2ce13 | 922 | |
effcea16 | 923 | BUILD_BUG_ON(ARRAY_SIZE(iwlagn_default_queue_to_tx_fifo) < |
72c04ce0 | 924 | IWLAGN_FIRST_AMPDU_QUEUE); |
effcea16 | 925 | BUILD_BUG_ON(ARRAY_SIZE(iwlagn_ipan_queue_to_tx_fifo) < |
72c04ce0 | 926 | IWLAGN_FIRST_AMPDU_QUEUE); |
b3c2ce13 | 927 | |
72c04ce0 | 928 | for (i = 0; i < IWLAGN_FIRST_AMPDU_QUEUE; i++) { |
b3c2ce13 EG |
929 | int fifo = queue_to_fifo[i].fifo; |
930 | int ac = queue_to_fifo[i].ac; | |
931 | ||
8ad71bef | 932 | iwl_txq_ctx_activate(trans_pcie, i); |
b3c2ce13 EG |
933 | |
934 | if (fifo == IWL_TX_FIFO_UNUSED) | |
935 | continue; | |
936 | ||
937 | if (ac != IWL_AC_UNSET) | |
8ad71bef EG |
938 | iwl_set_swq_id(&trans_pcie->txq[i], ac, i); |
939 | iwl_trans_tx_queue_set_status(trans, &trans_pcie->txq[i], | |
940 | fifo, 0); | |
b3c2ce13 EG |
941 | } |
942 | ||
6d8f6eeb | 943 | spin_unlock_irqrestore(&trans->shrd->lock, flags); |
b3c2ce13 EG |
944 | |
945 | /* Enable L1-Active */ | |
83ed9015 | 946 | iwl_clear_bits_prph(bus(trans), APMG_PCIDEV_STT_REG, |
b3c2ce13 EG |
947 | APMG_PCIDEV_STT_VAL_L1_ACT_DIS); |
948 | } | |
949 | ||
c170b867 EG |
950 | /** |
951 | * iwlagn_txq_ctx_stop - Stop all Tx DMA channels | |
952 | */ | |
6d8f6eeb | 953 | static int iwl_trans_tx_stop(struct iwl_trans *trans) |
c170b867 EG |
954 | { |
955 | int ch, txq_id; | |
956 | unsigned long flags; | |
8ad71bef | 957 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
c170b867 EG |
958 | |
959 | /* Turn off all Tx DMA fifos */ | |
6d8f6eeb | 960 | spin_lock_irqsave(&trans->shrd->lock, flags); |
c170b867 | 961 | |
6d8f6eeb | 962 | iwl_trans_txq_set_sched(trans, 0); |
c170b867 EG |
963 | |
964 | /* Stop each Tx DMA channel, and wait for it to be idle */ | |
02f6f659 | 965 | for (ch = 0; ch < FH_TCSR_CHNL_NUM; ch++) { |
83ed9015 | 966 | iwl_write_direct32(bus(trans), |
6d8f6eeb | 967 | FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0); |
83ed9015 | 968 | if (iwl_poll_direct_bit(bus(trans), FH_TSSR_TX_STATUS_REG, |
c170b867 EG |
969 | FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), |
970 | 1000)) | |
6d8f6eeb | 971 | IWL_ERR(trans, "Failing on timeout while stopping" |
c170b867 | 972 | " DMA channel %d [0x%08x]", ch, |
83ed9015 | 973 | iwl_read_direct32(bus(trans), |
6d8f6eeb | 974 | FH_TSSR_TX_STATUS_REG)); |
c170b867 | 975 | } |
6d8f6eeb | 976 | spin_unlock_irqrestore(&trans->shrd->lock, flags); |
c170b867 | 977 | |
8ad71bef | 978 | if (!trans_pcie->txq) { |
6d8f6eeb | 979 | IWL_WARN(trans, "Stopping tx queues that aren't allocated..."); |
c170b867 EG |
980 | return 0; |
981 | } | |
982 | ||
983 | /* Unmap DMA from host system and free skb's */ | |
6d8f6eeb EG |
984 | for (txq_id = 0; txq_id < hw_params(trans).max_txq_num; txq_id++) |
985 | iwl_tx_queue_unmap(trans, txq_id); | |
c170b867 EG |
986 | |
987 | return 0; | |
988 | } | |
989 | ||
ae2c30bf EG |
990 | static void iwl_trans_pcie_disable_sync_irq(struct iwl_trans *trans) |
991 | { | |
992 | unsigned long flags; | |
993 | struct iwl_trans_pcie *trans_pcie = | |
994 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
995 | ||
996 | spin_lock_irqsave(&trans->shrd->lock, flags); | |
997 | iwl_disable_interrupts(trans); | |
998 | spin_unlock_irqrestore(&trans->shrd->lock, flags); | |
999 | ||
1000 | /* wait to make sure we flush pending tasklet*/ | |
1001 | synchronize_irq(bus(trans)->irq); | |
1002 | tasklet_kill(&trans_pcie->irq_tasklet); | |
1003 | } | |
1004 | ||
6d8f6eeb | 1005 | static void iwl_trans_pcie_stop_device(struct iwl_trans *trans) |
ab6cf8e8 | 1006 | { |
ab6cf8e8 | 1007 | /* stop and reset the on-board processor */ |
83ed9015 | 1008 | iwl_write32(bus(trans), CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET); |
ab6cf8e8 EG |
1009 | |
1010 | /* tell the device to stop sending interrupts */ | |
ae2c30bf | 1011 | iwl_trans_pcie_disable_sync_irq(trans); |
ab6cf8e8 EG |
1012 | |
1013 | /* device going down, Stop using ICT table */ | |
6d8f6eeb | 1014 | iwl_disable_ict(trans); |
ab6cf8e8 EG |
1015 | |
1016 | /* | |
1017 | * If a HW restart happens during firmware loading, | |
1018 | * then the firmware loading might call this function | |
1019 | * and later it might be called again due to the | |
1020 | * restart. So don't process again if the device is | |
1021 | * already dead. | |
1022 | */ | |
6d8f6eeb EG |
1023 | if (test_bit(STATUS_DEVICE_ENABLED, &trans->shrd->status)) { |
1024 | iwl_trans_tx_stop(trans); | |
1025 | iwl_trans_rx_stop(trans); | |
ab6cf8e8 EG |
1026 | |
1027 | /* Power-down device's busmaster DMA clocks */ | |
83ed9015 | 1028 | iwl_write_prph(bus(trans), APMG_CLK_DIS_REG, |
ab6cf8e8 EG |
1029 | APMG_CLK_VAL_DMA_CLK_RQT); |
1030 | udelay(5); | |
1031 | } | |
1032 | ||
1033 | /* Make sure (redundant) we've released our request to stay awake */ | |
83ed9015 | 1034 | iwl_clear_bit(bus(trans), CSR_GP_CNTRL, |
6d8f6eeb | 1035 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); |
ab6cf8e8 EG |
1036 | |
1037 | /* Stop the device, and put it in low power state */ | |
6d8f6eeb | 1038 | iwl_apm_stop(priv(trans)); |
ab6cf8e8 EG |
1039 | } |
1040 | ||
e13c0c59 EG |
1041 | static int iwl_trans_pcie_tx(struct iwl_trans *trans, struct sk_buff *skb, |
1042 | struct iwl_device_cmd *dev_cmd, u8 ctx, u8 sta_id) | |
47c1b496 | 1043 | { |
e13c0c59 EG |
1044 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1045 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data; | |
1046 | struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb); | |
dfa2bdba | 1047 | struct iwl_tx_cmd *tx_cmd = &dev_cmd->cmd.tx; |
47c1b496 | 1048 | struct iwl_cmd_meta *out_meta; |
e13c0c59 EG |
1049 | struct iwl_tx_queue *txq; |
1050 | struct iwl_queue *q; | |
47c1b496 EG |
1051 | |
1052 | dma_addr_t phys_addr = 0; | |
1053 | dma_addr_t txcmd_phys; | |
1054 | dma_addr_t scratch_phys; | |
1055 | u16 len, firstlen, secondlen; | |
e13c0c59 | 1056 | u16 seq_number = 0; |
47c1b496 | 1057 | u8 wait_write_ptr = 0; |
e13c0c59 EG |
1058 | u8 txq_id; |
1059 | u8 tid = 0; | |
1060 | bool is_agg = false; | |
1061 | __le16 fc = hdr->frame_control; | |
47c1b496 EG |
1062 | u8 hdr_len = ieee80211_hdrlen(fc); |
1063 | ||
e13c0c59 EG |
1064 | /* |
1065 | * Send this frame after DTIM -- there's a special queue | |
1066 | * reserved for this for contexts that support AP mode. | |
1067 | */ | |
1068 | if (info->flags & IEEE80211_TX_CTL_SEND_AFTER_DTIM) { | |
1069 | txq_id = trans_pcie->mcast_queue[ctx]; | |
1070 | ||
1071 | /* | |
1072 | * The microcode will clear the more data | |
1073 | * bit in the last frame it transmits. | |
1074 | */ | |
1075 | hdr->frame_control |= | |
1076 | cpu_to_le16(IEEE80211_FCTL_MOREDATA); | |
1077 | } else if (info->flags & IEEE80211_TX_CTL_TX_OFFCHAN) | |
1078 | txq_id = IWL_AUX_QUEUE; | |
1079 | else | |
1080 | txq_id = | |
1081 | trans_pcie->ac_to_queue[ctx][skb_get_queue_mapping(skb)]; | |
1082 | ||
1083 | if (ieee80211_is_data_qos(fc)) { | |
1084 | u8 *qc = NULL; | |
1085 | struct iwl_tid_data *tid_data; | |
1086 | qc = ieee80211_get_qos_ctl(hdr); | |
1087 | tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK; | |
1088 | tid_data = &trans->shrd->tid_data[sta_id][tid]; | |
1089 | ||
1090 | if (WARN_ON_ONCE(tid >= IWL_MAX_TID_COUNT)) | |
1091 | return -1; | |
1092 | ||
1093 | seq_number = tid_data->seq_number; | |
1094 | seq_number &= IEEE80211_SCTL_SEQ; | |
1095 | hdr->seq_ctrl = hdr->seq_ctrl & | |
1096 | cpu_to_le16(IEEE80211_SCTL_FRAG); | |
1097 | hdr->seq_ctrl |= cpu_to_le16(seq_number); | |
1098 | seq_number += 0x10; | |
1099 | /* aggregation is on for this <sta,tid> */ | |
1100 | if (info->flags & IEEE80211_TX_CTL_AMPDU && | |
1101 | tid_data->agg.state == IWL_AGG_ON) { | |
1102 | txq_id = tid_data->agg.txq_id; | |
1103 | is_agg = true; | |
1104 | } | |
1105 | } | |
1106 | ||
8ad71bef | 1107 | txq = &trans_pcie->txq[txq_id]; |
e13c0c59 EG |
1108 | q = &txq->q; |
1109 | ||
47c1b496 | 1110 | /* Set up driver data for this TFD */ |
2c452297 | 1111 | txq->skbs[q->write_ptr] = skb; |
dfa2bdba EG |
1112 | txq->cmd[q->write_ptr] = dev_cmd; |
1113 | ||
1114 | dev_cmd->hdr.cmd = REPLY_TX; | |
1115 | dev_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) | | |
1116 | INDEX_TO_SEQ(q->write_ptr))); | |
47c1b496 EG |
1117 | |
1118 | /* Set up first empty entry in queue's array of Tx/cmd buffers */ | |
1119 | out_meta = &txq->meta[q->write_ptr]; | |
1120 | ||
1121 | /* | |
1122 | * Use the first empty entry in this queue's command buffer array | |
1123 | * to contain the Tx command and MAC header concatenated together | |
1124 | * (payload data will be in another buffer). | |
1125 | * Size of this varies, due to varying MAC header length. | |
1126 | * If end is not dword aligned, we'll have 2 extra bytes at the end | |
1127 | * of the MAC header (device reads on dword boundaries). | |
1128 | * We'll tell device about this padding later. | |
1129 | */ | |
1130 | len = sizeof(struct iwl_tx_cmd) + | |
1131 | sizeof(struct iwl_cmd_header) + hdr_len; | |
1132 | firstlen = (len + 3) & ~3; | |
1133 | ||
1134 | /* Tell NIC about any 2-byte padding after MAC header */ | |
1135 | if (firstlen != len) | |
1136 | tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK; | |
1137 | ||
1138 | /* Physical address of this Tx command's header (not MAC header!), | |
1139 | * within command buffer array. */ | |
e13c0c59 | 1140 | txcmd_phys = dma_map_single(bus(trans)->dev, |
47c1b496 EG |
1141 | &dev_cmd->hdr, firstlen, |
1142 | DMA_BIDIRECTIONAL); | |
e13c0c59 | 1143 | if (unlikely(dma_mapping_error(bus(trans)->dev, txcmd_phys))) |
47c1b496 EG |
1144 | return -1; |
1145 | dma_unmap_addr_set(out_meta, mapping, txcmd_phys); | |
1146 | dma_unmap_len_set(out_meta, len, firstlen); | |
1147 | ||
1148 | if (!ieee80211_has_morefrags(fc)) { | |
1149 | txq->need_update = 1; | |
1150 | } else { | |
1151 | wait_write_ptr = 1; | |
1152 | txq->need_update = 0; | |
1153 | } | |
1154 | ||
1155 | /* Set up TFD's 2nd entry to point directly to remainder of skb, | |
1156 | * if any (802.11 null frames have no payload). */ | |
1157 | secondlen = skb->len - hdr_len; | |
1158 | if (secondlen > 0) { | |
e13c0c59 | 1159 | phys_addr = dma_map_single(bus(trans)->dev, skb->data + hdr_len, |
47c1b496 | 1160 | secondlen, DMA_TO_DEVICE); |
e13c0c59 EG |
1161 | if (unlikely(dma_mapping_error(bus(trans)->dev, phys_addr))) { |
1162 | dma_unmap_single(bus(trans)->dev, | |
47c1b496 EG |
1163 | dma_unmap_addr(out_meta, mapping), |
1164 | dma_unmap_len(out_meta, len), | |
1165 | DMA_BIDIRECTIONAL); | |
1166 | return -1; | |
1167 | } | |
1168 | } | |
1169 | ||
1170 | /* Attach buffers to TFD */ | |
e13c0c59 | 1171 | iwlagn_txq_attach_buf_to_tfd(trans, txq, txcmd_phys, firstlen, 1); |
47c1b496 | 1172 | if (secondlen > 0) |
e13c0c59 | 1173 | iwlagn_txq_attach_buf_to_tfd(trans, txq, phys_addr, |
47c1b496 EG |
1174 | secondlen, 0); |
1175 | ||
1176 | scratch_phys = txcmd_phys + sizeof(struct iwl_cmd_header) + | |
1177 | offsetof(struct iwl_tx_cmd, scratch); | |
1178 | ||
1179 | /* take back ownership of DMA buffer to enable update */ | |
e13c0c59 | 1180 | dma_sync_single_for_cpu(bus(trans)->dev, txcmd_phys, firstlen, |
47c1b496 EG |
1181 | DMA_BIDIRECTIONAL); |
1182 | tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys); | |
1183 | tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys); | |
1184 | ||
e13c0c59 | 1185 | IWL_DEBUG_TX(trans, "sequence nr = 0X%x\n", |
47c1b496 | 1186 | le16_to_cpu(dev_cmd->hdr.sequence)); |
e13c0c59 EG |
1187 | IWL_DEBUG_TX(trans, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags)); |
1188 | iwl_print_hex_dump(trans, IWL_DL_TX, (u8 *)tx_cmd, sizeof(*tx_cmd)); | |
1189 | iwl_print_hex_dump(trans, IWL_DL_TX, (u8 *)tx_cmd->hdr, hdr_len); | |
47c1b496 EG |
1190 | |
1191 | /* Set up entry for this TFD in Tx byte-count array */ | |
e13c0c59 EG |
1192 | if (is_agg) |
1193 | iwl_trans_txq_update_byte_cnt_tbl(trans, txq, | |
47c1b496 EG |
1194 | le16_to_cpu(tx_cmd->len)); |
1195 | ||
e13c0c59 | 1196 | dma_sync_single_for_device(bus(trans)->dev, txcmd_phys, firstlen, |
47c1b496 EG |
1197 | DMA_BIDIRECTIONAL); |
1198 | ||
e13c0c59 | 1199 | trace_iwlwifi_dev_tx(priv(trans), |
47c1b496 EG |
1200 | &((struct iwl_tfd *)txq->tfds)[txq->q.write_ptr], |
1201 | sizeof(struct iwl_tfd), | |
1202 | &dev_cmd->hdr, firstlen, | |
1203 | skb->data + hdr_len, secondlen); | |
1204 | ||
1205 | /* Tell device the write index *just past* this latest filled TFD */ | |
1206 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
e13c0c59 EG |
1207 | iwl_txq_update_write_ptr(trans, txq); |
1208 | ||
1209 | if (ieee80211_is_data_qos(fc)) { | |
1210 | trans->shrd->tid_data[sta_id][tid].tfds_in_queue++; | |
1211 | if (!ieee80211_has_morefrags(fc)) | |
1212 | trans->shrd->tid_data[sta_id][tid].seq_number = | |
1213 | seq_number; | |
1214 | } | |
47c1b496 EG |
1215 | |
1216 | /* | |
1217 | * At this point the frame is "transmitted" successfully | |
1218 | * and we will get a TX status notification eventually, | |
1219 | * regardless of the value of ret. "ret" only indicates | |
1220 | * whether or not we should update the write pointer. | |
1221 | */ | |
a0eaad71 | 1222 | if (iwl_queue_space(q) < q->high_mark) { |
47c1b496 EG |
1223 | if (wait_write_ptr) { |
1224 | txq->need_update = 1; | |
e13c0c59 | 1225 | iwl_txq_update_write_ptr(trans, txq); |
47c1b496 | 1226 | } else { |
e20d4341 | 1227 | iwl_stop_queue(trans, txq); |
47c1b496 EG |
1228 | } |
1229 | } | |
1230 | return 0; | |
1231 | } | |
1232 | ||
6d8f6eeb | 1233 | static void iwl_trans_pcie_kick_nic(struct iwl_trans *trans) |
56d90f4c EG |
1234 | { |
1235 | /* Remove all resets to allow NIC to operate */ | |
83ed9015 | 1236 | iwl_write32(bus(trans), CSR_RESET, 0); |
56d90f4c EG |
1237 | } |
1238 | ||
e6bb4c9c EG |
1239 | static int iwl_trans_pcie_request_irq(struct iwl_trans *trans) |
1240 | { | |
5a878bf6 EG |
1241 | struct iwl_trans_pcie *trans_pcie = |
1242 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
e6bb4c9c EG |
1243 | int err; |
1244 | ||
0c325769 EG |
1245 | trans_pcie->inta_mask = CSR_INI_SET_MASK; |
1246 | ||
1247 | tasklet_init(&trans_pcie->irq_tasklet, (void (*)(unsigned long)) | |
1248 | iwl_irq_tasklet, (unsigned long)trans); | |
e6bb4c9c | 1249 | |
0c325769 | 1250 | iwl_alloc_isr_ict(trans); |
e6bb4c9c EG |
1251 | |
1252 | err = request_irq(bus(trans)->irq, iwl_isr_ict, IRQF_SHARED, | |
0c325769 | 1253 | DRV_NAME, trans); |
e6bb4c9c | 1254 | if (err) { |
0c325769 EG |
1255 | IWL_ERR(trans, "Error allocating IRQ %d\n", bus(trans)->irq); |
1256 | iwl_free_isr_ict(trans); | |
e6bb4c9c EG |
1257 | return err; |
1258 | } | |
1259 | ||
5a878bf6 | 1260 | INIT_WORK(&trans_pcie->rx_replenish, iwl_bg_rx_replenish); |
e6bb4c9c EG |
1261 | return 0; |
1262 | } | |
1263 | ||
464021ff EG |
1264 | static int iwlagn_txq_check_empty(struct iwl_trans *trans, |
1265 | int sta_id, u8 tid, int txq_id) | |
a0eaad71 | 1266 | { |
8ad71bef EG |
1267 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1268 | struct iwl_queue *q = &trans_pcie->txq[txq_id].q; | |
464021ff EG |
1269 | struct iwl_tid_data *tid_data = &trans->shrd->tid_data[sta_id][tid]; |
1270 | ||
1271 | lockdep_assert_held(&trans->shrd->sta_lock); | |
1272 | ||
1273 | switch (trans->shrd->tid_data[sta_id][tid].agg.state) { | |
1274 | case IWL_EMPTYING_HW_QUEUE_DELBA: | |
1275 | /* We are reclaiming the last packet of the */ | |
1276 | /* aggregated HW queue */ | |
1277 | if ((txq_id == tid_data->agg.txq_id) && | |
1278 | (q->read_ptr == q->write_ptr)) { | |
1279 | IWL_DEBUG_HT(trans, | |
1280 | "HW queue empty: continue DELBA flow\n"); | |
7f01d567 | 1281 | iwl_trans_pcie_txq_agg_disable(trans, txq_id); |
464021ff EG |
1282 | tid_data->agg.state = IWL_AGG_OFF; |
1283 | iwl_stop_tx_ba_trans_ready(priv(trans), | |
1284 | NUM_IWL_RXON_CTX, | |
1285 | sta_id, tid); | |
8ad71bef | 1286 | iwl_wake_queue(trans, &trans_pcie->txq[txq_id]); |
464021ff EG |
1287 | } |
1288 | break; | |
1289 | case IWL_EMPTYING_HW_QUEUE_ADDBA: | |
1290 | /* We are reclaiming the last packet of the queue */ | |
1291 | if (tid_data->tfds_in_queue == 0) { | |
1292 | IWL_DEBUG_HT(trans, | |
1293 | "HW queue empty: continue ADDBA flow\n"); | |
1294 | tid_data->agg.state = IWL_AGG_ON; | |
1295 | iwl_start_tx_ba_trans_ready(priv(trans), | |
1296 | NUM_IWL_RXON_CTX, | |
1297 | sta_id, tid); | |
1298 | } | |
1299 | break; | |
1300 | } | |
1301 | ||
1302 | return 0; | |
1303 | } | |
1304 | ||
1305 | static void iwl_free_tfds_in_queue(struct iwl_trans *trans, | |
1306 | int sta_id, int tid, int freed) | |
1307 | { | |
1308 | lockdep_assert_held(&trans->shrd->sta_lock); | |
1309 | ||
1310 | if (trans->shrd->tid_data[sta_id][tid].tfds_in_queue >= freed) | |
1311 | trans->shrd->tid_data[sta_id][tid].tfds_in_queue -= freed; | |
1312 | else { | |
1313 | IWL_DEBUG_TX(trans, "free more than tfds_in_queue (%u:%d)\n", | |
1314 | trans->shrd->tid_data[sta_id][tid].tfds_in_queue, | |
1315 | freed); | |
1316 | trans->shrd->tid_data[sta_id][tid].tfds_in_queue = 0; | |
1317 | } | |
1318 | } | |
1319 | ||
1320 | static void iwl_trans_pcie_reclaim(struct iwl_trans *trans, int sta_id, int tid, | |
1321 | int txq_id, int ssn, u32 status, | |
1322 | struct sk_buff_head *skbs) | |
1323 | { | |
8ad71bef EG |
1324 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1325 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; | |
a0eaad71 EG |
1326 | /* n_bd is usually 256 => n_bd - 1 = 0xff */ |
1327 | int tfd_num = ssn & (txq->q.n_bd - 1); | |
464021ff | 1328 | int freed = 0; |
a0eaad71 EG |
1329 | u8 agg_state; |
1330 | bool cond; | |
1331 | ||
8ad71bef EG |
1332 | txq->time_stamp = jiffies; |
1333 | ||
a0eaad71 EG |
1334 | if (txq->sched_retry) { |
1335 | agg_state = | |
464021ff | 1336 | trans->shrd->tid_data[txq->sta_id][txq->tid].agg.state; |
a0eaad71 EG |
1337 | cond = (agg_state != IWL_EMPTYING_HW_QUEUE_DELBA); |
1338 | } else { | |
1339 | cond = (status != TX_STATUS_FAIL_PASSIVE_NO_RX); | |
1340 | } | |
1341 | ||
1342 | if (txq->q.read_ptr != tfd_num) { | |
1343 | IWL_DEBUG_TX_REPLY(trans, "Retry scheduler reclaim " | |
1344 | "scd_ssn=%d idx=%d txq=%d swq=%d\n", | |
1345 | ssn , tfd_num, txq_id, txq->swq_id); | |
464021ff | 1346 | freed = iwl_tx_queue_reclaim(trans, txq_id, tfd_num, skbs); |
a0eaad71 | 1347 | if (iwl_queue_space(&txq->q) > txq->q.low_mark && cond) |
e20d4341 | 1348 | iwl_wake_queue(trans, txq); |
a0eaad71 | 1349 | } |
464021ff EG |
1350 | |
1351 | iwl_free_tfds_in_queue(trans, sta_id, tid, freed); | |
1352 | iwlagn_txq_check_empty(trans, sta_id, tid, txq_id); | |
a0eaad71 EG |
1353 | } |
1354 | ||
6d8f6eeb | 1355 | static void iwl_trans_pcie_free(struct iwl_trans *trans) |
34c1b7ba | 1356 | { |
ae2c30bf EG |
1357 | iwl_trans_pcie_tx_free(trans); |
1358 | iwl_trans_pcie_rx_free(trans); | |
6d8f6eeb EG |
1359 | free_irq(bus(trans)->irq, trans); |
1360 | iwl_free_isr_ict(trans); | |
1361 | trans->shrd->trans = NULL; | |
1362 | kfree(trans); | |
34c1b7ba EG |
1363 | } |
1364 | ||
57210f7c EG |
1365 | #ifdef CONFIG_PM |
1366 | ||
1367 | static int iwl_trans_pcie_suspend(struct iwl_trans *trans) | |
1368 | { | |
1369 | /* | |
1370 | * This function is called when system goes into suspend state | |
1371 | * mac80211 will call iwl_mac_stop() from the mac80211 suspend function | |
1372 | * first but since iwl_mac_stop() has no knowledge of who the caller is, | |
1373 | * it will not call apm_ops.stop() to stop the DMA operation. | |
1374 | * Calling apm_ops.stop here to make sure we stop the DMA. | |
1375 | * | |
1376 | * But of course ... if we have configured WoWLAN then we did other | |
1377 | * things already :-) | |
1378 | */ | |
1379 | if (!trans->shrd->wowlan) | |
1380 | iwl_apm_stop(priv(trans)); | |
1381 | ||
1382 | return 0; | |
1383 | } | |
1384 | ||
1385 | static int iwl_trans_pcie_resume(struct iwl_trans *trans) | |
1386 | { | |
1387 | bool hw_rfkill = false; | |
1388 | ||
0c325769 | 1389 | iwl_enable_interrupts(trans); |
57210f7c | 1390 | |
83ed9015 | 1391 | if (!(iwl_read32(bus(trans), CSR_GP_CNTRL) & |
57210f7c EG |
1392 | CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)) |
1393 | hw_rfkill = true; | |
1394 | ||
1395 | if (hw_rfkill) | |
1396 | set_bit(STATUS_RF_KILL_HW, &trans->shrd->status); | |
1397 | else | |
1398 | clear_bit(STATUS_RF_KILL_HW, &trans->shrd->status); | |
1399 | ||
1400 | wiphy_rfkill_set_hw_state(priv(trans)->hw->wiphy, hw_rfkill); | |
1401 | ||
1402 | return 0; | |
1403 | } | |
1404 | #else /* CONFIG_PM */ | |
1405 | static int iwl_trans_pcie_suspend(struct iwl_trans *trans) | |
1406 | { return 0; } | |
1407 | ||
1408 | static int iwl_trans_pcie_resume(struct iwl_trans *trans) | |
1409 | { return 0; } | |
1410 | ||
1411 | #endif /* CONFIG_PM */ | |
1412 | ||
e13c0c59 EG |
1413 | static void iwl_trans_pcie_wake_any_queue(struct iwl_trans *trans, |
1414 | u8 ctx) | |
1415 | { | |
1416 | u8 ac, txq_id; | |
1417 | struct iwl_trans_pcie *trans_pcie = | |
1418 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
1419 | ||
1420 | for (ac = 0; ac < AC_NUM; ac++) { | |
1421 | txq_id = trans_pcie->ac_to_queue[ctx][ac]; | |
1422 | IWL_DEBUG_INFO(trans, "Queue Status: Q[%d] %s\n", | |
1423 | ac, | |
8ad71bef | 1424 | (atomic_read(&trans_pcie->queue_stop_count[ac]) > 0) |
e13c0c59 | 1425 | ? "stopped" : "awake"); |
8ad71bef | 1426 | iwl_wake_queue(trans, &trans_pcie->txq[txq_id]); |
e13c0c59 EG |
1427 | } |
1428 | } | |
1429 | ||
e6bb4c9c | 1430 | const struct iwl_trans_ops trans_ops_pcie; |
e419d62d | 1431 | |
e6bb4c9c EG |
1432 | static struct iwl_trans *iwl_trans_pcie_alloc(struct iwl_shared *shrd) |
1433 | { | |
1434 | struct iwl_trans *iwl_trans = kzalloc(sizeof(struct iwl_trans) + | |
1435 | sizeof(struct iwl_trans_pcie), | |
1436 | GFP_KERNEL); | |
1437 | if (iwl_trans) { | |
5a878bf6 EG |
1438 | struct iwl_trans_pcie *trans_pcie = |
1439 | IWL_TRANS_GET_PCIE_TRANS(iwl_trans); | |
e6bb4c9c EG |
1440 | iwl_trans->ops = &trans_ops_pcie; |
1441 | iwl_trans->shrd = shrd; | |
5a878bf6 | 1442 | trans_pcie->trans = iwl_trans; |
72012474 | 1443 | spin_lock_init(&iwl_trans->hcmd_lock); |
e6bb4c9c | 1444 | } |
ab6cf8e8 | 1445 | |
e6bb4c9c EG |
1446 | return iwl_trans; |
1447 | } | |
47c1b496 | 1448 | |
e20d4341 EG |
1449 | static void iwl_trans_pcie_stop_queue(struct iwl_trans *trans, int txq_id) |
1450 | { | |
8ad71bef EG |
1451 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1452 | ||
1453 | iwl_stop_queue(trans, &trans_pcie->txq[txq_id]); | |
e20d4341 EG |
1454 | } |
1455 | ||
5f178cd2 EG |
1456 | #define IWL_FLUSH_WAIT_MS 2000 |
1457 | ||
1458 | static int iwl_trans_pcie_wait_tx_queue_empty(struct iwl_trans *trans) | |
1459 | { | |
8ad71bef | 1460 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
5f178cd2 EG |
1461 | struct iwl_tx_queue *txq; |
1462 | struct iwl_queue *q; | |
1463 | int cnt; | |
1464 | unsigned long now = jiffies; | |
1465 | int ret = 0; | |
1466 | ||
1467 | /* waiting for all the tx frames complete might take a while */ | |
1468 | for (cnt = 0; cnt < hw_params(trans).max_txq_num; cnt++) { | |
1469 | if (cnt == trans->shrd->cmd_queue) | |
1470 | continue; | |
8ad71bef | 1471 | txq = &trans_pcie->txq[cnt]; |
5f178cd2 EG |
1472 | q = &txq->q; |
1473 | while (q->read_ptr != q->write_ptr && !time_after(jiffies, | |
1474 | now + msecs_to_jiffies(IWL_FLUSH_WAIT_MS))) | |
1475 | msleep(1); | |
1476 | ||
1477 | if (q->read_ptr != q->write_ptr) { | |
1478 | IWL_ERR(trans, "fail to flush all tx fifo queues\n"); | |
1479 | ret = -ETIMEDOUT; | |
1480 | break; | |
1481 | } | |
1482 | } | |
1483 | return ret; | |
1484 | } | |
1485 | ||
f22be624 EG |
1486 | /* |
1487 | * On every watchdog tick we check (latest) time stamp. If it does not | |
1488 | * change during timeout period and queue is not empty we reset firmware. | |
1489 | */ | |
1490 | static int iwl_trans_pcie_check_stuck_queue(struct iwl_trans *trans, int cnt) | |
1491 | { | |
8ad71bef EG |
1492 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1493 | struct iwl_tx_queue *txq = &trans_pcie->txq[cnt]; | |
f22be624 EG |
1494 | struct iwl_queue *q = &txq->q; |
1495 | unsigned long timeout; | |
1496 | ||
1497 | if (q->read_ptr == q->write_ptr) { | |
1498 | txq->time_stamp = jiffies; | |
1499 | return 0; | |
1500 | } | |
1501 | ||
1502 | timeout = txq->time_stamp + | |
1503 | msecs_to_jiffies(hw_params(trans).wd_timeout); | |
1504 | ||
1505 | if (time_after(jiffies, timeout)) { | |
1506 | IWL_ERR(trans, "Queue %d stuck for %u ms.\n", q->id, | |
1507 | hw_params(trans).wd_timeout); | |
1508 | return 1; | |
1509 | } | |
1510 | ||
1511 | return 0; | |
1512 | } | |
1513 | ||
87e5666c EG |
1514 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
1515 | /* create and remove of files */ | |
1516 | #define DEBUGFS_ADD_FILE(name, parent, mode) do { \ | |
5a878bf6 | 1517 | if (!debugfs_create_file(#name, mode, parent, trans, \ |
87e5666c EG |
1518 | &iwl_dbgfs_##name##_ops)) \ |
1519 | return -ENOMEM; \ | |
1520 | } while (0) | |
1521 | ||
1522 | /* file operation */ | |
1523 | #define DEBUGFS_READ_FUNC(name) \ | |
1524 | static ssize_t iwl_dbgfs_##name##_read(struct file *file, \ | |
1525 | char __user *user_buf, \ | |
1526 | size_t count, loff_t *ppos); | |
1527 | ||
1528 | #define DEBUGFS_WRITE_FUNC(name) \ | |
1529 | static ssize_t iwl_dbgfs_##name##_write(struct file *file, \ | |
1530 | const char __user *user_buf, \ | |
1531 | size_t count, loff_t *ppos); | |
1532 | ||
1533 | ||
1534 | static int iwl_dbgfs_open_file_generic(struct inode *inode, struct file *file) | |
1535 | { | |
1536 | file->private_data = inode->i_private; | |
1537 | return 0; | |
1538 | } | |
1539 | ||
1540 | #define DEBUGFS_READ_FILE_OPS(name) \ | |
1541 | DEBUGFS_READ_FUNC(name); \ | |
1542 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ | |
1543 | .read = iwl_dbgfs_##name##_read, \ | |
1544 | .open = iwl_dbgfs_open_file_generic, \ | |
1545 | .llseek = generic_file_llseek, \ | |
1546 | }; | |
1547 | ||
16db88ba EG |
1548 | #define DEBUGFS_WRITE_FILE_OPS(name) \ |
1549 | DEBUGFS_WRITE_FUNC(name); \ | |
1550 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ | |
1551 | .write = iwl_dbgfs_##name##_write, \ | |
1552 | .open = iwl_dbgfs_open_file_generic, \ | |
1553 | .llseek = generic_file_llseek, \ | |
1554 | }; | |
1555 | ||
87e5666c EG |
1556 | #define DEBUGFS_READ_WRITE_FILE_OPS(name) \ |
1557 | DEBUGFS_READ_FUNC(name); \ | |
1558 | DEBUGFS_WRITE_FUNC(name); \ | |
1559 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ | |
1560 | .write = iwl_dbgfs_##name##_write, \ | |
1561 | .read = iwl_dbgfs_##name##_read, \ | |
1562 | .open = iwl_dbgfs_open_file_generic, \ | |
1563 | .llseek = generic_file_llseek, \ | |
1564 | }; | |
1565 | ||
1566 | static ssize_t iwl_dbgfs_traffic_log_read(struct file *file, | |
1567 | char __user *user_buf, | |
1568 | size_t count, loff_t *ppos) | |
1569 | { | |
5a878bf6 EG |
1570 | struct iwl_trans *trans = file->private_data; |
1571 | struct iwl_priv *priv = priv(trans); | |
87e5666c EG |
1572 | int pos = 0, ofs = 0; |
1573 | int cnt = 0, entry; | |
5a878bf6 EG |
1574 | struct iwl_trans_pcie *trans_pcie = |
1575 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
87e5666c EG |
1576 | struct iwl_tx_queue *txq; |
1577 | struct iwl_queue *q; | |
5a878bf6 | 1578 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; |
87e5666c EG |
1579 | char *buf; |
1580 | int bufsz = ((IWL_TRAFFIC_ENTRIES * IWL_TRAFFIC_ENTRY_SIZE * 64) * 2) + | |
fd656935 | 1581 | (hw_params(trans).max_txq_num * 32 * 8) + 400; |
87e5666c EG |
1582 | const u8 *ptr; |
1583 | ssize_t ret; | |
1584 | ||
8ad71bef | 1585 | if (!trans_pcie->txq) { |
5a878bf6 | 1586 | IWL_ERR(trans, "txq not ready\n"); |
87e5666c EG |
1587 | return -EAGAIN; |
1588 | } | |
1589 | buf = kzalloc(bufsz, GFP_KERNEL); | |
1590 | if (!buf) { | |
5a878bf6 | 1591 | IWL_ERR(trans, "Can not allocate buffer\n"); |
87e5666c EG |
1592 | return -ENOMEM; |
1593 | } | |
1594 | pos += scnprintf(buf + pos, bufsz - pos, "Tx Queue\n"); | |
5a878bf6 | 1595 | for (cnt = 0; cnt < hw_params(trans).max_txq_num; cnt++) { |
8ad71bef | 1596 | txq = &trans_pcie->txq[cnt]; |
87e5666c EG |
1597 | q = &txq->q; |
1598 | pos += scnprintf(buf + pos, bufsz - pos, | |
1599 | "q[%d]: read_ptr: %u, write_ptr: %u\n", | |
1600 | cnt, q->read_ptr, q->write_ptr); | |
1601 | } | |
1602 | if (priv->tx_traffic && | |
5a878bf6 | 1603 | (iwl_get_debug_level(trans->shrd) & IWL_DL_TX)) { |
87e5666c EG |
1604 | ptr = priv->tx_traffic; |
1605 | pos += scnprintf(buf + pos, bufsz - pos, | |
5a878bf6 | 1606 | "Tx Traffic idx: %u\n", priv->tx_traffic_idx); |
87e5666c EG |
1607 | for (cnt = 0, ofs = 0; cnt < IWL_TRAFFIC_ENTRIES; cnt++) { |
1608 | for (entry = 0; entry < IWL_TRAFFIC_ENTRY_SIZE / 16; | |
1609 | entry++, ofs += 16) { | |
1610 | pos += scnprintf(buf + pos, bufsz - pos, | |
1611 | "0x%.4x ", ofs); | |
1612 | hex_dump_to_buffer(ptr + ofs, 16, 16, 2, | |
1613 | buf + pos, bufsz - pos, 0); | |
1614 | pos += strlen(buf + pos); | |
1615 | if (bufsz - pos > 0) | |
1616 | buf[pos++] = '\n'; | |
1617 | } | |
1618 | } | |
1619 | } | |
1620 | ||
1621 | pos += scnprintf(buf + pos, bufsz - pos, "Rx Queue\n"); | |
1622 | pos += scnprintf(buf + pos, bufsz - pos, | |
1623 | "read: %u, write: %u\n", | |
1624 | rxq->read, rxq->write); | |
1625 | ||
1626 | if (priv->rx_traffic && | |
5a878bf6 | 1627 | (iwl_get_debug_level(trans->shrd) & IWL_DL_RX)) { |
87e5666c EG |
1628 | ptr = priv->rx_traffic; |
1629 | pos += scnprintf(buf + pos, bufsz - pos, | |
5a878bf6 | 1630 | "Rx Traffic idx: %u\n", priv->rx_traffic_idx); |
87e5666c EG |
1631 | for (cnt = 0, ofs = 0; cnt < IWL_TRAFFIC_ENTRIES; cnt++) { |
1632 | for (entry = 0; entry < IWL_TRAFFIC_ENTRY_SIZE / 16; | |
1633 | entry++, ofs += 16) { | |
1634 | pos += scnprintf(buf + pos, bufsz - pos, | |
1635 | "0x%.4x ", ofs); | |
1636 | hex_dump_to_buffer(ptr + ofs, 16, 16, 2, | |
1637 | buf + pos, bufsz - pos, 0); | |
1638 | pos += strlen(buf + pos); | |
1639 | if (bufsz - pos > 0) | |
1640 | buf[pos++] = '\n'; | |
1641 | } | |
1642 | } | |
1643 | } | |
1644 | ||
1645 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1646 | kfree(buf); | |
1647 | return ret; | |
1648 | } | |
1649 | ||
1650 | static ssize_t iwl_dbgfs_traffic_log_write(struct file *file, | |
1651 | const char __user *user_buf, | |
1652 | size_t count, loff_t *ppos) | |
1653 | { | |
5a878bf6 | 1654 | struct iwl_trans *trans = file->private_data; |
87e5666c EG |
1655 | char buf[8]; |
1656 | int buf_size; | |
1657 | int traffic_log; | |
1658 | ||
1659 | memset(buf, 0, sizeof(buf)); | |
1660 | buf_size = min(count, sizeof(buf) - 1); | |
1661 | if (copy_from_user(buf, user_buf, buf_size)) | |
1662 | return -EFAULT; | |
1663 | if (sscanf(buf, "%d", &traffic_log) != 1) | |
1664 | return -EFAULT; | |
1665 | if (traffic_log == 0) | |
5a878bf6 | 1666 | iwl_reset_traffic_log(priv(trans)); |
87e5666c EG |
1667 | |
1668 | return count; | |
1669 | } | |
1670 | ||
1671 | static ssize_t iwl_dbgfs_tx_queue_read(struct file *file, | |
1672 | char __user *user_buf, | |
8ad71bef EG |
1673 | size_t count, loff_t *ppos) |
1674 | { | |
5a878bf6 | 1675 | struct iwl_trans *trans = file->private_data; |
8ad71bef | 1676 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
5a878bf6 | 1677 | struct iwl_priv *priv = priv(trans); |
87e5666c EG |
1678 | struct iwl_tx_queue *txq; |
1679 | struct iwl_queue *q; | |
1680 | char *buf; | |
1681 | int pos = 0; | |
1682 | int cnt; | |
1683 | int ret; | |
fd656935 | 1684 | const size_t bufsz = sizeof(char) * 64 * hw_params(trans).max_txq_num; |
87e5666c | 1685 | |
8ad71bef | 1686 | if (!trans_pcie->txq) { |
87e5666c EG |
1687 | IWL_ERR(priv, "txq not ready\n"); |
1688 | return -EAGAIN; | |
1689 | } | |
1690 | buf = kzalloc(bufsz, GFP_KERNEL); | |
1691 | if (!buf) | |
1692 | return -ENOMEM; | |
1693 | ||
5a878bf6 | 1694 | for (cnt = 0; cnt < hw_params(trans).max_txq_num; cnt++) { |
8ad71bef | 1695 | txq = &trans_pcie->txq[cnt]; |
87e5666c EG |
1696 | q = &txq->q; |
1697 | pos += scnprintf(buf + pos, bufsz - pos, | |
1698 | "hwq %.2d: read=%u write=%u stop=%d" | |
1699 | " swq_id=%#.2x (ac %d/hwq %d)\n", | |
1700 | cnt, q->read_ptr, q->write_ptr, | |
8ad71bef | 1701 | !!test_bit(cnt, trans_pcie->queue_stopped), |
87e5666c EG |
1702 | txq->swq_id, txq->swq_id & 3, |
1703 | (txq->swq_id >> 2) & 0x1f); | |
1704 | if (cnt >= 4) | |
1705 | continue; | |
1706 | /* for the ACs, display the stop count too */ | |
1707 | pos += scnprintf(buf + pos, bufsz - pos, | |
8ad71bef EG |
1708 | " stop-count: %d\n", |
1709 | atomic_read(&trans_pcie->queue_stop_count[cnt])); | |
87e5666c EG |
1710 | } |
1711 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1712 | kfree(buf); | |
1713 | return ret; | |
1714 | } | |
1715 | ||
1716 | static ssize_t iwl_dbgfs_rx_queue_read(struct file *file, | |
1717 | char __user *user_buf, | |
1718 | size_t count, loff_t *ppos) { | |
5a878bf6 EG |
1719 | struct iwl_trans *trans = file->private_data; |
1720 | struct iwl_trans_pcie *trans_pcie = | |
1721 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
1722 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
87e5666c EG |
1723 | char buf[256]; |
1724 | int pos = 0; | |
1725 | const size_t bufsz = sizeof(buf); | |
1726 | ||
1727 | pos += scnprintf(buf + pos, bufsz - pos, "read: %u\n", | |
1728 | rxq->read); | |
1729 | pos += scnprintf(buf + pos, bufsz - pos, "write: %u\n", | |
1730 | rxq->write); | |
1731 | pos += scnprintf(buf + pos, bufsz - pos, "free_count: %u\n", | |
1732 | rxq->free_count); | |
1733 | if (rxq->rb_stts) { | |
1734 | pos += scnprintf(buf + pos, bufsz - pos, "closed_rb_num: %u\n", | |
1735 | le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF); | |
1736 | } else { | |
1737 | pos += scnprintf(buf + pos, bufsz - pos, | |
1738 | "closed_rb_num: Not Allocated\n"); | |
1739 | } | |
1740 | return simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1741 | } | |
1742 | ||
7ff94706 EG |
1743 | static ssize_t iwl_dbgfs_log_event_read(struct file *file, |
1744 | char __user *user_buf, | |
1745 | size_t count, loff_t *ppos) | |
1746 | { | |
1747 | struct iwl_trans *trans = file->private_data; | |
1748 | char *buf; | |
1749 | int pos = 0; | |
1750 | ssize_t ret = -ENOMEM; | |
1751 | ||
6bb78847 | 1752 | ret = pos = iwl_dump_nic_event_log(trans, true, &buf, true); |
7ff94706 EG |
1753 | if (buf) { |
1754 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1755 | kfree(buf); | |
1756 | } | |
1757 | return ret; | |
1758 | } | |
1759 | ||
1760 | static ssize_t iwl_dbgfs_log_event_write(struct file *file, | |
1761 | const char __user *user_buf, | |
1762 | size_t count, loff_t *ppos) | |
1763 | { | |
1764 | struct iwl_trans *trans = file->private_data; | |
1765 | u32 event_log_flag; | |
1766 | char buf[8]; | |
1767 | int buf_size; | |
1768 | ||
1769 | memset(buf, 0, sizeof(buf)); | |
1770 | buf_size = min(count, sizeof(buf) - 1); | |
1771 | if (copy_from_user(buf, user_buf, buf_size)) | |
1772 | return -EFAULT; | |
1773 | if (sscanf(buf, "%d", &event_log_flag) != 1) | |
1774 | return -EFAULT; | |
1775 | if (event_log_flag == 1) | |
6bb78847 | 1776 | iwl_dump_nic_event_log(trans, true, NULL, false); |
7ff94706 EG |
1777 | |
1778 | return count; | |
1779 | } | |
1780 | ||
1f7b6172 EG |
1781 | static ssize_t iwl_dbgfs_interrupt_read(struct file *file, |
1782 | char __user *user_buf, | |
1783 | size_t count, loff_t *ppos) { | |
1784 | ||
1785 | struct iwl_trans *trans = file->private_data; | |
1786 | struct iwl_trans_pcie *trans_pcie = | |
1787 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
1788 | struct isr_statistics *isr_stats = &trans_pcie->isr_stats; | |
1789 | ||
1790 | int pos = 0; | |
1791 | char *buf; | |
1792 | int bufsz = 24 * 64; /* 24 items * 64 char per item */ | |
1793 | ssize_t ret; | |
1794 | ||
1795 | buf = kzalloc(bufsz, GFP_KERNEL); | |
1796 | if (!buf) { | |
1797 | IWL_ERR(trans, "Can not allocate Buffer\n"); | |
1798 | return -ENOMEM; | |
1799 | } | |
1800 | ||
1801 | pos += scnprintf(buf + pos, bufsz - pos, | |
1802 | "Interrupt Statistics Report:\n"); | |
1803 | ||
1804 | pos += scnprintf(buf + pos, bufsz - pos, "HW Error:\t\t\t %u\n", | |
1805 | isr_stats->hw); | |
1806 | pos += scnprintf(buf + pos, bufsz - pos, "SW Error:\t\t\t %u\n", | |
1807 | isr_stats->sw); | |
1808 | if (isr_stats->sw || isr_stats->hw) { | |
1809 | pos += scnprintf(buf + pos, bufsz - pos, | |
1810 | "\tLast Restarting Code: 0x%X\n", | |
1811 | isr_stats->err_code); | |
1812 | } | |
1813 | #ifdef CONFIG_IWLWIFI_DEBUG | |
1814 | pos += scnprintf(buf + pos, bufsz - pos, "Frame transmitted:\t\t %u\n", | |
1815 | isr_stats->sch); | |
1816 | pos += scnprintf(buf + pos, bufsz - pos, "Alive interrupt:\t\t %u\n", | |
1817 | isr_stats->alive); | |
1818 | #endif | |
1819 | pos += scnprintf(buf + pos, bufsz - pos, | |
1820 | "HW RF KILL switch toggled:\t %u\n", isr_stats->rfkill); | |
1821 | ||
1822 | pos += scnprintf(buf + pos, bufsz - pos, "CT KILL:\t\t\t %u\n", | |
1823 | isr_stats->ctkill); | |
1824 | ||
1825 | pos += scnprintf(buf + pos, bufsz - pos, "Wakeup Interrupt:\t\t %u\n", | |
1826 | isr_stats->wakeup); | |
1827 | ||
1828 | pos += scnprintf(buf + pos, bufsz - pos, | |
1829 | "Rx command responses:\t\t %u\n", isr_stats->rx); | |
1830 | ||
1831 | pos += scnprintf(buf + pos, bufsz - pos, "Tx/FH interrupt:\t\t %u\n", | |
1832 | isr_stats->tx); | |
1833 | ||
1834 | pos += scnprintf(buf + pos, bufsz - pos, "Unexpected INTA:\t\t %u\n", | |
1835 | isr_stats->unhandled); | |
1836 | ||
1837 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1838 | kfree(buf); | |
1839 | return ret; | |
1840 | } | |
1841 | ||
1842 | static ssize_t iwl_dbgfs_interrupt_write(struct file *file, | |
1843 | const char __user *user_buf, | |
1844 | size_t count, loff_t *ppos) | |
1845 | { | |
1846 | struct iwl_trans *trans = file->private_data; | |
1847 | struct iwl_trans_pcie *trans_pcie = | |
1848 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
1849 | struct isr_statistics *isr_stats = &trans_pcie->isr_stats; | |
1850 | ||
1851 | char buf[8]; | |
1852 | int buf_size; | |
1853 | u32 reset_flag; | |
1854 | ||
1855 | memset(buf, 0, sizeof(buf)); | |
1856 | buf_size = min(count, sizeof(buf) - 1); | |
1857 | if (copy_from_user(buf, user_buf, buf_size)) | |
1858 | return -EFAULT; | |
1859 | if (sscanf(buf, "%x", &reset_flag) != 1) | |
1860 | return -EFAULT; | |
1861 | if (reset_flag == 0) | |
1862 | memset(isr_stats, 0, sizeof(*isr_stats)); | |
1863 | ||
1864 | return count; | |
1865 | } | |
1866 | ||
16db88ba EG |
1867 | static const char *get_csr_string(int cmd) |
1868 | { | |
1869 | switch (cmd) { | |
1870 | IWL_CMD(CSR_HW_IF_CONFIG_REG); | |
1871 | IWL_CMD(CSR_INT_COALESCING); | |
1872 | IWL_CMD(CSR_INT); | |
1873 | IWL_CMD(CSR_INT_MASK); | |
1874 | IWL_CMD(CSR_FH_INT_STATUS); | |
1875 | IWL_CMD(CSR_GPIO_IN); | |
1876 | IWL_CMD(CSR_RESET); | |
1877 | IWL_CMD(CSR_GP_CNTRL); | |
1878 | IWL_CMD(CSR_HW_REV); | |
1879 | IWL_CMD(CSR_EEPROM_REG); | |
1880 | IWL_CMD(CSR_EEPROM_GP); | |
1881 | IWL_CMD(CSR_OTP_GP_REG); | |
1882 | IWL_CMD(CSR_GIO_REG); | |
1883 | IWL_CMD(CSR_GP_UCODE_REG); | |
1884 | IWL_CMD(CSR_GP_DRIVER_REG); | |
1885 | IWL_CMD(CSR_UCODE_DRV_GP1); | |
1886 | IWL_CMD(CSR_UCODE_DRV_GP2); | |
1887 | IWL_CMD(CSR_LED_REG); | |
1888 | IWL_CMD(CSR_DRAM_INT_TBL_REG); | |
1889 | IWL_CMD(CSR_GIO_CHICKEN_BITS); | |
1890 | IWL_CMD(CSR_ANA_PLL_CFG); | |
1891 | IWL_CMD(CSR_HW_REV_WA_REG); | |
1892 | IWL_CMD(CSR_DBG_HPET_MEM_REG); | |
1893 | default: | |
1894 | return "UNKNOWN"; | |
1895 | } | |
1896 | } | |
1897 | ||
1898 | void iwl_dump_csr(struct iwl_trans *trans) | |
1899 | { | |
1900 | int i; | |
1901 | static const u32 csr_tbl[] = { | |
1902 | CSR_HW_IF_CONFIG_REG, | |
1903 | CSR_INT_COALESCING, | |
1904 | CSR_INT, | |
1905 | CSR_INT_MASK, | |
1906 | CSR_FH_INT_STATUS, | |
1907 | CSR_GPIO_IN, | |
1908 | CSR_RESET, | |
1909 | CSR_GP_CNTRL, | |
1910 | CSR_HW_REV, | |
1911 | CSR_EEPROM_REG, | |
1912 | CSR_EEPROM_GP, | |
1913 | CSR_OTP_GP_REG, | |
1914 | CSR_GIO_REG, | |
1915 | CSR_GP_UCODE_REG, | |
1916 | CSR_GP_DRIVER_REG, | |
1917 | CSR_UCODE_DRV_GP1, | |
1918 | CSR_UCODE_DRV_GP2, | |
1919 | CSR_LED_REG, | |
1920 | CSR_DRAM_INT_TBL_REG, | |
1921 | CSR_GIO_CHICKEN_BITS, | |
1922 | CSR_ANA_PLL_CFG, | |
1923 | CSR_HW_REV_WA_REG, | |
1924 | CSR_DBG_HPET_MEM_REG | |
1925 | }; | |
1926 | IWL_ERR(trans, "CSR values:\n"); | |
1927 | IWL_ERR(trans, "(2nd byte of CSR_INT_COALESCING is " | |
1928 | "CSR_INT_PERIODIC_REG)\n"); | |
1929 | for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) { | |
1930 | IWL_ERR(trans, " %25s: 0X%08x\n", | |
1931 | get_csr_string(csr_tbl[i]), | |
83ed9015 | 1932 | iwl_read32(bus(trans), csr_tbl[i])); |
16db88ba EG |
1933 | } |
1934 | } | |
1935 | ||
1936 | static ssize_t iwl_dbgfs_csr_write(struct file *file, | |
1937 | const char __user *user_buf, | |
1938 | size_t count, loff_t *ppos) | |
1939 | { | |
1940 | struct iwl_trans *trans = file->private_data; | |
1941 | char buf[8]; | |
1942 | int buf_size; | |
1943 | int csr; | |
1944 | ||
1945 | memset(buf, 0, sizeof(buf)); | |
1946 | buf_size = min(count, sizeof(buf) - 1); | |
1947 | if (copy_from_user(buf, user_buf, buf_size)) | |
1948 | return -EFAULT; | |
1949 | if (sscanf(buf, "%d", &csr) != 1) | |
1950 | return -EFAULT; | |
1951 | ||
1952 | iwl_dump_csr(trans); | |
1953 | ||
1954 | return count; | |
1955 | } | |
1956 | ||
1957 | static const char *get_fh_string(int cmd) | |
1958 | { | |
1959 | switch (cmd) { | |
1960 | IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG); | |
1961 | IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG); | |
1962 | IWL_CMD(FH_RSCSR_CHNL0_WPTR); | |
1963 | IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG); | |
1964 | IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG); | |
1965 | IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG); | |
1966 | IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV); | |
1967 | IWL_CMD(FH_TSSR_TX_STATUS_REG); | |
1968 | IWL_CMD(FH_TSSR_TX_ERROR_REG); | |
1969 | default: | |
1970 | return "UNKNOWN"; | |
1971 | } | |
1972 | } | |
1973 | ||
1974 | int iwl_dump_fh(struct iwl_trans *trans, char **buf, bool display) | |
1975 | { | |
1976 | int i; | |
1977 | #ifdef CONFIG_IWLWIFI_DEBUG | |
1978 | int pos = 0; | |
1979 | size_t bufsz = 0; | |
1980 | #endif | |
1981 | static const u32 fh_tbl[] = { | |
1982 | FH_RSCSR_CHNL0_STTS_WPTR_REG, | |
1983 | FH_RSCSR_CHNL0_RBDCB_BASE_REG, | |
1984 | FH_RSCSR_CHNL0_WPTR, | |
1985 | FH_MEM_RCSR_CHNL0_CONFIG_REG, | |
1986 | FH_MEM_RSSR_SHARED_CTRL_REG, | |
1987 | FH_MEM_RSSR_RX_STATUS_REG, | |
1988 | FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV, | |
1989 | FH_TSSR_TX_STATUS_REG, | |
1990 | FH_TSSR_TX_ERROR_REG | |
1991 | }; | |
1992 | #ifdef CONFIG_IWLWIFI_DEBUG | |
1993 | if (display) { | |
1994 | bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40; | |
1995 | *buf = kmalloc(bufsz, GFP_KERNEL); | |
1996 | if (!*buf) | |
1997 | return -ENOMEM; | |
1998 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1999 | "FH register values:\n"); | |
2000 | for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) { | |
2001 | pos += scnprintf(*buf + pos, bufsz - pos, | |
2002 | " %34s: 0X%08x\n", | |
2003 | get_fh_string(fh_tbl[i]), | |
83ed9015 | 2004 | iwl_read_direct32(bus(trans), fh_tbl[i])); |
16db88ba EG |
2005 | } |
2006 | return pos; | |
2007 | } | |
2008 | #endif | |
2009 | IWL_ERR(trans, "FH register values:\n"); | |
2010 | for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) { | |
2011 | IWL_ERR(trans, " %34s: 0X%08x\n", | |
2012 | get_fh_string(fh_tbl[i]), | |
83ed9015 | 2013 | iwl_read_direct32(bus(trans), fh_tbl[i])); |
16db88ba EG |
2014 | } |
2015 | return 0; | |
2016 | } | |
2017 | ||
2018 | static ssize_t iwl_dbgfs_fh_reg_read(struct file *file, | |
2019 | char __user *user_buf, | |
2020 | size_t count, loff_t *ppos) | |
2021 | { | |
2022 | struct iwl_trans *trans = file->private_data; | |
2023 | char *buf; | |
2024 | int pos = 0; | |
2025 | ssize_t ret = -EFAULT; | |
2026 | ||
2027 | ret = pos = iwl_dump_fh(trans, &buf, true); | |
2028 | if (buf) { | |
2029 | ret = simple_read_from_buffer(user_buf, | |
2030 | count, ppos, buf, pos); | |
2031 | kfree(buf); | |
2032 | } | |
2033 | ||
2034 | return ret; | |
2035 | } | |
2036 | ||
87e5666c | 2037 | DEBUGFS_READ_WRITE_FILE_OPS(traffic_log); |
7ff94706 | 2038 | DEBUGFS_READ_WRITE_FILE_OPS(log_event); |
1f7b6172 | 2039 | DEBUGFS_READ_WRITE_FILE_OPS(interrupt); |
16db88ba | 2040 | DEBUGFS_READ_FILE_OPS(fh_reg); |
87e5666c EG |
2041 | DEBUGFS_READ_FILE_OPS(rx_queue); |
2042 | DEBUGFS_READ_FILE_OPS(tx_queue); | |
16db88ba | 2043 | DEBUGFS_WRITE_FILE_OPS(csr); |
87e5666c EG |
2044 | |
2045 | /* | |
2046 | * Create the debugfs files and directories | |
2047 | * | |
2048 | */ | |
2049 | static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans, | |
2050 | struct dentry *dir) | |
2051 | { | |
87e5666c EG |
2052 | DEBUGFS_ADD_FILE(traffic_log, dir, S_IWUSR | S_IRUSR); |
2053 | DEBUGFS_ADD_FILE(rx_queue, dir, S_IRUSR); | |
2054 | DEBUGFS_ADD_FILE(tx_queue, dir, S_IRUSR); | |
7ff94706 | 2055 | DEBUGFS_ADD_FILE(log_event, dir, S_IWUSR | S_IRUSR); |
1f7b6172 | 2056 | DEBUGFS_ADD_FILE(interrupt, dir, S_IWUSR | S_IRUSR); |
16db88ba EG |
2057 | DEBUGFS_ADD_FILE(csr, dir, S_IWUSR); |
2058 | DEBUGFS_ADD_FILE(fh_reg, dir, S_IRUSR); | |
87e5666c EG |
2059 | return 0; |
2060 | } | |
2061 | #else | |
2062 | static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans, | |
2063 | struct dentry *dir) | |
2064 | { return 0; } | |
2065 | ||
2066 | #endif /*CONFIG_IWLWIFI_DEBUGFS */ | |
2067 | ||
e6bb4c9c EG |
2068 | const struct iwl_trans_ops trans_ops_pcie = { |
2069 | .alloc = iwl_trans_pcie_alloc, | |
2070 | .request_irq = iwl_trans_pcie_request_irq, | |
2071 | .start_device = iwl_trans_pcie_start_device, | |
2072 | .prepare_card_hw = iwl_trans_pcie_prepare_card_hw, | |
2073 | .stop_device = iwl_trans_pcie_stop_device, | |
48d42c42 | 2074 | |
e6bb4c9c | 2075 | .tx_start = iwl_trans_pcie_tx_start, |
e13c0c59 | 2076 | .wake_any_queue = iwl_trans_pcie_wake_any_queue, |
48d42c42 | 2077 | |
e6bb4c9c EG |
2078 | .send_cmd = iwl_trans_pcie_send_cmd, |
2079 | .send_cmd_pdu = iwl_trans_pcie_send_cmd_pdu, | |
c85eb619 | 2080 | |
e6bb4c9c | 2081 | .tx = iwl_trans_pcie_tx, |
a0eaad71 | 2082 | .reclaim = iwl_trans_pcie_reclaim, |
34c1b7ba | 2083 | |
7f01d567 | 2084 | .tx_agg_disable = iwl_trans_pcie_tx_agg_disable, |
288712a6 | 2085 | .tx_agg_alloc = iwl_trans_pcie_tx_agg_alloc, |
c91bd124 | 2086 | .tx_agg_setup = iwl_trans_pcie_tx_agg_setup, |
34c1b7ba | 2087 | |
e6bb4c9c | 2088 | .kick_nic = iwl_trans_pcie_kick_nic, |
1e89cbac | 2089 | |
e6bb4c9c | 2090 | .free = iwl_trans_pcie_free, |
e20d4341 | 2091 | .stop_queue = iwl_trans_pcie_stop_queue, |
87e5666c EG |
2092 | |
2093 | .dbgfs_register = iwl_trans_pcie_dbgfs_register, | |
5f178cd2 EG |
2094 | |
2095 | .wait_tx_queue_empty = iwl_trans_pcie_wait_tx_queue_empty, | |
f22be624 | 2096 | .check_stuck_queue = iwl_trans_pcie_check_stuck_queue, |
5f178cd2 | 2097 | |
57210f7c EG |
2098 | .suspend = iwl_trans_pcie_suspend, |
2099 | .resume = iwl_trans_pcie_resume, | |
e6bb4c9c | 2100 | }; |
ab697a9f | 2101 |