Commit | Line | Data |
---|---|---|
1053d35f RR |
1 | /****************************************************************************** |
2 | * | |
901069c7 | 3 | * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved. |
1053d35f RR |
4 | * |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
759ef89f | 25 | * Intel Linux Wireless <ilw@linux.intel.com> |
1053d35f RR |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
27 | * | |
28 | *****************************************************************************/ | |
29 | ||
fd4abac5 | 30 | #include <linux/etherdevice.h> |
d43c36dc | 31 | #include <linux/sched.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
1053d35f RR |
33 | #include <net/mac80211.h> |
34 | #include "iwl-eeprom.h" | |
214d14d4 | 35 | #include "iwl-agn.h" |
1053d35f RR |
36 | #include "iwl-dev.h" |
37 | #include "iwl-core.h" | |
38 | #include "iwl-sta.h" | |
39 | #include "iwl-io.h" | |
40 | #include "iwl-helpers.h" | |
41 | ||
fd4abac5 TW |
42 | /** |
43 | * iwl_txq_update_write_ptr - Send new write index to hardware | |
44 | */ | |
7bfedc59 | 45 | void iwl_txq_update_write_ptr(struct iwl_priv *priv, struct iwl_tx_queue *txq) |
fd4abac5 TW |
46 | { |
47 | u32 reg = 0; | |
fd4abac5 TW |
48 | int txq_id = txq->q.id; |
49 | ||
50 | if (txq->need_update == 0) | |
7bfedc59 | 51 | return; |
fd4abac5 | 52 | |
f81c1f48 WYG |
53 | if (priv->cfg->base_params->shadow_reg_enable) { |
54 | /* shadow register enabled */ | |
55 | iwl_write32(priv, HBUS_TARG_WRPTR, | |
56 | txq->q.write_ptr | (txq_id << 8)); | |
57 | } else { | |
58 | /* if we're trying to save power */ | |
59 | if (test_bit(STATUS_POWER_PMI, &priv->status)) { | |
60 | /* wake up nic if it's powered down ... | |
61 | * uCode will wake up, and interrupt us again, so next | |
62 | * time we'll skip this part. */ | |
63 | reg = iwl_read32(priv, CSR_UCODE_DRV_GP1); | |
fd4abac5 | 64 | |
f81c1f48 WYG |
65 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { |
66 | IWL_DEBUG_INFO(priv, | |
67 | "Tx queue %d requesting wakeup," | |
68 | " GP1 = 0x%x\n", txq_id, reg); | |
69 | iwl_set_bit(priv, CSR_GP_CNTRL, | |
70 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
71 | return; | |
72 | } | |
fd4abac5 | 73 | |
f81c1f48 | 74 | iwl_write_direct32(priv, HBUS_TARG_WRPTR, |
fd4abac5 | 75 | txq->q.write_ptr | (txq_id << 8)); |
fd4abac5 | 76 | |
f81c1f48 WYG |
77 | /* |
78 | * else not in power-save mode, | |
79 | * uCode will never sleep when we're | |
80 | * trying to tx (during RFKILL, we're not trying to tx). | |
81 | */ | |
82 | } else | |
83 | iwl_write32(priv, HBUS_TARG_WRPTR, | |
84 | txq->q.write_ptr | (txq_id << 8)); | |
85 | } | |
fd4abac5 | 86 | txq->need_update = 0; |
fd4abac5 | 87 | } |
fd4abac5 | 88 | |
214d14d4 JB |
89 | static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx) |
90 | { | |
91 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
92 | ||
93 | dma_addr_t addr = get_unaligned_le32(&tb->lo); | |
94 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
95 | addr |= | |
96 | ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16; | |
97 | ||
98 | return addr; | |
99 | } | |
100 | ||
101 | static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx) | |
102 | { | |
103 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
104 | ||
105 | return le16_to_cpu(tb->hi_n_len) >> 4; | |
106 | } | |
107 | ||
108 | static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx, | |
109 | dma_addr_t addr, u16 len) | |
110 | { | |
111 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
112 | u16 hi_n_len = len << 4; | |
113 | ||
114 | put_unaligned_le32(addr, &tb->lo); | |
115 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
116 | hi_n_len |= ((addr >> 16) >> 16) & 0xF; | |
117 | ||
118 | tb->hi_n_len = cpu_to_le16(hi_n_len); | |
119 | ||
120 | tfd->num_tbs = idx + 1; | |
121 | } | |
122 | ||
123 | static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd) | |
124 | { | |
125 | return tfd->num_tbs & 0x1f; | |
126 | } | |
127 | ||
4ce7cc2b | 128 | static void iwlagn_unmap_tfd(struct iwl_priv *priv, struct iwl_cmd_meta *meta, |
3be3fdb5 | 129 | struct iwl_tfd *tfd, enum dma_data_direction dma_dir) |
214d14d4 | 130 | { |
214d14d4 JB |
131 | int i; |
132 | int num_tbs; | |
133 | ||
214d14d4 JB |
134 | /* Sanity check on number of chunks */ |
135 | num_tbs = iwl_tfd_get_num_tbs(tfd); | |
136 | ||
137 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
138 | IWL_ERR(priv, "Too many chunks: %i\n", num_tbs); | |
139 | /* @todo issue fatal error, it is quite serious situation */ | |
140 | return; | |
141 | } | |
142 | ||
143 | /* Unmap tx_cmd */ | |
144 | if (num_tbs) | |
795414db | 145 | dma_unmap_single(priv->bus.dev, |
4ce7cc2b JB |
146 | dma_unmap_addr(meta, mapping), |
147 | dma_unmap_len(meta, len), | |
795414db | 148 | DMA_BIDIRECTIONAL); |
214d14d4 JB |
149 | |
150 | /* Unmap chunks, if any. */ | |
151 | for (i = 1; i < num_tbs; i++) | |
795414db | 152 | dma_unmap_single(priv->bus.dev, iwl_tfd_tb_get_addr(tfd, i), |
e815407d | 153 | iwl_tfd_tb_get_len(tfd, i), dma_dir); |
4ce7cc2b JB |
154 | } |
155 | ||
156 | /** | |
157 | * iwlagn_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr] | |
158 | * @priv - driver private data | |
159 | * @txq - tx queue | |
160 | * | |
161 | * Does NOT advance any TFD circular buffer read/write indexes | |
162 | * Does NOT free the TFD itself (which is within circular buffer) | |
163 | */ | |
164 | void iwlagn_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq) | |
165 | { | |
166 | struct iwl_tfd *tfd_tmp = txq->tfds; | |
167 | int index = txq->q.read_ptr; | |
168 | ||
e815407d | 169 | iwlagn_unmap_tfd(priv, &txq->meta[index], &tfd_tmp[index], |
3be3fdb5 | 170 | DMA_TO_DEVICE); |
214d14d4 JB |
171 | |
172 | /* free SKB */ | |
173 | if (txq->txb) { | |
174 | struct sk_buff *skb; | |
175 | ||
176 | skb = txq->txb[txq->q.read_ptr].skb; | |
177 | ||
178 | /* can be called from irqs-disabled context */ | |
179 | if (skb) { | |
180 | dev_kfree_skb_any(skb); | |
181 | txq->txb[txq->q.read_ptr].skb = NULL; | |
182 | } | |
183 | } | |
184 | } | |
185 | ||
186 | int iwlagn_txq_attach_buf_to_tfd(struct iwl_priv *priv, | |
187 | struct iwl_tx_queue *txq, | |
188 | dma_addr_t addr, u16 len, | |
4c42db0f | 189 | u8 reset) |
214d14d4 JB |
190 | { |
191 | struct iwl_queue *q; | |
192 | struct iwl_tfd *tfd, *tfd_tmp; | |
193 | u32 num_tbs; | |
194 | ||
195 | q = &txq->q; | |
4ce7cc2b | 196 | tfd_tmp = txq->tfds; |
214d14d4 JB |
197 | tfd = &tfd_tmp[q->write_ptr]; |
198 | ||
199 | if (reset) | |
200 | memset(tfd, 0, sizeof(*tfd)); | |
201 | ||
202 | num_tbs = iwl_tfd_get_num_tbs(tfd); | |
203 | ||
204 | /* Each TFD can point to a maximum 20 Tx buffers */ | |
205 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
206 | IWL_ERR(priv, "Error can not send more than %d chunks\n", | |
207 | IWL_NUM_OF_TBS); | |
208 | return -EINVAL; | |
209 | } | |
210 | ||
211 | if (WARN_ON(addr & ~DMA_BIT_MASK(36))) | |
212 | return -EINVAL; | |
213 | ||
214 | if (unlikely(addr & ~IWL_TX_DMA_MASK)) | |
215 | IWL_ERR(priv, "Unaligned address = %llx\n", | |
216 | (unsigned long long)addr); | |
217 | ||
218 | iwl_tfd_set_tb(tfd, num_tbs, addr, len); | |
219 | ||
220 | return 0; | |
221 | } | |
222 | ||
387f3381 SG |
223 | /** |
224 | * iwl_tx_queue_unmap - Unmap any remaining DMA mappings and free skb's | |
225 | */ | |
226 | void iwl_tx_queue_unmap(struct iwl_priv *priv, int txq_id) | |
227 | { | |
228 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; | |
229 | struct iwl_queue *q = &txq->q; | |
230 | ||
231 | if (q->n_bd == 0) | |
232 | return; | |
233 | ||
234 | while (q->write_ptr != q->read_ptr) { | |
214d14d4 | 235 | iwlagn_txq_free_tfd(priv, txq); |
387f3381 SG |
236 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd); |
237 | } | |
238 | } | |
239 | ||
1053d35f RR |
240 | /** |
241 | * iwl_tx_queue_free - Deallocate DMA queue. | |
242 | * @txq: Transmit queue to deallocate. | |
243 | * | |
244 | * Empty queue by removing and destroying all BD's. | |
245 | * Free all buffers. | |
246 | * 0-fill, but do not free "txq" descriptor structure. | |
247 | */ | |
a8e74e27 | 248 | void iwl_tx_queue_free(struct iwl_priv *priv, int txq_id) |
1053d35f | 249 | { |
da99c4b6 | 250 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; |
3599d39a | 251 | struct device *dev = priv->bus.dev; |
71c55d90 | 252 | int i; |
1053d35f | 253 | |
387f3381 | 254 | iwl_tx_queue_unmap(priv, txq_id); |
1053d35f | 255 | |
1053d35f | 256 | /* De-alloc array of command/tx buffers */ |
961ba60a | 257 | for (i = 0; i < TFD_TX_CMD_SLOTS; i++) |
da99c4b6 | 258 | kfree(txq->cmd[i]); |
1053d35f RR |
259 | |
260 | /* De-alloc circular buffer of TFDs */ | |
261 | if (txq->q.n_bd) | |
f36d04ab SG |
262 | dma_free_coherent(dev, priv->hw_params.tfd_size * |
263 | txq->q.n_bd, txq->tfds, txq->q.dma_addr); | |
1053d35f RR |
264 | |
265 | /* De-alloc array of per-TFD driver data */ | |
266 | kfree(txq->txb); | |
267 | txq->txb = NULL; | |
268 | ||
c2acea8e JB |
269 | /* deallocate arrays */ |
270 | kfree(txq->cmd); | |
271 | kfree(txq->meta); | |
272 | txq->cmd = NULL; | |
273 | txq->meta = NULL; | |
274 | ||
1053d35f RR |
275 | /* 0-fill queue descriptor structure */ |
276 | memset(txq, 0, sizeof(*txq)); | |
277 | } | |
961ba60a TW |
278 | |
279 | /** | |
387f3381 | 280 | * iwl_cmd_queue_unmap - Unmap any remaining DMA mappings from command queue |
961ba60a | 281 | */ |
387f3381 | 282 | void iwl_cmd_queue_unmap(struct iwl_priv *priv) |
961ba60a | 283 | { |
13bb9483 | 284 | struct iwl_tx_queue *txq = &priv->txq[priv->cmd_queue]; |
961ba60a | 285 | struct iwl_queue *q = &txq->q; |
71c55d90 | 286 | int i; |
961ba60a TW |
287 | |
288 | if (q->n_bd == 0) | |
289 | return; | |
290 | ||
387f3381 | 291 | while (q->read_ptr != q->write_ptr) { |
4ce7cc2b | 292 | i = get_cmd_index(q, q->read_ptr); |
dd487449 | 293 | |
3598e177 | 294 | if (txq->meta[i].flags & CMD_MAPPED) { |
e815407d | 295 | iwlagn_unmap_tfd(priv, &txq->meta[i], &txq->tfds[i], |
3be3fdb5 | 296 | DMA_BIDIRECTIONAL); |
3598e177 SG |
297 | txq->meta[i].flags = 0; |
298 | } | |
dd487449 | 299 | |
3598e177 | 300 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd); |
dd487449 | 301 | } |
387f3381 SG |
302 | } |
303 | ||
304 | /** | |
305 | * iwl_cmd_queue_free - Deallocate DMA queue. | |
306 | * @txq: Transmit queue to deallocate. | |
307 | * | |
308 | * Empty queue by removing and destroying all BD's. | |
309 | * Free all buffers. | |
310 | * 0-fill, but do not free "txq" descriptor structure. | |
311 | */ | |
312 | void iwl_cmd_queue_free(struct iwl_priv *priv) | |
313 | { | |
314 | struct iwl_tx_queue *txq = &priv->txq[priv->cmd_queue]; | |
3599d39a | 315 | struct device *dev = priv->bus.dev; |
387f3381 SG |
316 | int i; |
317 | ||
318 | iwl_cmd_queue_unmap(priv); | |
dd487449 | 319 | |
961ba60a | 320 | /* De-alloc array of command/tx buffers */ |
4ce7cc2b | 321 | for (i = 0; i < TFD_CMD_SLOTS; i++) |
961ba60a TW |
322 | kfree(txq->cmd[i]); |
323 | ||
324 | /* De-alloc circular buffer of TFDs */ | |
325 | if (txq->q.n_bd) | |
f36d04ab SG |
326 | dma_free_coherent(dev, priv->hw_params.tfd_size * txq->q.n_bd, |
327 | txq->tfds, txq->q.dma_addr); | |
961ba60a | 328 | |
28142986 RC |
329 | /* deallocate arrays */ |
330 | kfree(txq->cmd); | |
331 | kfree(txq->meta); | |
332 | txq->cmd = NULL; | |
333 | txq->meta = NULL; | |
334 | ||
961ba60a TW |
335 | /* 0-fill queue descriptor structure */ |
336 | memset(txq, 0, sizeof(*txq)); | |
337 | } | |
3e5d238f | 338 | |
fd4abac5 TW |
339 | /*************** DMA-QUEUE-GENERAL-FUNCTIONS ***** |
340 | * DMA services | |
341 | * | |
342 | * Theory of operation | |
343 | * | |
344 | * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer | |
345 | * of buffer descriptors, each of which points to one or more data buffers for | |
346 | * the device to read from or fill. Driver and device exchange status of each | |
347 | * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty | |
348 | * entries in each circular buffer, to protect against confusing empty and full | |
349 | * queue states. | |
350 | * | |
351 | * The device reads or writes the data in the queues via the device's several | |
352 | * DMA/FIFO channels. Each queue is mapped to a single DMA channel. | |
353 | * | |
354 | * For Tx queue, there are low mark and high mark limits. If, after queuing | |
355 | * the packet for Tx, free space become < low mark, Tx queue stopped. When | |
356 | * reclaiming packets (on 'tx done IRQ), if free space become > high mark, | |
357 | * Tx queue resumed. | |
358 | * | |
fd4abac5 TW |
359 | ***************************************************/ |
360 | ||
361 | int iwl_queue_space(const struct iwl_queue *q) | |
362 | { | |
363 | int s = q->read_ptr - q->write_ptr; | |
364 | ||
365 | if (q->read_ptr > q->write_ptr) | |
366 | s -= q->n_bd; | |
367 | ||
368 | if (s <= 0) | |
369 | s += q->n_window; | |
370 | /* keep some reserve to not confuse empty and full situations */ | |
371 | s -= 2; | |
372 | if (s < 0) | |
373 | s = 0; | |
374 | return s; | |
375 | } | |
fd4abac5 | 376 | |
1053d35f RR |
377 | /** |
378 | * iwl_queue_init - Initialize queue's high/low-water and read/write indexes | |
379 | */ | |
02aca585 | 380 | int iwl_queue_init(struct iwl_priv *priv, struct iwl_queue *q, |
1053d35f RR |
381 | int count, int slots_num, u32 id) |
382 | { | |
383 | q->n_bd = count; | |
384 | q->n_window = slots_num; | |
385 | q->id = id; | |
386 | ||
387 | /* count must be power-of-two size, otherwise iwl_queue_inc_wrap | |
388 | * and iwl_queue_dec_wrap are broken. */ | |
3e41ace5 JB |
389 | if (WARN_ON(!is_power_of_2(count))) |
390 | return -EINVAL; | |
1053d35f RR |
391 | |
392 | /* slots_num must be power-of-two size, otherwise | |
393 | * get_cmd_index is broken. */ | |
3e41ace5 JB |
394 | if (WARN_ON(!is_power_of_2(slots_num))) |
395 | return -EINVAL; | |
1053d35f RR |
396 | |
397 | q->low_mark = q->n_window / 4; | |
398 | if (q->low_mark < 4) | |
399 | q->low_mark = 4; | |
400 | ||
401 | q->high_mark = q->n_window / 8; | |
402 | if (q->high_mark < 2) | |
403 | q->high_mark = 2; | |
404 | ||
405 | q->write_ptr = q->read_ptr = 0; | |
406 | ||
407 | return 0; | |
408 | } | |
409 | ||
fd4abac5 TW |
410 | /*************** HOST COMMAND QUEUE FUNCTIONS *****/ |
411 | ||
412 | /** | |
413 | * iwl_enqueue_hcmd - enqueue a uCode command | |
414 | * @priv: device private data point | |
415 | * @cmd: a point to the ucode command structure | |
416 | * | |
417 | * The function returns < 0 values to indicate the operation is | |
418 | * failed. On success, it turns the index (> 0) of command in the | |
419 | * command queue. | |
420 | */ | |
421 | int iwl_enqueue_hcmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd) | |
422 | { | |
13bb9483 | 423 | struct iwl_tx_queue *txq = &priv->txq[priv->cmd_queue]; |
fd4abac5 | 424 | struct iwl_queue *q = &txq->q; |
c2acea8e JB |
425 | struct iwl_device_cmd *out_cmd; |
426 | struct iwl_cmd_meta *out_meta; | |
fd4abac5 | 427 | dma_addr_t phys_addr; |
fd4abac5 | 428 | unsigned long flags; |
f3674227 | 429 | u32 idx; |
4ce7cc2b | 430 | u16 copy_size, cmd_size; |
0975cc8f | 431 | bool is_ct_kill = false; |
4ce7cc2b JB |
432 | bool had_nocopy = false; |
433 | int i; | |
434 | u8 *cmd_dest; | |
435 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING | |
436 | const void *trace_bufs[IWL_MAX_CMD_TFDS + 1] = {}; | |
437 | int trace_lens[IWL_MAX_CMD_TFDS + 1] = {}; | |
438 | int trace_idx; | |
439 | #endif | |
fd4abac5 | 440 | |
3083d03c WYG |
441 | if (test_bit(STATUS_FW_ERROR, &priv->status)) { |
442 | IWL_WARN(priv, "fw recovery, no hcmd send\n"); | |
443 | return -EIO; | |
444 | } | |
445 | ||
4ce7cc2b JB |
446 | copy_size = sizeof(out_cmd->hdr); |
447 | cmd_size = sizeof(out_cmd->hdr); | |
448 | ||
449 | /* need one for the header if the first is NOCOPY */ | |
450 | BUILD_BUG_ON(IWL_MAX_CMD_TFDS > IWL_NUM_OF_TBS - 1); | |
451 | ||
452 | for (i = 0; i < IWL_MAX_CMD_TFDS; i++) { | |
453 | if (!cmd->len[i]) | |
454 | continue; | |
455 | if (cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY) { | |
456 | had_nocopy = true; | |
457 | } else { | |
458 | /* NOCOPY must not be followed by normal! */ | |
459 | if (WARN_ON(had_nocopy)) | |
460 | return -EINVAL; | |
461 | copy_size += cmd->len[i]; | |
462 | } | |
463 | cmd_size += cmd->len[i]; | |
464 | } | |
fd4abac5 | 465 | |
3e41ace5 JB |
466 | /* |
467 | * If any of the command structures end up being larger than | |
4ce7cc2b JB |
468 | * the TFD_MAX_PAYLOAD_SIZE and they aren't dynamically |
469 | * allocated into separate TFDs, then we will need to | |
470 | * increase the size of the buffers. | |
3e41ace5 | 471 | */ |
4ce7cc2b | 472 | if (WARN_ON(copy_size > TFD_MAX_PAYLOAD_SIZE)) |
3e41ace5 | 473 | return -EINVAL; |
fd4abac5 | 474 | |
7812b167 | 475 | if (iwl_is_rfkill(priv) || iwl_is_ctkill(priv)) { |
f2f21b49 RC |
476 | IWL_WARN(priv, "Not sending command - %s KILL\n", |
477 | iwl_is_rfkill(priv) ? "RF" : "CT"); | |
fd4abac5 TW |
478 | return -EIO; |
479 | } | |
7b21f00e | 480 | |
3598e177 SG |
481 | spin_lock_irqsave(&priv->hcmd_lock, flags); |
482 | ||
c2acea8e | 483 | if (iwl_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) { |
3598e177 SG |
484 | spin_unlock_irqrestore(&priv->hcmd_lock, flags); |
485 | ||
2d237f71 | 486 | IWL_ERR(priv, "No space in command queue\n"); |
f42e7662 | 487 | is_ct_kill = iwl_check_for_ct_kill(priv); |
0975cc8f | 488 | if (!is_ct_kill) { |
7812b167 | 489 | IWL_ERR(priv, "Restarting adapter due to queue full\n"); |
e649437f | 490 | iwlagn_fw_error(priv, false); |
7812b167 | 491 | } |
fd4abac5 TW |
492 | return -ENOSPC; |
493 | } | |
494 | ||
4ce7cc2b | 495 | idx = get_cmd_index(q, q->write_ptr); |
da99c4b6 | 496 | out_cmd = txq->cmd[idx]; |
c2acea8e JB |
497 | out_meta = &txq->meta[idx]; |
498 | ||
3598e177 SG |
499 | if (WARN_ON(out_meta->flags & CMD_MAPPED)) { |
500 | spin_unlock_irqrestore(&priv->hcmd_lock, flags); | |
501 | return -ENOSPC; | |
502 | } | |
503 | ||
8ce73f3a | 504 | memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */ |
c2acea8e JB |
505 | if (cmd->flags & CMD_WANT_SKB) |
506 | out_meta->source = cmd; | |
507 | if (cmd->flags & CMD_ASYNC) | |
508 | out_meta->callback = cmd->callback; | |
fd4abac5 | 509 | |
4ce7cc2b | 510 | /* set up the header */ |
fd4abac5 | 511 | |
4ce7cc2b | 512 | out_cmd->hdr.cmd = cmd->id; |
fd4abac5 | 513 | out_cmd->hdr.flags = 0; |
13bb9483 | 514 | out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(priv->cmd_queue) | |
4ce7cc2b JB |
515 | INDEX_TO_SEQ(q->write_ptr)); |
516 | ||
517 | /* and copy the data that needs to be copied */ | |
518 | ||
519 | cmd_dest = &out_cmd->cmd.payload[0]; | |
520 | for (i = 0; i < IWL_MAX_CMD_TFDS; i++) { | |
521 | if (!cmd->len[i]) | |
522 | continue; | |
523 | if (cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY) | |
524 | break; | |
525 | memcpy(cmd_dest, cmd->data[i], cmd->len[i]); | |
526 | cmd_dest += cmd->len[i]; | |
ded2ae7c | 527 | } |
4ce7cc2b JB |
528 | |
529 | IWL_DEBUG_HC(priv, "Sending command %s (#%x), seq: 0x%04X, " | |
530 | "%d bytes at %d[%d]:%d\n", | |
531 | get_cmd_string(out_cmd->hdr.cmd), | |
532 | out_cmd->hdr.cmd, | |
533 | le16_to_cpu(out_cmd->hdr.sequence), cmd_size, | |
534 | q->write_ptr, idx, priv->cmd_queue); | |
535 | ||
795414db EG |
536 | phys_addr = dma_map_single(priv->bus.dev, &out_cmd->hdr, copy_size, |
537 | DMA_BIDIRECTIONAL); | |
538 | if (unlikely(dma_mapping_error(priv->bus.dev, phys_addr))) { | |
2c46f72e JB |
539 | idx = -ENOMEM; |
540 | goto out; | |
541 | } | |
542 | ||
2e724443 | 543 | dma_unmap_addr_set(out_meta, mapping, phys_addr); |
4ce7cc2b JB |
544 | dma_unmap_len_set(out_meta, len, copy_size); |
545 | ||
546 | iwlagn_txq_attach_buf_to_tfd(priv, txq, phys_addr, copy_size, 1); | |
547 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING | |
548 | trace_bufs[0] = &out_cmd->hdr; | |
549 | trace_lens[0] = copy_size; | |
550 | trace_idx = 1; | |
551 | #endif | |
552 | ||
553 | for (i = 0; i < IWL_MAX_CMD_TFDS; i++) { | |
554 | if (!cmd->len[i]) | |
555 | continue; | |
556 | if (!(cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY)) | |
557 | continue; | |
795414db | 558 | phys_addr = dma_map_single(priv->bus.dev, (void *)cmd->data[i], |
3be3fdb5 | 559 | cmd->len[i], DMA_BIDIRECTIONAL); |
795414db | 560 | if (dma_mapping_error(priv->bus.dev, phys_addr)) { |
4ce7cc2b | 561 | iwlagn_unmap_tfd(priv, out_meta, |
e815407d | 562 | &txq->tfds[q->write_ptr], |
3be3fdb5 | 563 | DMA_BIDIRECTIONAL); |
4ce7cc2b JB |
564 | idx = -ENOMEM; |
565 | goto out; | |
566 | } | |
567 | ||
568 | iwlagn_txq_attach_buf_to_tfd(priv, txq, phys_addr, | |
569 | cmd->len[i], 0); | |
570 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING | |
571 | trace_bufs[trace_idx] = cmd->data[i]; | |
572 | trace_lens[trace_idx] = cmd->len[i]; | |
573 | trace_idx++; | |
574 | #endif | |
575 | } | |
df833b1d | 576 | |
2c46f72e JB |
577 | out_meta->flags = cmd->flags | CMD_MAPPED; |
578 | ||
579 | txq->need_update = 1; | |
580 | ||
4ce7cc2b JB |
581 | /* check that tracing gets all possible blocks */ |
582 | BUILD_BUG_ON(IWL_MAX_CMD_TFDS + 1 != 3); | |
583 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING | |
584 | trace_iwlwifi_dev_hcmd(priv, cmd->flags, | |
585 | trace_bufs[0], trace_lens[0], | |
586 | trace_bufs[1], trace_lens[1], | |
587 | trace_bufs[2], trace_lens[2]); | |
588 | #endif | |
df833b1d | 589 | |
fd4abac5 TW |
590 | /* Increment and update queue's write index */ |
591 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
7bfedc59 | 592 | iwl_txq_update_write_ptr(priv, txq); |
fd4abac5 | 593 | |
2c46f72e | 594 | out: |
fd4abac5 | 595 | spin_unlock_irqrestore(&priv->hcmd_lock, flags); |
7bfedc59 | 596 | return idx; |
fd4abac5 TW |
597 | } |
598 | ||
17b88929 TW |
599 | /** |
600 | * iwl_hcmd_queue_reclaim - Reclaim TX command queue entries already Tx'd | |
601 | * | |
602 | * When FW advances 'R' index, all entries between old and new 'R' index | |
603 | * need to be reclaimed. As result, some free space forms. If there is | |
604 | * enough free space (> low mark), wake the stack that feeds us. | |
605 | */ | |
20ba2861 | 606 | static void iwl_hcmd_queue_reclaim(struct iwl_priv *priv, int txq_id, int idx) |
17b88929 TW |
607 | { |
608 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; | |
609 | struct iwl_queue *q = &txq->q; | |
610 | int nfreed = 0; | |
611 | ||
499b1883 | 612 | if ((idx >= q->n_bd) || (iwl_queue_used(q, idx) == 0)) { |
2e5d04da DH |
613 | IWL_ERR(priv, "%s: Read index for DMA queue txq id (%d), " |
614 | "index %d is out of range [0-%d] %d %d.\n", __func__, | |
615 | txq_id, idx, q->n_bd, q->write_ptr, q->read_ptr); | |
17b88929 TW |
616 | return; |
617 | } | |
618 | ||
499b1883 TW |
619 | for (idx = iwl_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx; |
620 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
17b88929 | 621 | |
499b1883 | 622 | if (nfreed++ > 0) { |
15b1687c | 623 | IWL_ERR(priv, "HCMD skipped: index (%d) %d %d\n", idx, |
17b88929 | 624 | q->write_ptr, q->read_ptr); |
e649437f | 625 | iwlagn_fw_error(priv, false); |
17b88929 | 626 | } |
da99c4b6 | 627 | |
17b88929 TW |
628 | } |
629 | } | |
630 | ||
631 | /** | |
632 | * iwl_tx_cmd_complete - Pull unused buffers off the queue and reclaim them | |
633 | * @rxb: Rx buffer to reclaim | |
634 | * | |
635 | * If an Rx buffer has an async callback associated with it the callback | |
636 | * will be executed. The attached skb (if present) will only be freed | |
637 | * if the callback returns 1 | |
638 | */ | |
639 | void iwl_tx_cmd_complete(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb) | |
640 | { | |
2f301227 | 641 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
17b88929 TW |
642 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
643 | int txq_id = SEQ_TO_QUEUE(sequence); | |
644 | int index = SEQ_TO_INDEX(sequence); | |
17b88929 | 645 | int cmd_index; |
c2acea8e JB |
646 | struct iwl_device_cmd *cmd; |
647 | struct iwl_cmd_meta *meta; | |
13bb9483 | 648 | struct iwl_tx_queue *txq = &priv->txq[priv->cmd_queue]; |
3598e177 | 649 | unsigned long flags; |
17b88929 TW |
650 | |
651 | /* If a Tx command is being handled and it isn't in the actual | |
652 | * command queue then there a command routing bug has been introduced | |
653 | * in the queue management code. */ | |
13bb9483 JB |
654 | if (WARN(txq_id != priv->cmd_queue, |
655 | "wrong command queue %d (should be %d), sequence 0x%X readp=%d writep=%d\n", | |
656 | txq_id, priv->cmd_queue, sequence, | |
657 | priv->txq[priv->cmd_queue].q.read_ptr, | |
658 | priv->txq[priv->cmd_queue].q.write_ptr)) { | |
ec741164 | 659 | iwl_print_hex_error(priv, pkt, 32); |
55d6a3cd | 660 | return; |
01ef9323 | 661 | } |
17b88929 | 662 | |
4ce7cc2b | 663 | cmd_index = get_cmd_index(&txq->q, index); |
dd487449 ZY |
664 | cmd = txq->cmd[cmd_index]; |
665 | meta = &txq->meta[cmd_index]; | |
17b88929 | 666 | |
3be3fdb5 | 667 | iwlagn_unmap_tfd(priv, meta, &txq->tfds[index], DMA_BIDIRECTIONAL); |
c33de625 | 668 | |
17b88929 | 669 | /* Input error checking is done when commands are added to queue. */ |
c2acea8e | 670 | if (meta->flags & CMD_WANT_SKB) { |
2f301227 ZY |
671 | meta->source->reply_page = (unsigned long)rxb_addr(rxb); |
672 | rxb->page = NULL; | |
2624e96c SG |
673 | } else if (meta->callback) |
674 | meta->callback(priv, cmd, pkt); | |
675 | ||
676 | spin_lock_irqsave(&priv->hcmd_lock, flags); | |
17b88929 | 677 | |
20ba2861 | 678 | iwl_hcmd_queue_reclaim(priv, txq_id, index); |
17b88929 | 679 | |
c2acea8e | 680 | if (!(meta->flags & CMD_ASYNC)) { |
17b88929 | 681 | clear_bit(STATUS_HCMD_ACTIVE, &priv->status); |
91dd6c27 | 682 | IWL_DEBUG_INFO(priv, "Clearing HCMD_ACTIVE for command %s\n", |
d2dfe6df | 683 | get_cmd_string(cmd->hdr.cmd)); |
17b88929 TW |
684 | wake_up_interruptible(&priv->wait_command_queue); |
685 | } | |
3598e177 SG |
686 | |
687 | /* Mark as unmapped */ | |
dd487449 | 688 | meta->flags = 0; |
3598e177 SG |
689 | |
690 | spin_unlock_irqrestore(&priv->hcmd_lock, flags); | |
17b88929 | 691 | } |