iwlwifi: Use sta_bcast_id variable instead of BROADCAST_ID constant
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / iwl3945-base.c
CommitLineData
b481de9c
ZY
1/******************************************************************************
2 *
3 * Copyright(c) 2003 - 2007 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * James P. Ketrenos <ipw2100-admin@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
b481de9c
ZY
30#include <linux/kernel.h>
31#include <linux/module.h>
32#include <linux/version.h>
33#include <linux/init.h>
34#include <linux/pci.h>
35#include <linux/dma-mapping.h>
36#include <linux/delay.h>
37#include <linux/skbuff.h>
38#include <linux/netdevice.h>
39#include <linux/wireless.h>
40#include <linux/firmware.h>
b481de9c
ZY
41#include <linux/etherdevice.h>
42#include <linux/if_arp.h>
43
44#include <net/ieee80211_radiotap.h>
45#include <net/mac80211.h>
46
47#include <asm/div64.h>
48
82b9a121 49#include "iwl-3945-core.h"
b481de9c
ZY
50#include "iwl-3945.h"
51#include "iwl-helpers.h"
52
c8b0e6e1 53#ifdef CONFIG_IWL3945_DEBUG
bb8c093b 54u32 iwl3945_debug_level;
b481de9c
ZY
55#endif
56
bb8c093b
CH
57static int iwl3945_tx_queue_update_write_ptr(struct iwl3945_priv *priv,
58 struct iwl3945_tx_queue *txq);
416e1438 59
b481de9c
ZY
60/******************************************************************************
61 *
62 * module boiler plate
63 *
64 ******************************************************************************/
65
66/* module parameters */
6440adb5
CB
67static int iwl3945_param_disable_hw_scan; /* def: 0 = use 3945's h/w scan */
68static int iwl3945_param_debug; /* def: 0 = minimal debug log messages */
69static int iwl3945_param_disable; /* def: 0 = enable radio */
9fbab516 70static int iwl3945_param_antenna; /* def: 0 = both antennas (use diversity) */
6440adb5
CB
71int iwl3945_param_hwcrypto; /* def: 0 = use software encryption */
72static int iwl3945_param_qos_enable = 1; /* def: 1 = use quality of service */
73int iwl3945_param_queues_num = IWL_MAX_NUM_QUEUES; /* def: 8 Tx queues */
b481de9c
ZY
74
75/*
76 * module name, copyright, version, etc.
77 * NOTE: DRV_NAME is defined in iwlwifi.h for use by iwl-debug.h and printk
78 */
79
80#define DRV_DESCRIPTION \
81"Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
82
c8b0e6e1 83#ifdef CONFIG_IWL3945_DEBUG
b481de9c
ZY
84#define VD "d"
85#else
86#define VD
87#endif
88
c8b0e6e1 89#ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
b481de9c
ZY
90#define VS "s"
91#else
92#define VS
93#endif
94
b9e0b449 95#define IWLWIFI_VERSION "1.2.26k" VD VS
b481de9c
ZY
96#define DRV_COPYRIGHT "Copyright(c) 2003-2007 Intel Corporation"
97#define DRV_VERSION IWLWIFI_VERSION
98
b481de9c
ZY
99
100MODULE_DESCRIPTION(DRV_DESCRIPTION);
101MODULE_VERSION(DRV_VERSION);
102MODULE_AUTHOR(DRV_COPYRIGHT);
103MODULE_LICENSE("GPL");
104
416e1438 105static __le16 *ieee80211_get_qos_ctrl(struct ieee80211_hdr *hdr)
b481de9c
ZY
106{
107 u16 fc = le16_to_cpu(hdr->frame_control);
108 int hdr_len = ieee80211_get_hdrlen(fc);
109
110 if ((fc & 0x00cc) == (IEEE80211_STYPE_QOS_DATA | IEEE80211_FTYPE_DATA))
111 return (__le16 *) ((u8 *) hdr + hdr_len - QOS_CONTROL_LEN);
112 return NULL;
113}
114
8318d78a
JB
115static const struct ieee80211_supported_band *iwl3945_get_band(
116 struct iwl3945_priv *priv, enum ieee80211_band band)
b481de9c 117{
8318d78a 118 return priv->hw->wiphy->bands[band];
b481de9c
ZY
119}
120
bb8c093b 121static int iwl3945_is_empty_essid(const char *essid, int essid_len)
b481de9c
ZY
122{
123 /* Single white space is for Linksys APs */
124 if (essid_len == 1 && essid[0] == ' ')
125 return 1;
126
127 /* Otherwise, if the entire essid is 0, we assume it is hidden */
128 while (essid_len) {
129 essid_len--;
130 if (essid[essid_len] != '\0')
131 return 0;
132 }
133
134 return 1;
135}
136
bb8c093b 137static const char *iwl3945_escape_essid(const char *essid, u8 essid_len)
b481de9c
ZY
138{
139 static char escaped[IW_ESSID_MAX_SIZE * 2 + 1];
140 const char *s = essid;
141 char *d = escaped;
142
bb8c093b 143 if (iwl3945_is_empty_essid(essid, essid_len)) {
b481de9c
ZY
144 memcpy(escaped, "<hidden>", sizeof("<hidden>"));
145 return escaped;
146 }
147
148 essid_len = min(essid_len, (u8) IW_ESSID_MAX_SIZE);
149 while (essid_len--) {
150 if (*s == '\0') {
151 *d++ = '\\';
152 *d++ = '0';
153 s++;
154 } else
155 *d++ = *s++;
156 }
157 *d = '\0';
158 return escaped;
159}
160
b481de9c
ZY
161/*************** DMA-QUEUE-GENERAL-FUNCTIONS *****
162 * DMA services
163 *
164 * Theory of operation
165 *
6440adb5
CB
166 * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer
167 * of buffer descriptors, each of which points to one or more data buffers for
168 * the device to read from or fill. Driver and device exchange status of each
169 * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty
170 * entries in each circular buffer, to protect against confusing empty and full
171 * queue states.
172 *
173 * The device reads or writes the data in the queues via the device's several
174 * DMA/FIFO channels. Each queue is mapped to a single DMA channel.
b481de9c
ZY
175 *
176 * For Tx queue, there are low mark and high mark limits. If, after queuing
177 * the packet for Tx, free space become < low mark, Tx queue stopped. When
178 * reclaiming packets (on 'tx done IRQ), if free space become > high mark,
179 * Tx queue resumed.
180 *
6440adb5
CB
181 * The 3945 operates with six queues: One receive queue, one transmit queue
182 * (#4) for sending commands to the device firmware, and four transmit queues
183 * (#0-3) for data tx via EDCA. An additional 2 HCCA queues are unused.
b481de9c
ZY
184 ***************************************************/
185
c54b679d 186int iwl3945_queue_space(const struct iwl3945_queue *q)
b481de9c 187{
fc4b6853 188 int s = q->read_ptr - q->write_ptr;
b481de9c 189
fc4b6853 190 if (q->read_ptr > q->write_ptr)
b481de9c
ZY
191 s -= q->n_bd;
192
193 if (s <= 0)
194 s += q->n_window;
195 /* keep some reserve to not confuse empty and full situations */
196 s -= 2;
197 if (s < 0)
198 s = 0;
199 return s;
200}
201
c54b679d 202int iwl3945_x2_queue_used(const struct iwl3945_queue *q, int i)
b481de9c 203{
fc4b6853
TW
204 return q->write_ptr > q->read_ptr ?
205 (i >= q->read_ptr && i < q->write_ptr) :
206 !(i < q->read_ptr && i >= q->write_ptr);
b481de9c
ZY
207}
208
c54b679d 209
bb8c093b 210static inline u8 get_cmd_index(struct iwl3945_queue *q, u32 index, int is_huge)
b481de9c 211{
6440adb5 212 /* This is for scan command, the big buffer at end of command array */
b481de9c 213 if (is_huge)
6440adb5 214 return q->n_window; /* must be power of 2 */
b481de9c 215
6440adb5 216 /* Otherwise, use normal size buffers */
b481de9c
ZY
217 return index & (q->n_window - 1);
218}
219
6440adb5
CB
220/**
221 * iwl3945_queue_init - Initialize queue's high/low-water and read/write indexes
222 */
bb8c093b 223static int iwl3945_queue_init(struct iwl3945_priv *priv, struct iwl3945_queue *q,
b481de9c
ZY
224 int count, int slots_num, u32 id)
225{
226 q->n_bd = count;
227 q->n_window = slots_num;
228 q->id = id;
229
c54b679d
TW
230 /* count must be power-of-two size, otherwise iwl_queue_inc_wrap
231 * and iwl_queue_dec_wrap are broken. */
b481de9c
ZY
232 BUG_ON(!is_power_of_2(count));
233
234 /* slots_num must be power-of-two size, otherwise
235 * get_cmd_index is broken. */
236 BUG_ON(!is_power_of_2(slots_num));
237
238 q->low_mark = q->n_window / 4;
239 if (q->low_mark < 4)
240 q->low_mark = 4;
241
242 q->high_mark = q->n_window / 8;
243 if (q->high_mark < 2)
244 q->high_mark = 2;
245
fc4b6853 246 q->write_ptr = q->read_ptr = 0;
b481de9c
ZY
247
248 return 0;
249}
250
6440adb5
CB
251/**
252 * iwl3945_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue
253 */
bb8c093b
CH
254static int iwl3945_tx_queue_alloc(struct iwl3945_priv *priv,
255 struct iwl3945_tx_queue *txq, u32 id)
b481de9c
ZY
256{
257 struct pci_dev *dev = priv->pci_dev;
258
6440adb5
CB
259 /* Driver private data, only for Tx (not command) queues,
260 * not shared with device. */
b481de9c
ZY
261 if (id != IWL_CMD_QUEUE_NUM) {
262 txq->txb = kmalloc(sizeof(txq->txb[0]) *
263 TFD_QUEUE_SIZE_MAX, GFP_KERNEL);
264 if (!txq->txb) {
01ebd063 265 IWL_ERROR("kmalloc for auxiliary BD "
b481de9c
ZY
266 "structures failed\n");
267 goto error;
268 }
269 } else
270 txq->txb = NULL;
271
6440adb5
CB
272 /* Circular buffer of transmit frame descriptors (TFDs),
273 * shared with device */
b481de9c
ZY
274 txq->bd = pci_alloc_consistent(dev,
275 sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX,
276 &txq->q.dma_addr);
277
278 if (!txq->bd) {
279 IWL_ERROR("pci_alloc_consistent(%zd) failed\n",
280 sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX);
281 goto error;
282 }
283 txq->q.id = id;
284
285 return 0;
286
287 error:
288 if (txq->txb) {
289 kfree(txq->txb);
290 txq->txb = NULL;
291 }
292
293 return -ENOMEM;
294}
295
6440adb5
CB
296/**
297 * iwl3945_tx_queue_init - Allocate and initialize one tx/cmd queue
298 */
bb8c093b
CH
299int iwl3945_tx_queue_init(struct iwl3945_priv *priv,
300 struct iwl3945_tx_queue *txq, int slots_num, u32 txq_id)
b481de9c
ZY
301{
302 struct pci_dev *dev = priv->pci_dev;
303 int len;
304 int rc = 0;
305
6440adb5
CB
306 /*
307 * Alloc buffer array for commands (Tx or other types of commands).
308 * For the command queue (#4), allocate command space + one big
309 * command for scan, since scan command is very huge; the system will
310 * not have two scans at the same time, so only one is needed.
311 * For data Tx queues (all other queues), no super-size command
312 * space is needed.
313 */
bb8c093b 314 len = sizeof(struct iwl3945_cmd) * slots_num;
b481de9c
ZY
315 if (txq_id == IWL_CMD_QUEUE_NUM)
316 len += IWL_MAX_SCAN_SIZE;
317 txq->cmd = pci_alloc_consistent(dev, len, &txq->dma_addr_cmd);
318 if (!txq->cmd)
319 return -ENOMEM;
320
6440adb5 321 /* Alloc driver data array and TFD circular buffer */
bb8c093b 322 rc = iwl3945_tx_queue_alloc(priv, txq, txq_id);
b481de9c
ZY
323 if (rc) {
324 pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
325
326 return -ENOMEM;
327 }
328 txq->need_update = 0;
329
330 /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
c54b679d 331 * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */
b481de9c 332 BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
6440adb5
CB
333
334 /* Initialize queue high/low-water, head/tail indexes */
bb8c093b 335 iwl3945_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id);
b481de9c 336
6440adb5 337 /* Tell device where to find queue, enable DMA channel. */
bb8c093b 338 iwl3945_hw_tx_queue_init(priv, txq);
b481de9c
ZY
339
340 return 0;
341}
342
343/**
bb8c093b 344 * iwl3945_tx_queue_free - Deallocate DMA queue.
b481de9c
ZY
345 * @txq: Transmit queue to deallocate.
346 *
347 * Empty queue by removing and destroying all BD's.
6440adb5
CB
348 * Free all buffers.
349 * 0-fill, but do not free "txq" descriptor structure.
b481de9c 350 */
bb8c093b 351void iwl3945_tx_queue_free(struct iwl3945_priv *priv, struct iwl3945_tx_queue *txq)
b481de9c 352{
bb8c093b 353 struct iwl3945_queue *q = &txq->q;
b481de9c
ZY
354 struct pci_dev *dev = priv->pci_dev;
355 int len;
356
357 if (q->n_bd == 0)
358 return;
359
360 /* first, empty all BD's */
fc4b6853 361 for (; q->write_ptr != q->read_ptr;
c54b679d 362 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd))
bb8c093b 363 iwl3945_hw_txq_free_tfd(priv, txq);
b481de9c 364
bb8c093b 365 len = sizeof(struct iwl3945_cmd) * q->n_window;
b481de9c
ZY
366 if (q->id == IWL_CMD_QUEUE_NUM)
367 len += IWL_MAX_SCAN_SIZE;
368
6440adb5 369 /* De-alloc array of command/tx buffers */
b481de9c
ZY
370 pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
371
6440adb5 372 /* De-alloc circular buffer of TFDs */
b481de9c 373 if (txq->q.n_bd)
bb8c093b 374 pci_free_consistent(dev, sizeof(struct iwl3945_tfd_frame) *
b481de9c
ZY
375 txq->q.n_bd, txq->bd, txq->q.dma_addr);
376
6440adb5 377 /* De-alloc array of per-TFD driver data */
b481de9c
ZY
378 if (txq->txb) {
379 kfree(txq->txb);
380 txq->txb = NULL;
381 }
382
6440adb5 383 /* 0-fill queue descriptor structure */
b481de9c
ZY
384 memset(txq, 0, sizeof(*txq));
385}
386
bb8c093b 387const u8 iwl3945_broadcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
b481de9c
ZY
388
389/*************** STATION TABLE MANAGEMENT ****
9fbab516 390 * mac80211 should be examined to determine if sta_info is duplicating
b481de9c
ZY
391 * the functionality provided here
392 */
393
394/**************************************************************/
01ebd063 395#if 0 /* temporary disable till we add real remove station */
6440adb5
CB
396/**
397 * iwl3945_remove_station - Remove driver's knowledge of station.
398 *
399 * NOTE: This does not remove station from device's station table.
400 */
bb8c093b 401static u8 iwl3945_remove_station(struct iwl3945_priv *priv, const u8 *addr, int is_ap)
b481de9c
ZY
402{
403 int index = IWL_INVALID_STATION;
404 int i;
405 unsigned long flags;
406
407 spin_lock_irqsave(&priv->sta_lock, flags);
408
409 if (is_ap)
410 index = IWL_AP_ID;
411 else if (is_broadcast_ether_addr(addr))
412 index = priv->hw_setting.bcast_sta_id;
413 else
414 for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++)
415 if (priv->stations[i].used &&
416 !compare_ether_addr(priv->stations[i].sta.sta.addr,
417 addr)) {
418 index = i;
419 break;
420 }
421
422 if (unlikely(index == IWL_INVALID_STATION))
423 goto out;
424
425 if (priv->stations[index].used) {
426 priv->stations[index].used = 0;
427 priv->num_stations--;
428 }
429
430 BUG_ON(priv->num_stations < 0);
431
432out:
433 spin_unlock_irqrestore(&priv->sta_lock, flags);
434 return 0;
435}
556f8db7 436#endif
6440adb5
CB
437
438/**
439 * iwl3945_clear_stations_table - Clear the driver's station table
440 *
441 * NOTE: This does not clear or otherwise alter the device's station table.
442 */
bb8c093b 443static void iwl3945_clear_stations_table(struct iwl3945_priv *priv)
b481de9c
ZY
444{
445 unsigned long flags;
446
447 spin_lock_irqsave(&priv->sta_lock, flags);
448
449 priv->num_stations = 0;
450 memset(priv->stations, 0, sizeof(priv->stations));
451
452 spin_unlock_irqrestore(&priv->sta_lock, flags);
453}
454
6440adb5
CB
455/**
456 * iwl3945_add_station - Add station to station tables in driver and device
457 */
bb8c093b 458u8 iwl3945_add_station(struct iwl3945_priv *priv, const u8 *addr, int is_ap, u8 flags)
b481de9c
ZY
459{
460 int i;
461 int index = IWL_INVALID_STATION;
bb8c093b 462 struct iwl3945_station_entry *station;
b481de9c 463 unsigned long flags_spin;
0795af57 464 DECLARE_MAC_BUF(mac);
c14c521e 465 u8 rate;
b481de9c
ZY
466
467 spin_lock_irqsave(&priv->sta_lock, flags_spin);
468 if (is_ap)
469 index = IWL_AP_ID;
470 else if (is_broadcast_ether_addr(addr))
471 index = priv->hw_setting.bcast_sta_id;
472 else
473 for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++) {
474 if (!compare_ether_addr(priv->stations[i].sta.sta.addr,
475 addr)) {
476 index = i;
477 break;
478 }
479
480 if (!priv->stations[i].used &&
481 index == IWL_INVALID_STATION)
482 index = i;
483 }
484
01ebd063 485 /* These two conditions has the same outcome but keep them separate
b481de9c
ZY
486 since they have different meaning */
487 if (unlikely(index == IWL_INVALID_STATION)) {
488 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
489 return index;
490 }
491
492 if (priv->stations[index].used &&
493 !compare_ether_addr(priv->stations[index].sta.sta.addr, addr)) {
494 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
495 return index;
496 }
497
0795af57 498 IWL_DEBUG_ASSOC("Add STA ID %d: %s\n", index, print_mac(mac, addr));
b481de9c
ZY
499 station = &priv->stations[index];
500 station->used = 1;
501 priv->num_stations++;
502
6440adb5 503 /* Set up the REPLY_ADD_STA command to send to device */
bb8c093b 504 memset(&station->sta, 0, sizeof(struct iwl3945_addsta_cmd));
b481de9c
ZY
505 memcpy(station->sta.sta.addr, addr, ETH_ALEN);
506 station->sta.mode = 0;
507 station->sta.sta.sta_id = index;
508 station->sta.station_flags = 0;
509
8318d78a 510 if (priv->band == IEEE80211_BAND_5GHZ)
69946333
TW
511 rate = IWL_RATE_6M_PLCP;
512 else
513 rate = IWL_RATE_1M_PLCP;
c14c521e
ZY
514
515 /* Turn on both antennas for the station... */
516 station->sta.rate_n_flags =
bb8c093b 517 iwl3945_hw_set_rate_n_flags(rate, RATE_MCS_ANT_AB_MSK);
c14c521e
ZY
518 station->current_rate.rate_n_flags =
519 le16_to_cpu(station->sta.rate_n_flags);
520
b481de9c 521 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
6440adb5
CB
522
523 /* Add station to device's station table */
bb8c093b 524 iwl3945_send_add_station(priv, &station->sta, flags);
b481de9c
ZY
525 return index;
526
527}
528
529/*************** DRIVER STATUS FUNCTIONS *****/
530
bb8c093b 531static inline int iwl3945_is_ready(struct iwl3945_priv *priv)
b481de9c
ZY
532{
533 /* The adapter is 'ready' if READY and GEO_CONFIGURED bits are
534 * set but EXIT_PENDING is not */
535 return test_bit(STATUS_READY, &priv->status) &&
536 test_bit(STATUS_GEO_CONFIGURED, &priv->status) &&
537 !test_bit(STATUS_EXIT_PENDING, &priv->status);
538}
539
bb8c093b 540static inline int iwl3945_is_alive(struct iwl3945_priv *priv)
b481de9c
ZY
541{
542 return test_bit(STATUS_ALIVE, &priv->status);
543}
544
bb8c093b 545static inline int iwl3945_is_init(struct iwl3945_priv *priv)
b481de9c
ZY
546{
547 return test_bit(STATUS_INIT, &priv->status);
548}
549
bb8c093b 550static inline int iwl3945_is_rfkill(struct iwl3945_priv *priv)
b481de9c
ZY
551{
552 return test_bit(STATUS_RF_KILL_HW, &priv->status) ||
553 test_bit(STATUS_RF_KILL_SW, &priv->status);
554}
555
bb8c093b 556static inline int iwl3945_is_ready_rf(struct iwl3945_priv *priv)
b481de9c
ZY
557{
558
bb8c093b 559 if (iwl3945_is_rfkill(priv))
b481de9c
ZY
560 return 0;
561
bb8c093b 562 return iwl3945_is_ready(priv);
b481de9c
ZY
563}
564
565/*************** HOST COMMAND QUEUE FUNCTIONS *****/
566
567#define IWL_CMD(x) case x : return #x
568
569static const char *get_cmd_string(u8 cmd)
570{
571 switch (cmd) {
572 IWL_CMD(REPLY_ALIVE);
573 IWL_CMD(REPLY_ERROR);
574 IWL_CMD(REPLY_RXON);
575 IWL_CMD(REPLY_RXON_ASSOC);
576 IWL_CMD(REPLY_QOS_PARAM);
577 IWL_CMD(REPLY_RXON_TIMING);
578 IWL_CMD(REPLY_ADD_STA);
579 IWL_CMD(REPLY_REMOVE_STA);
580 IWL_CMD(REPLY_REMOVE_ALL_STA);
581 IWL_CMD(REPLY_3945_RX);
582 IWL_CMD(REPLY_TX);
583 IWL_CMD(REPLY_RATE_SCALE);
584 IWL_CMD(REPLY_LEDS_CMD);
585 IWL_CMD(REPLY_TX_LINK_QUALITY_CMD);
586 IWL_CMD(RADAR_NOTIFICATION);
587 IWL_CMD(REPLY_QUIET_CMD);
588 IWL_CMD(REPLY_CHANNEL_SWITCH);
589 IWL_CMD(CHANNEL_SWITCH_NOTIFICATION);
590 IWL_CMD(REPLY_SPECTRUM_MEASUREMENT_CMD);
591 IWL_CMD(SPECTRUM_MEASURE_NOTIFICATION);
592 IWL_CMD(POWER_TABLE_CMD);
593 IWL_CMD(PM_SLEEP_NOTIFICATION);
594 IWL_CMD(PM_DEBUG_STATISTIC_NOTIFIC);
595 IWL_CMD(REPLY_SCAN_CMD);
596 IWL_CMD(REPLY_SCAN_ABORT_CMD);
597 IWL_CMD(SCAN_START_NOTIFICATION);
598 IWL_CMD(SCAN_RESULTS_NOTIFICATION);
599 IWL_CMD(SCAN_COMPLETE_NOTIFICATION);
600 IWL_CMD(BEACON_NOTIFICATION);
601 IWL_CMD(REPLY_TX_BEACON);
602 IWL_CMD(WHO_IS_AWAKE_NOTIFICATION);
603 IWL_CMD(QUIET_NOTIFICATION);
604 IWL_CMD(REPLY_TX_PWR_TABLE_CMD);
605 IWL_CMD(MEASURE_ABORT_NOTIFICATION);
606 IWL_CMD(REPLY_BT_CONFIG);
607 IWL_CMD(REPLY_STATISTICS_CMD);
608 IWL_CMD(STATISTICS_NOTIFICATION);
609 IWL_CMD(REPLY_CARD_STATE_CMD);
610 IWL_CMD(CARD_STATE_NOTIFICATION);
611 IWL_CMD(MISSED_BEACONS_NOTIFICATION);
612 default:
613 return "UNKNOWN";
614
615 }
616}
617
618#define HOST_COMPLETE_TIMEOUT (HZ / 2)
619
620/**
bb8c093b 621 * iwl3945_enqueue_hcmd - enqueue a uCode command
b481de9c
ZY
622 * @priv: device private data point
623 * @cmd: a point to the ucode command structure
624 *
625 * The function returns < 0 values to indicate the operation is
626 * failed. On success, it turns the index (> 0) of command in the
627 * command queue.
628 */
bb8c093b 629static int iwl3945_enqueue_hcmd(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
b481de9c 630{
bb8c093b
CH
631 struct iwl3945_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM];
632 struct iwl3945_queue *q = &txq->q;
633 struct iwl3945_tfd_frame *tfd;
b481de9c 634 u32 *control_flags;
bb8c093b 635 struct iwl3945_cmd *out_cmd;
b481de9c
ZY
636 u32 idx;
637 u16 fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr));
638 dma_addr_t phys_addr;
639 int pad;
640 u16 count;
641 int ret;
642 unsigned long flags;
643
644 /* If any of the command structures end up being larger than
645 * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then
646 * we will need to increase the size of the TFD entries */
647 BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) &&
648 !(cmd->meta.flags & CMD_SIZE_HUGE));
649
c342a1b9
GG
650
651 if (iwl3945_is_rfkill(priv)) {
652 IWL_DEBUG_INFO("Not sending command - RF KILL");
653 return -EIO;
654 }
655
bb8c093b 656 if (iwl3945_queue_space(q) < ((cmd->meta.flags & CMD_ASYNC) ? 2 : 1)) {
b481de9c
ZY
657 IWL_ERROR("No space for Tx\n");
658 return -ENOSPC;
659 }
660
661 spin_lock_irqsave(&priv->hcmd_lock, flags);
662
fc4b6853 663 tfd = &txq->bd[q->write_ptr];
b481de9c
ZY
664 memset(tfd, 0, sizeof(*tfd));
665
666 control_flags = (u32 *) tfd;
667
fc4b6853 668 idx = get_cmd_index(q, q->write_ptr, cmd->meta.flags & CMD_SIZE_HUGE);
b481de9c
ZY
669 out_cmd = &txq->cmd[idx];
670
671 out_cmd->hdr.cmd = cmd->id;
672 memcpy(&out_cmd->meta, &cmd->meta, sizeof(cmd->meta));
673 memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len);
674
675 /* At this point, the out_cmd now has all of the incoming cmd
676 * information */
677
678 out_cmd->hdr.flags = 0;
679 out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) |
fc4b6853 680 INDEX_TO_SEQ(q->write_ptr));
b481de9c
ZY
681 if (out_cmd->meta.flags & CMD_SIZE_HUGE)
682 out_cmd->hdr.sequence |= cpu_to_le16(SEQ_HUGE_FRAME);
683
684 phys_addr = txq->dma_addr_cmd + sizeof(txq->cmd[0]) * idx +
bb8c093b
CH
685 offsetof(struct iwl3945_cmd, hdr);
686 iwl3945_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, fix_size);
b481de9c
ZY
687
688 pad = U32_PAD(cmd->len);
689 count = TFD_CTL_COUNT_GET(*control_flags);
690 *control_flags = TFD_CTL_COUNT_SET(count) | TFD_CTL_PAD_SET(pad);
691
692 IWL_DEBUG_HC("Sending command %s (#%x), seq: 0x%04X, "
693 "%d bytes at %d[%d]:%d\n",
694 get_cmd_string(out_cmd->hdr.cmd),
695 out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence),
fc4b6853 696 fix_size, q->write_ptr, idx, IWL_CMD_QUEUE_NUM);
b481de9c
ZY
697
698 txq->need_update = 1;
6440adb5
CB
699
700 /* Increment and update queue's write index */
c54b679d 701 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
bb8c093b 702 ret = iwl3945_tx_queue_update_write_ptr(priv, txq);
b481de9c
ZY
703
704 spin_unlock_irqrestore(&priv->hcmd_lock, flags);
705 return ret ? ret : idx;
706}
707
bb8c093b 708static int iwl3945_send_cmd_async(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
b481de9c
ZY
709{
710 int ret;
711
712 BUG_ON(!(cmd->meta.flags & CMD_ASYNC));
713
714 /* An asynchronous command can not expect an SKB to be set. */
715 BUG_ON(cmd->meta.flags & CMD_WANT_SKB);
716
717 /* An asynchronous command MUST have a callback. */
718 BUG_ON(!cmd->meta.u.callback);
719
720 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
721 return -EBUSY;
722
bb8c093b 723 ret = iwl3945_enqueue_hcmd(priv, cmd);
b481de9c 724 if (ret < 0) {
bb8c093b 725 IWL_ERROR("Error sending %s: iwl3945_enqueue_hcmd failed: %d\n",
b481de9c
ZY
726 get_cmd_string(cmd->id), ret);
727 return ret;
728 }
729 return 0;
730}
731
bb8c093b 732static int iwl3945_send_cmd_sync(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
b481de9c
ZY
733{
734 int cmd_idx;
735 int ret;
736 static atomic_t entry = ATOMIC_INIT(0); /* reentrance protection */
737
738 BUG_ON(cmd->meta.flags & CMD_ASYNC);
739
740 /* A synchronous command can not have a callback set. */
741 BUG_ON(cmd->meta.u.callback != NULL);
742
743 if (atomic_xchg(&entry, 1)) {
744 IWL_ERROR("Error sending %s: Already sending a host command\n",
745 get_cmd_string(cmd->id));
746 return -EBUSY;
747 }
748
749 set_bit(STATUS_HCMD_ACTIVE, &priv->status);
750
751 if (cmd->meta.flags & CMD_WANT_SKB)
752 cmd->meta.source = &cmd->meta;
753
bb8c093b 754 cmd_idx = iwl3945_enqueue_hcmd(priv, cmd);
b481de9c
ZY
755 if (cmd_idx < 0) {
756 ret = cmd_idx;
bb8c093b 757 IWL_ERROR("Error sending %s: iwl3945_enqueue_hcmd failed: %d\n",
b481de9c
ZY
758 get_cmd_string(cmd->id), ret);
759 goto out;
760 }
761
762 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
763 !test_bit(STATUS_HCMD_ACTIVE, &priv->status),
764 HOST_COMPLETE_TIMEOUT);
765 if (!ret) {
766 if (test_bit(STATUS_HCMD_ACTIVE, &priv->status)) {
767 IWL_ERROR("Error sending %s: time out after %dms.\n",
768 get_cmd_string(cmd->id),
769 jiffies_to_msecs(HOST_COMPLETE_TIMEOUT));
770
771 clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
772 ret = -ETIMEDOUT;
773 goto cancel;
774 }
775 }
776
777 if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
778 IWL_DEBUG_INFO("Command %s aborted: RF KILL Switch\n",
779 get_cmd_string(cmd->id));
780 ret = -ECANCELED;
781 goto fail;
782 }
783 if (test_bit(STATUS_FW_ERROR, &priv->status)) {
784 IWL_DEBUG_INFO("Command %s failed: FW Error\n",
785 get_cmd_string(cmd->id));
786 ret = -EIO;
787 goto fail;
788 }
789 if ((cmd->meta.flags & CMD_WANT_SKB) && !cmd->meta.u.skb) {
790 IWL_ERROR("Error: Response NULL in '%s'\n",
791 get_cmd_string(cmd->id));
792 ret = -EIO;
793 goto out;
794 }
795
796 ret = 0;
797 goto out;
798
799cancel:
800 if (cmd->meta.flags & CMD_WANT_SKB) {
bb8c093b 801 struct iwl3945_cmd *qcmd;
b481de9c
ZY
802
803 /* Cancel the CMD_WANT_SKB flag for the cmd in the
804 * TX cmd queue. Otherwise in case the cmd comes
805 * in later, it will possibly set an invalid
806 * address (cmd->meta.source). */
807 qcmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_idx];
808 qcmd->meta.flags &= ~CMD_WANT_SKB;
809 }
810fail:
811 if (cmd->meta.u.skb) {
812 dev_kfree_skb_any(cmd->meta.u.skb);
813 cmd->meta.u.skb = NULL;
814 }
815out:
816 atomic_set(&entry, 0);
817 return ret;
818}
819
bb8c093b 820int iwl3945_send_cmd(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
b481de9c 821{
b481de9c 822 if (cmd->meta.flags & CMD_ASYNC)
bb8c093b 823 return iwl3945_send_cmd_async(priv, cmd);
b481de9c 824
bb8c093b 825 return iwl3945_send_cmd_sync(priv, cmd);
b481de9c
ZY
826}
827
bb8c093b 828int iwl3945_send_cmd_pdu(struct iwl3945_priv *priv, u8 id, u16 len, const void *data)
b481de9c 829{
bb8c093b 830 struct iwl3945_host_cmd cmd = {
b481de9c
ZY
831 .id = id,
832 .len = len,
833 .data = data,
834 };
835
bb8c093b 836 return iwl3945_send_cmd_sync(priv, &cmd);
b481de9c
ZY
837}
838
bb8c093b 839static int __must_check iwl3945_send_cmd_u32(struct iwl3945_priv *priv, u8 id, u32 val)
b481de9c 840{
bb8c093b 841 struct iwl3945_host_cmd cmd = {
b481de9c
ZY
842 .id = id,
843 .len = sizeof(val),
844 .data = &val,
845 };
846
bb8c093b 847 return iwl3945_send_cmd_sync(priv, &cmd);
b481de9c
ZY
848}
849
bb8c093b 850int iwl3945_send_statistics_request(struct iwl3945_priv *priv)
b481de9c 851{
bb8c093b 852 return iwl3945_send_cmd_u32(priv, REPLY_STATISTICS_CMD, 0);
b481de9c
ZY
853}
854
b481de9c 855/**
bb8c093b 856 * iwl3945_set_rxon_channel - Set the phymode and channel values in staging RXON
8318d78a
JB
857 * @band: 2.4 or 5 GHz band
858 * @channel: Any channel valid for the requested band
b481de9c 859
8318d78a 860 * In addition to setting the staging RXON, priv->band is also set.
b481de9c
ZY
861 *
862 * NOTE: Does not commit to the hardware; it sets appropriate bit fields
8318d78a 863 * in the staging RXON flag structure based on the band
b481de9c 864 */
8318d78a
JB
865static int iwl3945_set_rxon_channel(struct iwl3945_priv *priv,
866 enum ieee80211_band band,
867 u16 channel)
b481de9c 868{
8318d78a 869 if (!iwl3945_get_channel_info(priv, band, channel)) {
b481de9c 870 IWL_DEBUG_INFO("Could not set channel to %d [%d]\n",
8318d78a 871 channel, band);
b481de9c
ZY
872 return -EINVAL;
873 }
874
875 if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
8318d78a 876 (priv->band == band))
b481de9c
ZY
877 return 0;
878
879 priv->staging_rxon.channel = cpu_to_le16(channel);
8318d78a 880 if (band == IEEE80211_BAND_5GHZ)
b481de9c
ZY
881 priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
882 else
883 priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
884
8318d78a 885 priv->band = band;
b481de9c 886
8318d78a 887 IWL_DEBUG_INFO("Staging channel set to %d [%d]\n", channel, band);
b481de9c
ZY
888
889 return 0;
890}
891
892/**
bb8c093b 893 * iwl3945_check_rxon_cmd - validate RXON structure is valid
b481de9c
ZY
894 *
895 * NOTE: This is really only useful during development and can eventually
896 * be #ifdef'd out once the driver is stable and folks aren't actively
897 * making changes
898 */
bb8c093b 899static int iwl3945_check_rxon_cmd(struct iwl3945_rxon_cmd *rxon)
b481de9c
ZY
900{
901 int error = 0;
902 int counter = 1;
903
904 if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
905 error |= le32_to_cpu(rxon->flags &
906 (RXON_FLG_TGJ_NARROW_BAND_MSK |
907 RXON_FLG_RADAR_DETECT_MSK));
908 if (error)
909 IWL_WARNING("check 24G fields %d | %d\n",
910 counter++, error);
911 } else {
912 error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
913 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
914 if (error)
915 IWL_WARNING("check 52 fields %d | %d\n",
916 counter++, error);
917 error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
918 if (error)
919 IWL_WARNING("check 52 CCK %d | %d\n",
920 counter++, error);
921 }
922 error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
923 if (error)
924 IWL_WARNING("check mac addr %d | %d\n", counter++, error);
925
926 /* make sure basic rates 6Mbps and 1Mbps are supported */
927 error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
928 ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
929 if (error)
930 IWL_WARNING("check basic rate %d | %d\n", counter++, error);
931
932 error |= (le16_to_cpu(rxon->assoc_id) > 2007);
933 if (error)
934 IWL_WARNING("check assoc id %d | %d\n", counter++, error);
935
936 error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
937 == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
938 if (error)
939 IWL_WARNING("check CCK and short slot %d | %d\n",
940 counter++, error);
941
942 error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
943 == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
944 if (error)
945 IWL_WARNING("check CCK & auto detect %d | %d\n",
946 counter++, error);
947
948 error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
949 RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
950 if (error)
951 IWL_WARNING("check TGG and auto detect %d | %d\n",
952 counter++, error);
953
954 if ((rxon->flags & RXON_FLG_DIS_DIV_MSK))
955 error |= ((rxon->flags & (RXON_FLG_ANT_B_MSK |
956 RXON_FLG_ANT_A_MSK)) == 0);
957 if (error)
958 IWL_WARNING("check antenna %d %d\n", counter++, error);
959
960 if (error)
961 IWL_WARNING("Tuning to channel %d\n",
962 le16_to_cpu(rxon->channel));
963
964 if (error) {
bb8c093b 965 IWL_ERROR("Not a valid iwl3945_rxon_assoc_cmd field values\n");
b481de9c
ZY
966 return -1;
967 }
968 return 0;
969}
970
971/**
9fbab516 972 * iwl3945_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
01ebd063 973 * @priv: staging_rxon is compared to active_rxon
b481de9c 974 *
9fbab516
BC
975 * If the RXON structure is changing enough to require a new tune,
976 * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
977 * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
b481de9c 978 */
bb8c093b 979static int iwl3945_full_rxon_required(struct iwl3945_priv *priv)
b481de9c
ZY
980{
981
982 /* These items are only settable from the full RXON command */
983 if (!(priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ||
984 compare_ether_addr(priv->staging_rxon.bssid_addr,
985 priv->active_rxon.bssid_addr) ||
986 compare_ether_addr(priv->staging_rxon.node_addr,
987 priv->active_rxon.node_addr) ||
988 compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
989 priv->active_rxon.wlap_bssid_addr) ||
990 (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
991 (priv->staging_rxon.channel != priv->active_rxon.channel) ||
992 (priv->staging_rxon.air_propagation !=
993 priv->active_rxon.air_propagation) ||
994 (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
995 return 1;
996
997 /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
998 * be updated with the RXON_ASSOC command -- however only some
999 * flag transitions are allowed using RXON_ASSOC */
1000
1001 /* Check if we are not switching bands */
1002 if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
1003 (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
1004 return 1;
1005
1006 /* Check if we are switching association toggle */
1007 if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
1008 (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
1009 return 1;
1010
1011 return 0;
1012}
1013
bb8c093b 1014static int iwl3945_send_rxon_assoc(struct iwl3945_priv *priv)
b481de9c
ZY
1015{
1016 int rc = 0;
bb8c093b
CH
1017 struct iwl3945_rx_packet *res = NULL;
1018 struct iwl3945_rxon_assoc_cmd rxon_assoc;
1019 struct iwl3945_host_cmd cmd = {
b481de9c
ZY
1020 .id = REPLY_RXON_ASSOC,
1021 .len = sizeof(rxon_assoc),
1022 .meta.flags = CMD_WANT_SKB,
1023 .data = &rxon_assoc,
1024 };
bb8c093b
CH
1025 const struct iwl3945_rxon_cmd *rxon1 = &priv->staging_rxon;
1026 const struct iwl3945_rxon_cmd *rxon2 = &priv->active_rxon;
b481de9c
ZY
1027
1028 if ((rxon1->flags == rxon2->flags) &&
1029 (rxon1->filter_flags == rxon2->filter_flags) &&
1030 (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
1031 (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
1032 IWL_DEBUG_INFO("Using current RXON_ASSOC. Not resending.\n");
1033 return 0;
1034 }
1035
1036 rxon_assoc.flags = priv->staging_rxon.flags;
1037 rxon_assoc.filter_flags = priv->staging_rxon.filter_flags;
1038 rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates;
1039 rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates;
1040 rxon_assoc.reserved = 0;
1041
bb8c093b 1042 rc = iwl3945_send_cmd_sync(priv, &cmd);
b481de9c
ZY
1043 if (rc)
1044 return rc;
1045
bb8c093b 1046 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
b481de9c
ZY
1047 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
1048 IWL_ERROR("Bad return from REPLY_RXON_ASSOC command\n");
1049 rc = -EIO;
1050 }
1051
1052 priv->alloc_rxb_skb--;
1053 dev_kfree_skb_any(cmd.meta.u.skb);
1054
1055 return rc;
1056}
1057
1058/**
bb8c093b 1059 * iwl3945_commit_rxon - commit staging_rxon to hardware
b481de9c 1060 *
01ebd063 1061 * The RXON command in staging_rxon is committed to the hardware and
b481de9c
ZY
1062 * the active_rxon structure is updated with the new data. This
1063 * function correctly transitions out of the RXON_ASSOC_MSK state if
1064 * a HW tune is required based on the RXON structure changes.
1065 */
bb8c093b 1066static int iwl3945_commit_rxon(struct iwl3945_priv *priv)
b481de9c
ZY
1067{
1068 /* cast away the const for active_rxon in this function */
bb8c093b 1069 struct iwl3945_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
b481de9c 1070 int rc = 0;
0795af57 1071 DECLARE_MAC_BUF(mac);
b481de9c 1072
bb8c093b 1073 if (!iwl3945_is_alive(priv))
b481de9c
ZY
1074 return -1;
1075
1076 /* always get timestamp with Rx frame */
1077 priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
1078
1079 /* select antenna */
1080 priv->staging_rxon.flags &=
1081 ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
1082 priv->staging_rxon.flags |= iwl3945_get_antenna_flags(priv);
1083
bb8c093b 1084 rc = iwl3945_check_rxon_cmd(&priv->staging_rxon);
b481de9c
ZY
1085 if (rc) {
1086 IWL_ERROR("Invalid RXON configuration. Not committing.\n");
1087 return -EINVAL;
1088 }
1089
1090 /* If we don't need to send a full RXON, we can use
bb8c093b 1091 * iwl3945_rxon_assoc_cmd which is used to reconfigure filter
b481de9c 1092 * and other flags for the current radio configuration. */
bb8c093b
CH
1093 if (!iwl3945_full_rxon_required(priv)) {
1094 rc = iwl3945_send_rxon_assoc(priv);
b481de9c
ZY
1095 if (rc) {
1096 IWL_ERROR("Error setting RXON_ASSOC "
1097 "configuration (%d).\n", rc);
1098 return rc;
1099 }
1100
1101 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
1102
1103 return 0;
1104 }
1105
1106 /* If we are currently associated and the new config requires
1107 * an RXON_ASSOC and the new config wants the associated mask enabled,
1108 * we must clear the associated from the active configuration
1109 * before we apply the new config */
bb8c093b 1110 if (iwl3945_is_associated(priv) &&
b481de9c
ZY
1111 (priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK)) {
1112 IWL_DEBUG_INFO("Toggling associated bit on current RXON\n");
1113 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1114
bb8c093b
CH
1115 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON,
1116 sizeof(struct iwl3945_rxon_cmd),
b481de9c
ZY
1117 &priv->active_rxon);
1118
1119 /* If the mask clearing failed then we set
1120 * active_rxon back to what it was previously */
1121 if (rc) {
1122 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
1123 IWL_ERROR("Error clearing ASSOC_MSK on current "
1124 "configuration (%d).\n", rc);
1125 return rc;
1126 }
b481de9c
ZY
1127 }
1128
1129 IWL_DEBUG_INFO("Sending RXON\n"
1130 "* with%s RXON_FILTER_ASSOC_MSK\n"
1131 "* channel = %d\n"
0795af57 1132 "* bssid = %s\n",
b481de9c
ZY
1133 ((priv->staging_rxon.filter_flags &
1134 RXON_FILTER_ASSOC_MSK) ? "" : "out"),
1135 le16_to_cpu(priv->staging_rxon.channel),
0795af57 1136 print_mac(mac, priv->staging_rxon.bssid_addr));
b481de9c
ZY
1137
1138 /* Apply the new configuration */
bb8c093b
CH
1139 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON,
1140 sizeof(struct iwl3945_rxon_cmd), &priv->staging_rxon);
b481de9c
ZY
1141 if (rc) {
1142 IWL_ERROR("Error setting new configuration (%d).\n", rc);
1143 return rc;
1144 }
1145
1146 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
1147
bb8c093b 1148 iwl3945_clear_stations_table(priv);
556f8db7 1149
b481de9c
ZY
1150 /* If we issue a new RXON command which required a tune then we must
1151 * send a new TXPOWER command or we won't be able to Tx any frames */
bb8c093b 1152 rc = iwl3945_hw_reg_send_txpower(priv);
b481de9c
ZY
1153 if (rc) {
1154 IWL_ERROR("Error setting Tx power (%d).\n", rc);
1155 return rc;
1156 }
1157
1158 /* Add the broadcast address so we can send broadcast frames */
bb8c093b 1159 if (iwl3945_add_station(priv, iwl3945_broadcast_addr, 0, 0) ==
b481de9c
ZY
1160 IWL_INVALID_STATION) {
1161 IWL_ERROR("Error adding BROADCAST address for transmit.\n");
1162 return -EIO;
1163 }
1164
1165 /* If we have set the ASSOC_MSK and we are in BSS mode then
1166 * add the IWL_AP_ID to the station rate table */
bb8c093b 1167 if (iwl3945_is_associated(priv) &&
b481de9c 1168 (priv->iw_mode == IEEE80211_IF_TYPE_STA))
bb8c093b 1169 if (iwl3945_add_station(priv, priv->active_rxon.bssid_addr, 1, 0)
b481de9c
ZY
1170 == IWL_INVALID_STATION) {
1171 IWL_ERROR("Error adding AP address for transmit.\n");
1172 return -EIO;
1173 }
1174
8318d78a 1175 /* Init the hardware's rate fallback order based on the band */
b481de9c
ZY
1176 rc = iwl3945_init_hw_rate_table(priv);
1177 if (rc) {
1178 IWL_ERROR("Error setting HW rate table: %02X\n", rc);
1179 return -EIO;
1180 }
1181
1182 return 0;
1183}
1184
bb8c093b 1185static int iwl3945_send_bt_config(struct iwl3945_priv *priv)
b481de9c 1186{
bb8c093b 1187 struct iwl3945_bt_cmd bt_cmd = {
b481de9c
ZY
1188 .flags = 3,
1189 .lead_time = 0xAA,
1190 .max_kill = 1,
1191 .kill_ack_mask = 0,
1192 .kill_cts_mask = 0,
1193 };
1194
bb8c093b
CH
1195 return iwl3945_send_cmd_pdu(priv, REPLY_BT_CONFIG,
1196 sizeof(struct iwl3945_bt_cmd), &bt_cmd);
b481de9c
ZY
1197}
1198
bb8c093b 1199static int iwl3945_send_scan_abort(struct iwl3945_priv *priv)
b481de9c
ZY
1200{
1201 int rc = 0;
bb8c093b
CH
1202 struct iwl3945_rx_packet *res;
1203 struct iwl3945_host_cmd cmd = {
b481de9c
ZY
1204 .id = REPLY_SCAN_ABORT_CMD,
1205 .meta.flags = CMD_WANT_SKB,
1206 };
1207
1208 /* If there isn't a scan actively going on in the hardware
1209 * then we are in between scan bands and not actually
1210 * actively scanning, so don't send the abort command */
1211 if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
1212 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
1213 return 0;
1214 }
1215
bb8c093b 1216 rc = iwl3945_send_cmd_sync(priv, &cmd);
b481de9c
ZY
1217 if (rc) {
1218 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
1219 return rc;
1220 }
1221
bb8c093b 1222 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
b481de9c
ZY
1223 if (res->u.status != CAN_ABORT_STATUS) {
1224 /* The scan abort will return 1 for success or
1225 * 2 for "failure". A failure condition can be
1226 * due to simply not being in an active scan which
1227 * can occur if we send the scan abort before we
1228 * the microcode has notified us that a scan is
1229 * completed. */
1230 IWL_DEBUG_INFO("SCAN_ABORT returned %d.\n", res->u.status);
1231 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
1232 clear_bit(STATUS_SCAN_HW, &priv->status);
1233 }
1234
1235 dev_kfree_skb_any(cmd.meta.u.skb);
1236
1237 return rc;
1238}
1239
bb8c093b
CH
1240static int iwl3945_card_state_sync_callback(struct iwl3945_priv *priv,
1241 struct iwl3945_cmd *cmd,
b481de9c
ZY
1242 struct sk_buff *skb)
1243{
1244 return 1;
1245}
1246
1247/*
1248 * CARD_STATE_CMD
1249 *
9fbab516 1250 * Use: Sets the device's internal card state to enable, disable, or halt
b481de9c
ZY
1251 *
1252 * When in the 'enable' state the card operates as normal.
1253 * When in the 'disable' state, the card enters into a low power mode.
1254 * When in the 'halt' state, the card is shut down and must be fully
1255 * restarted to come back on.
1256 */
bb8c093b 1257static int iwl3945_send_card_state(struct iwl3945_priv *priv, u32 flags, u8 meta_flag)
b481de9c 1258{
bb8c093b 1259 struct iwl3945_host_cmd cmd = {
b481de9c
ZY
1260 .id = REPLY_CARD_STATE_CMD,
1261 .len = sizeof(u32),
1262 .data = &flags,
1263 .meta.flags = meta_flag,
1264 };
1265
1266 if (meta_flag & CMD_ASYNC)
bb8c093b 1267 cmd.meta.u.callback = iwl3945_card_state_sync_callback;
b481de9c 1268
bb8c093b 1269 return iwl3945_send_cmd(priv, &cmd);
b481de9c
ZY
1270}
1271
bb8c093b
CH
1272static int iwl3945_add_sta_sync_callback(struct iwl3945_priv *priv,
1273 struct iwl3945_cmd *cmd, struct sk_buff *skb)
b481de9c 1274{
bb8c093b 1275 struct iwl3945_rx_packet *res = NULL;
b481de9c
ZY
1276
1277 if (!skb) {
1278 IWL_ERROR("Error: Response NULL in REPLY_ADD_STA.\n");
1279 return 1;
1280 }
1281
bb8c093b 1282 res = (struct iwl3945_rx_packet *)skb->data;
b481de9c
ZY
1283 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
1284 IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
1285 res->hdr.flags);
1286 return 1;
1287 }
1288
1289 switch (res->u.add_sta.status) {
1290 case ADD_STA_SUCCESS_MSK:
1291 break;
1292 default:
1293 break;
1294 }
1295
1296 /* We didn't cache the SKB; let the caller free it */
1297 return 1;
1298}
1299
bb8c093b
CH
1300int iwl3945_send_add_station(struct iwl3945_priv *priv,
1301 struct iwl3945_addsta_cmd *sta, u8 flags)
b481de9c 1302{
bb8c093b 1303 struct iwl3945_rx_packet *res = NULL;
b481de9c 1304 int rc = 0;
bb8c093b 1305 struct iwl3945_host_cmd cmd = {
b481de9c 1306 .id = REPLY_ADD_STA,
bb8c093b 1307 .len = sizeof(struct iwl3945_addsta_cmd),
b481de9c
ZY
1308 .meta.flags = flags,
1309 .data = sta,
1310 };
1311
1312 if (flags & CMD_ASYNC)
bb8c093b 1313 cmd.meta.u.callback = iwl3945_add_sta_sync_callback;
b481de9c
ZY
1314 else
1315 cmd.meta.flags |= CMD_WANT_SKB;
1316
bb8c093b 1317 rc = iwl3945_send_cmd(priv, &cmd);
b481de9c
ZY
1318
1319 if (rc || (flags & CMD_ASYNC))
1320 return rc;
1321
bb8c093b 1322 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
b481de9c
ZY
1323 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
1324 IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
1325 res->hdr.flags);
1326 rc = -EIO;
1327 }
1328
1329 if (rc == 0) {
1330 switch (res->u.add_sta.status) {
1331 case ADD_STA_SUCCESS_MSK:
1332 IWL_DEBUG_INFO("REPLY_ADD_STA PASSED\n");
1333 break;
1334 default:
1335 rc = -EIO;
1336 IWL_WARNING("REPLY_ADD_STA failed\n");
1337 break;
1338 }
1339 }
1340
1341 priv->alloc_rxb_skb--;
1342 dev_kfree_skb_any(cmd.meta.u.skb);
1343
1344 return rc;
1345}
1346
bb8c093b 1347static int iwl3945_update_sta_key_info(struct iwl3945_priv *priv,
b481de9c
ZY
1348 struct ieee80211_key_conf *keyconf,
1349 u8 sta_id)
1350{
1351 unsigned long flags;
1352 __le16 key_flags = 0;
1353
1354 switch (keyconf->alg) {
1355 case ALG_CCMP:
1356 key_flags |= STA_KEY_FLG_CCMP;
1357 key_flags |= cpu_to_le16(
1358 keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
1359 key_flags &= ~STA_KEY_FLG_INVALID;
1360 break;
1361 case ALG_TKIP:
1362 case ALG_WEP:
b481de9c
ZY
1363 default:
1364 return -EINVAL;
1365 }
1366 spin_lock_irqsave(&priv->sta_lock, flags);
1367 priv->stations[sta_id].keyinfo.alg = keyconf->alg;
1368 priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
1369 memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
1370 keyconf->keylen);
1371
1372 memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
1373 keyconf->keylen);
1374 priv->stations[sta_id].sta.key.key_flags = key_flags;
1375 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
1376 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
1377
1378 spin_unlock_irqrestore(&priv->sta_lock, flags);
1379
1380 IWL_DEBUG_INFO("hwcrypto: modify ucode station key info\n");
bb8c093b 1381 iwl3945_send_add_station(priv, &priv->stations[sta_id].sta, 0);
b481de9c
ZY
1382 return 0;
1383}
1384
bb8c093b 1385static int iwl3945_clear_sta_key_info(struct iwl3945_priv *priv, u8 sta_id)
b481de9c
ZY
1386{
1387 unsigned long flags;
1388
1389 spin_lock_irqsave(&priv->sta_lock, flags);
bb8c093b
CH
1390 memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl3945_hw_key));
1391 memset(&priv->stations[sta_id].sta.key, 0, sizeof(struct iwl3945_keyinfo));
b481de9c
ZY
1392 priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
1393 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
1394 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
1395 spin_unlock_irqrestore(&priv->sta_lock, flags);
1396
1397 IWL_DEBUG_INFO("hwcrypto: clear ucode station key info\n");
bb8c093b 1398 iwl3945_send_add_station(priv, &priv->stations[sta_id].sta, 0);
b481de9c
ZY
1399 return 0;
1400}
1401
bb8c093b 1402static void iwl3945_clear_free_frames(struct iwl3945_priv *priv)
b481de9c
ZY
1403{
1404 struct list_head *element;
1405
1406 IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n",
1407 priv->frames_count);
1408
1409 while (!list_empty(&priv->free_frames)) {
1410 element = priv->free_frames.next;
1411 list_del(element);
bb8c093b 1412 kfree(list_entry(element, struct iwl3945_frame, list));
b481de9c
ZY
1413 priv->frames_count--;
1414 }
1415
1416 if (priv->frames_count) {
1417 IWL_WARNING("%d frames still in use. Did we lose one?\n",
1418 priv->frames_count);
1419 priv->frames_count = 0;
1420 }
1421}
1422
bb8c093b 1423static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl3945_priv *priv)
b481de9c 1424{
bb8c093b 1425 struct iwl3945_frame *frame;
b481de9c
ZY
1426 struct list_head *element;
1427 if (list_empty(&priv->free_frames)) {
1428 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
1429 if (!frame) {
1430 IWL_ERROR("Could not allocate frame!\n");
1431 return NULL;
1432 }
1433
1434 priv->frames_count++;
1435 return frame;
1436 }
1437
1438 element = priv->free_frames.next;
1439 list_del(element);
bb8c093b 1440 return list_entry(element, struct iwl3945_frame, list);
b481de9c
ZY
1441}
1442
bb8c093b 1443static void iwl3945_free_frame(struct iwl3945_priv *priv, struct iwl3945_frame *frame)
b481de9c
ZY
1444{
1445 memset(frame, 0, sizeof(*frame));
1446 list_add(&frame->list, &priv->free_frames);
1447}
1448
bb8c093b 1449unsigned int iwl3945_fill_beacon_frame(struct iwl3945_priv *priv,
b481de9c
ZY
1450 struct ieee80211_hdr *hdr,
1451 const u8 *dest, int left)
1452{
1453
bb8c093b 1454 if (!iwl3945_is_associated(priv) || !priv->ibss_beacon ||
b481de9c
ZY
1455 ((priv->iw_mode != IEEE80211_IF_TYPE_IBSS) &&
1456 (priv->iw_mode != IEEE80211_IF_TYPE_AP)))
1457 return 0;
1458
1459 if (priv->ibss_beacon->len > left)
1460 return 0;
1461
1462 memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
1463
1464 return priv->ibss_beacon->len;
1465}
1466
bb8c093b 1467static u8 iwl3945_rate_get_lowest_plcp(int rate_mask)
b481de9c
ZY
1468{
1469 u8 i;
1470
1471 for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
bb8c093b 1472 i = iwl3945_rates[i].next_ieee) {
b481de9c 1473 if (rate_mask & (1 << i))
bb8c093b 1474 return iwl3945_rates[i].plcp;
b481de9c
ZY
1475 }
1476
1477 return IWL_RATE_INVALID;
1478}
1479
bb8c093b 1480static int iwl3945_send_beacon_cmd(struct iwl3945_priv *priv)
b481de9c 1481{
bb8c093b 1482 struct iwl3945_frame *frame;
b481de9c
ZY
1483 unsigned int frame_size;
1484 int rc;
1485 u8 rate;
1486
bb8c093b 1487 frame = iwl3945_get_free_frame(priv);
b481de9c
ZY
1488
1489 if (!frame) {
1490 IWL_ERROR("Could not obtain free frame buffer for beacon "
1491 "command.\n");
1492 return -ENOMEM;
1493 }
1494
1495 if (!(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)) {
bb8c093b 1496 rate = iwl3945_rate_get_lowest_plcp(priv->active_rate_basic &
b481de9c
ZY
1497 0xFF0);
1498 if (rate == IWL_INVALID_RATE)
1499 rate = IWL_RATE_6M_PLCP;
1500 } else {
bb8c093b 1501 rate = iwl3945_rate_get_lowest_plcp(priv->active_rate_basic & 0xF);
b481de9c
ZY
1502 if (rate == IWL_INVALID_RATE)
1503 rate = IWL_RATE_1M_PLCP;
1504 }
1505
bb8c093b 1506 frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
b481de9c 1507
bb8c093b 1508 rc = iwl3945_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
b481de9c
ZY
1509 &frame->u.cmd[0]);
1510
bb8c093b 1511 iwl3945_free_frame(priv, frame);
b481de9c
ZY
1512
1513 return rc;
1514}
1515
1516/******************************************************************************
1517 *
1518 * EEPROM related functions
1519 *
1520 ******************************************************************************/
1521
bb8c093b 1522static void get_eeprom_mac(struct iwl3945_priv *priv, u8 *mac)
b481de9c
ZY
1523{
1524 memcpy(mac, priv->eeprom.mac_address, 6);
1525}
1526
74a3a250
RC
1527/*
1528 * Clear the OWNER_MSK, to establish driver (instead of uCode running on
1529 * embedded controller) as EEPROM reader; each read is a series of pulses
1530 * to/from the EEPROM chip, not a single event, so even reads could conflict
1531 * if they weren't arbitrated by some ownership mechanism. Here, the driver
1532 * simply claims ownership, which should be safe when this function is called
1533 * (i.e. before loading uCode!).
1534 */
1535static inline int iwl3945_eeprom_acquire_semaphore(struct iwl3945_priv *priv)
1536{
1537 _iwl3945_clear_bit(priv, CSR_EEPROM_GP, CSR_EEPROM_GP_IF_OWNER_MSK);
1538 return 0;
1539}
1540
b481de9c 1541/**
bb8c093b 1542 * iwl3945_eeprom_init - read EEPROM contents
b481de9c 1543 *
6440adb5 1544 * Load the EEPROM contents from adapter into priv->eeprom
b481de9c
ZY
1545 *
1546 * NOTE: This routine uses the non-debug IO access functions.
1547 */
bb8c093b 1548int iwl3945_eeprom_init(struct iwl3945_priv *priv)
b481de9c 1549{
58ff6d4d 1550 u16 *e = (u16 *)&priv->eeprom;
bb8c093b 1551 u32 gp = iwl3945_read32(priv, CSR_EEPROM_GP);
b481de9c
ZY
1552 u32 r;
1553 int sz = sizeof(priv->eeprom);
1554 int rc;
1555 int i;
1556 u16 addr;
1557
1558 /* The EEPROM structure has several padding buffers within it
1559 * and when adding new EEPROM maps is subject to programmer errors
1560 * which may be very difficult to identify without explicitly
1561 * checking the resulting size of the eeprom map. */
1562 BUILD_BUG_ON(sizeof(priv->eeprom) != IWL_EEPROM_IMAGE_SIZE);
1563
1564 if ((gp & CSR_EEPROM_GP_VALID_MSK) == CSR_EEPROM_GP_BAD_SIGNATURE) {
1565 IWL_ERROR("EEPROM not found, EEPROM_GP=0x%08x", gp);
1566 return -ENOENT;
1567 }
1568
6440adb5 1569 /* Make sure driver (instead of uCode) is allowed to read EEPROM */
bb8c093b 1570 rc = iwl3945_eeprom_acquire_semaphore(priv);
b481de9c 1571 if (rc < 0) {
91e17473 1572 IWL_ERROR("Failed to acquire EEPROM semaphore.\n");
b481de9c
ZY
1573 return -ENOENT;
1574 }
1575
1576 /* eeprom is an array of 16bit values */
1577 for (addr = 0; addr < sz; addr += sizeof(u16)) {
bb8c093b
CH
1578 _iwl3945_write32(priv, CSR_EEPROM_REG, addr << 1);
1579 _iwl3945_clear_bit(priv, CSR_EEPROM_REG, CSR_EEPROM_REG_BIT_CMD);
b481de9c
ZY
1580
1581 for (i = 0; i < IWL_EEPROM_ACCESS_TIMEOUT;
1582 i += IWL_EEPROM_ACCESS_DELAY) {
bb8c093b 1583 r = _iwl3945_read_direct32(priv, CSR_EEPROM_REG);
b481de9c
ZY
1584 if (r & CSR_EEPROM_REG_READ_VALID_MSK)
1585 break;
1586 udelay(IWL_EEPROM_ACCESS_DELAY);
1587 }
1588
1589 if (!(r & CSR_EEPROM_REG_READ_VALID_MSK)) {
1590 IWL_ERROR("Time out reading EEPROM[%d]", addr);
1591 return -ETIMEDOUT;
1592 }
58ff6d4d 1593 e[addr / 2] = le16_to_cpu((__force __le16)(r >> 16));
b481de9c
ZY
1594 }
1595
1596 return 0;
1597}
1598
bb8c093b 1599static void iwl3945_unset_hw_setting(struct iwl3945_priv *priv)
b481de9c
ZY
1600{
1601 if (priv->hw_setting.shared_virt)
1602 pci_free_consistent(priv->pci_dev,
bb8c093b 1603 sizeof(struct iwl3945_shared),
b481de9c
ZY
1604 priv->hw_setting.shared_virt,
1605 priv->hw_setting.shared_phys);
1606}
1607
1608/**
bb8c093b 1609 * iwl3945_supported_rate_to_ie - fill in the supported rate in IE field
b481de9c
ZY
1610 *
1611 * return : set the bit for each supported rate insert in ie
1612 */
bb8c093b 1613static u16 iwl3945_supported_rate_to_ie(u8 *ie, u16 supported_rate,
c7c46676 1614 u16 basic_rate, int *left)
b481de9c
ZY
1615{
1616 u16 ret_rates = 0, bit;
1617 int i;
c7c46676
TW
1618 u8 *cnt = ie;
1619 u8 *rates = ie + 1;
b481de9c
ZY
1620
1621 for (bit = 1, i = 0; i < IWL_RATE_COUNT; i++, bit <<= 1) {
1622 if (bit & supported_rate) {
1623 ret_rates |= bit;
bb8c093b 1624 rates[*cnt] = iwl3945_rates[i].ieee |
c7c46676
TW
1625 ((bit & basic_rate) ? 0x80 : 0x00);
1626 (*cnt)++;
1627 (*left)--;
1628 if ((*left <= 0) ||
1629 (*cnt >= IWL_SUPPORTED_RATES_IE_LEN))
b481de9c
ZY
1630 break;
1631 }
1632 }
1633
1634 return ret_rates;
1635}
1636
1637/**
bb8c093b 1638 * iwl3945_fill_probe_req - fill in all required fields and IE for probe request
b481de9c 1639 */
bb8c093b 1640static u16 iwl3945_fill_probe_req(struct iwl3945_priv *priv,
b481de9c
ZY
1641 struct ieee80211_mgmt *frame,
1642 int left, int is_direct)
1643{
1644 int len = 0;
1645 u8 *pos = NULL;
c7c46676 1646 u16 active_rates, ret_rates, cck_rates;
b481de9c
ZY
1647
1648 /* Make sure there is enough space for the probe request,
1649 * two mandatory IEs and the data */
1650 left -= 24;
1651 if (left < 0)
1652 return 0;
1653 len += 24;
1654
1655 frame->frame_control = cpu_to_le16(IEEE80211_STYPE_PROBE_REQ);
bb8c093b 1656 memcpy(frame->da, iwl3945_broadcast_addr, ETH_ALEN);
b481de9c 1657 memcpy(frame->sa, priv->mac_addr, ETH_ALEN);
bb8c093b 1658 memcpy(frame->bssid, iwl3945_broadcast_addr, ETH_ALEN);
b481de9c
ZY
1659 frame->seq_ctrl = 0;
1660
1661 /* fill in our indirect SSID IE */
1662 /* ...next IE... */
1663
1664 left -= 2;
1665 if (left < 0)
1666 return 0;
1667 len += 2;
1668 pos = &(frame->u.probe_req.variable[0]);
1669 *pos++ = WLAN_EID_SSID;
1670 *pos++ = 0;
1671
1672 /* fill in our direct SSID IE... */
1673 if (is_direct) {
1674 /* ...next IE... */
1675 left -= 2 + priv->essid_len;
1676 if (left < 0)
1677 return 0;
1678 /* ... fill it in... */
1679 *pos++ = WLAN_EID_SSID;
1680 *pos++ = priv->essid_len;
1681 memcpy(pos, priv->essid, priv->essid_len);
1682 pos += priv->essid_len;
1683 len += 2 + priv->essid_len;
1684 }
1685
1686 /* fill in supported rate */
1687 /* ...next IE... */
1688 left -= 2;
1689 if (left < 0)
1690 return 0;
c7c46676 1691
b481de9c
ZY
1692 /* ... fill it in... */
1693 *pos++ = WLAN_EID_SUPP_RATES;
1694 *pos = 0;
c7c46676
TW
1695
1696 priv->active_rate = priv->rates_mask;
1697 active_rates = priv->active_rate;
b481de9c
ZY
1698 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
1699
c7c46676 1700 cck_rates = IWL_CCK_RATES_MASK & active_rates;
bb8c093b 1701 ret_rates = iwl3945_supported_rate_to_ie(pos, cck_rates,
c7c46676
TW
1702 priv->active_rate_basic, &left);
1703 active_rates &= ~ret_rates;
1704
bb8c093b 1705 ret_rates = iwl3945_supported_rate_to_ie(pos, active_rates,
c7c46676
TW
1706 priv->active_rate_basic, &left);
1707 active_rates &= ~ret_rates;
1708
b481de9c
ZY
1709 len += 2 + *pos;
1710 pos += (*pos) + 1;
c7c46676 1711 if (active_rates == 0)
b481de9c
ZY
1712 goto fill_end;
1713
1714 /* fill in supported extended rate */
1715 /* ...next IE... */
1716 left -= 2;
1717 if (left < 0)
1718 return 0;
1719 /* ... fill it in... */
1720 *pos++ = WLAN_EID_EXT_SUPP_RATES;
1721 *pos = 0;
bb8c093b 1722 iwl3945_supported_rate_to_ie(pos, active_rates,
c7c46676 1723 priv->active_rate_basic, &left);
b481de9c
ZY
1724 if (*pos > 0)
1725 len += 2 + *pos;
1726
1727 fill_end:
1728 return (u16)len;
1729}
1730
1731/*
1732 * QoS support
1733*/
bb8c093b
CH
1734static int iwl3945_send_qos_params_command(struct iwl3945_priv *priv,
1735 struct iwl3945_qosparam_cmd *qos)
b481de9c
ZY
1736{
1737
bb8c093b
CH
1738 return iwl3945_send_cmd_pdu(priv, REPLY_QOS_PARAM,
1739 sizeof(struct iwl3945_qosparam_cmd), qos);
b481de9c
ZY
1740}
1741
bb8c093b 1742static void iwl3945_reset_qos(struct iwl3945_priv *priv)
b481de9c
ZY
1743{
1744 u16 cw_min = 15;
1745 u16 cw_max = 1023;
1746 u8 aifs = 2;
1747 u8 is_legacy = 0;
1748 unsigned long flags;
1749 int i;
1750
1751 spin_lock_irqsave(&priv->lock, flags);
1752 priv->qos_data.qos_active = 0;
1753
1754 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) {
1755 if (priv->qos_data.qos_enable)
1756 priv->qos_data.qos_active = 1;
1757 if (!(priv->active_rate & 0xfff0)) {
1758 cw_min = 31;
1759 is_legacy = 1;
1760 }
1761 } else if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
1762 if (priv->qos_data.qos_enable)
1763 priv->qos_data.qos_active = 1;
1764 } else if (!(priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK)) {
1765 cw_min = 31;
1766 is_legacy = 1;
1767 }
1768
1769 if (priv->qos_data.qos_active)
1770 aifs = 3;
1771
1772 priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
1773 priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
1774 priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
1775 priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
1776 priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
1777
1778 if (priv->qos_data.qos_active) {
1779 i = 1;
1780 priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
1781 priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
1782 priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
1783 priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
1784 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1785
1786 i = 2;
1787 priv->qos_data.def_qos_parm.ac[i].cw_min =
1788 cpu_to_le16((cw_min + 1) / 2 - 1);
1789 priv->qos_data.def_qos_parm.ac[i].cw_max =
1790 cpu_to_le16(cw_max);
1791 priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
1792 if (is_legacy)
1793 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1794 cpu_to_le16(6016);
1795 else
1796 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1797 cpu_to_le16(3008);
1798 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1799
1800 i = 3;
1801 priv->qos_data.def_qos_parm.ac[i].cw_min =
1802 cpu_to_le16((cw_min + 1) / 4 - 1);
1803 priv->qos_data.def_qos_parm.ac[i].cw_max =
1804 cpu_to_le16((cw_max + 1) / 2 - 1);
1805 priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
1806 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1807 if (is_legacy)
1808 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1809 cpu_to_le16(3264);
1810 else
1811 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1812 cpu_to_le16(1504);
1813 } else {
1814 for (i = 1; i < 4; i++) {
1815 priv->qos_data.def_qos_parm.ac[i].cw_min =
1816 cpu_to_le16(cw_min);
1817 priv->qos_data.def_qos_parm.ac[i].cw_max =
1818 cpu_to_le16(cw_max);
1819 priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
1820 priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
1821 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1822 }
1823 }
1824 IWL_DEBUG_QOS("set QoS to default \n");
1825
1826 spin_unlock_irqrestore(&priv->lock, flags);
1827}
1828
bb8c093b 1829static void iwl3945_activate_qos(struct iwl3945_priv *priv, u8 force)
b481de9c
ZY
1830{
1831 unsigned long flags;
1832
b481de9c
ZY
1833 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1834 return;
1835
1836 if (!priv->qos_data.qos_enable)
1837 return;
1838
1839 spin_lock_irqsave(&priv->lock, flags);
1840 priv->qos_data.def_qos_parm.qos_flags = 0;
1841
1842 if (priv->qos_data.qos_cap.q_AP.queue_request &&
1843 !priv->qos_data.qos_cap.q_AP.txop_request)
1844 priv->qos_data.def_qos_parm.qos_flags |=
1845 QOS_PARAM_FLG_TXOP_TYPE_MSK;
1846
1847 if (priv->qos_data.qos_active)
1848 priv->qos_data.def_qos_parm.qos_flags |=
1849 QOS_PARAM_FLG_UPDATE_EDCA_MSK;
1850
1851 spin_unlock_irqrestore(&priv->lock, flags);
1852
bb8c093b 1853 if (force || iwl3945_is_associated(priv)) {
b481de9c
ZY
1854 IWL_DEBUG_QOS("send QoS cmd with Qos active %d \n",
1855 priv->qos_data.qos_active);
1856
bb8c093b 1857 iwl3945_send_qos_params_command(priv,
b481de9c
ZY
1858 &(priv->qos_data.def_qos_parm));
1859 }
1860}
1861
b481de9c
ZY
1862/*
1863 * Power management (not Tx power!) functions
1864 */
1865#define MSEC_TO_USEC 1024
1866
1867#define NOSLP __constant_cpu_to_le32(0)
1868#define SLP IWL_POWER_DRIVER_ALLOW_SLEEP_MSK
1869#define SLP_TIMEOUT(T) __constant_cpu_to_le32((T) * MSEC_TO_USEC)
1870#define SLP_VEC(X0, X1, X2, X3, X4) {__constant_cpu_to_le32(X0), \
1871 __constant_cpu_to_le32(X1), \
1872 __constant_cpu_to_le32(X2), \
1873 __constant_cpu_to_le32(X3), \
1874 __constant_cpu_to_le32(X4)}
1875
1876
1877/* default power management (not Tx power) table values */
1878/* for tim 0-10 */
bb8c093b 1879static struct iwl3945_power_vec_entry range_0[IWL_POWER_AC] = {
b481de9c
ZY
1880 {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
1881 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500), SLP_VEC(1, 2, 3, 4, 4)}, 0},
1882 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300), SLP_VEC(2, 4, 6, 7, 7)}, 0},
1883 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100), SLP_VEC(2, 6, 9, 9, 10)}, 0},
1884 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 10)}, 1},
1885 {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25), SLP_VEC(4, 7, 10, 10, 10)}, 1}
1886};
1887
1888/* for tim > 10 */
bb8c093b 1889static struct iwl3945_power_vec_entry range_1[IWL_POWER_AC] = {
b481de9c
ZY
1890 {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
1891 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500),
1892 SLP_VEC(1, 2, 3, 4, 0xFF)}, 0},
1893 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300),
1894 SLP_VEC(2, 4, 6, 7, 0xFF)}, 0},
1895 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100),
1896 SLP_VEC(2, 6, 9, 9, 0xFF)}, 0},
1897 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 0xFF)}, 0},
1898 {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25),
1899 SLP_VEC(4, 7, 10, 10, 0xFF)}, 0}
1900};
1901
bb8c093b 1902int iwl3945_power_init_handle(struct iwl3945_priv *priv)
b481de9c
ZY
1903{
1904 int rc = 0, i;
bb8c093b
CH
1905 struct iwl3945_power_mgr *pow_data;
1906 int size = sizeof(struct iwl3945_power_vec_entry) * IWL_POWER_AC;
b481de9c
ZY
1907 u16 pci_pm;
1908
1909 IWL_DEBUG_POWER("Initialize power \n");
1910
1911 pow_data = &(priv->power_data);
1912
1913 memset(pow_data, 0, sizeof(*pow_data));
1914
1915 pow_data->active_index = IWL_POWER_RANGE_0;
1916 pow_data->dtim_val = 0xffff;
1917
1918 memcpy(&pow_data->pwr_range_0[0], &range_0[0], size);
1919 memcpy(&pow_data->pwr_range_1[0], &range_1[0], size);
1920
1921 rc = pci_read_config_word(priv->pci_dev, PCI_LINK_CTRL, &pci_pm);
1922 if (rc != 0)
1923 return 0;
1924 else {
bb8c093b 1925 struct iwl3945_powertable_cmd *cmd;
b481de9c
ZY
1926
1927 IWL_DEBUG_POWER("adjust power command flags\n");
1928
1929 for (i = 0; i < IWL_POWER_AC; i++) {
1930 cmd = &pow_data->pwr_range_0[i].cmd;
1931
1932 if (pci_pm & 0x1)
1933 cmd->flags &= ~IWL_POWER_PCI_PM_MSK;
1934 else
1935 cmd->flags |= IWL_POWER_PCI_PM_MSK;
1936 }
1937 }
1938 return rc;
1939}
1940
bb8c093b
CH
1941static int iwl3945_update_power_cmd(struct iwl3945_priv *priv,
1942 struct iwl3945_powertable_cmd *cmd, u32 mode)
b481de9c
ZY
1943{
1944 int rc = 0, i;
1945 u8 skip;
1946 u32 max_sleep = 0;
bb8c093b 1947 struct iwl3945_power_vec_entry *range;
b481de9c 1948 u8 period = 0;
bb8c093b 1949 struct iwl3945_power_mgr *pow_data;
b481de9c
ZY
1950
1951 if (mode > IWL_POWER_INDEX_5) {
1952 IWL_DEBUG_POWER("Error invalid power mode \n");
1953 return -1;
1954 }
1955 pow_data = &(priv->power_data);
1956
1957 if (pow_data->active_index == IWL_POWER_RANGE_0)
1958 range = &pow_data->pwr_range_0[0];
1959 else
1960 range = &pow_data->pwr_range_1[1];
1961
bb8c093b 1962 memcpy(cmd, &range[mode].cmd, sizeof(struct iwl3945_powertable_cmd));
b481de9c
ZY
1963
1964#ifdef IWL_MAC80211_DISABLE
1965 if (priv->assoc_network != NULL) {
1966 unsigned long flags;
1967
1968 period = priv->assoc_network->tim.tim_period;
1969 }
1970#endif /*IWL_MAC80211_DISABLE */
1971 skip = range[mode].no_dtim;
1972
1973 if (period == 0) {
1974 period = 1;
1975 skip = 0;
1976 }
1977
1978 if (skip == 0) {
1979 max_sleep = period;
1980 cmd->flags &= ~IWL_POWER_SLEEP_OVER_DTIM_MSK;
1981 } else {
1982 __le32 slp_itrvl = cmd->sleep_interval[IWL_POWER_VEC_SIZE - 1];
1983 max_sleep = (le32_to_cpu(slp_itrvl) / period) * period;
1984 cmd->flags |= IWL_POWER_SLEEP_OVER_DTIM_MSK;
1985 }
1986
1987 for (i = 0; i < IWL_POWER_VEC_SIZE; i++) {
1988 if (le32_to_cpu(cmd->sleep_interval[i]) > max_sleep)
1989 cmd->sleep_interval[i] = cpu_to_le32(max_sleep);
1990 }
1991
1992 IWL_DEBUG_POWER("Flags value = 0x%08X\n", cmd->flags);
1993 IWL_DEBUG_POWER("Tx timeout = %u\n", le32_to_cpu(cmd->tx_data_timeout));
1994 IWL_DEBUG_POWER("Rx timeout = %u\n", le32_to_cpu(cmd->rx_data_timeout));
1995 IWL_DEBUG_POWER("Sleep interval vector = { %d , %d , %d , %d , %d }\n",
1996 le32_to_cpu(cmd->sleep_interval[0]),
1997 le32_to_cpu(cmd->sleep_interval[1]),
1998 le32_to_cpu(cmd->sleep_interval[2]),
1999 le32_to_cpu(cmd->sleep_interval[3]),
2000 le32_to_cpu(cmd->sleep_interval[4]));
2001
2002 return rc;
2003}
2004
bb8c093b 2005static int iwl3945_send_power_mode(struct iwl3945_priv *priv, u32 mode)
b481de9c 2006{
9a62f73b 2007 u32 uninitialized_var(final_mode);
b481de9c 2008 int rc;
bb8c093b 2009 struct iwl3945_powertable_cmd cmd;
b481de9c
ZY
2010
2011 /* If on battery, set to 3,
01ebd063 2012 * if plugged into AC power, set to CAM ("continuously aware mode"),
b481de9c
ZY
2013 * else user level */
2014 switch (mode) {
2015 case IWL_POWER_BATTERY:
2016 final_mode = IWL_POWER_INDEX_3;
2017 break;
2018 case IWL_POWER_AC:
2019 final_mode = IWL_POWER_MODE_CAM;
2020 break;
2021 default:
2022 final_mode = mode;
2023 break;
2024 }
2025
bb8c093b 2026 iwl3945_update_power_cmd(priv, &cmd, final_mode);
b481de9c 2027
bb8c093b 2028 rc = iwl3945_send_cmd_pdu(priv, POWER_TABLE_CMD, sizeof(cmd), &cmd);
b481de9c
ZY
2029
2030 if (final_mode == IWL_POWER_MODE_CAM)
2031 clear_bit(STATUS_POWER_PMI, &priv->status);
2032 else
2033 set_bit(STATUS_POWER_PMI, &priv->status);
2034
2035 return rc;
2036}
2037
bb8c093b 2038int iwl3945_is_network_packet(struct iwl3945_priv *priv, struct ieee80211_hdr *header)
b481de9c
ZY
2039{
2040 /* Filter incoming packets to determine if they are targeted toward
2041 * this network, discarding packets coming from ourselves */
2042 switch (priv->iw_mode) {
2043 case IEEE80211_IF_TYPE_IBSS: /* Header: Dest. | Source | BSSID */
2044 /* packets from our adapter are dropped (echo) */
2045 if (!compare_ether_addr(header->addr2, priv->mac_addr))
2046 return 0;
2047 /* {broad,multi}cast packets to our IBSS go through */
2048 if (is_multicast_ether_addr(header->addr1))
2049 return !compare_ether_addr(header->addr3, priv->bssid);
2050 /* packets to our adapter go through */
2051 return !compare_ether_addr(header->addr1, priv->mac_addr);
2052 case IEEE80211_IF_TYPE_STA: /* Header: Dest. | AP{BSSID} | Source */
2053 /* packets from our adapter are dropped (echo) */
2054 if (!compare_ether_addr(header->addr3, priv->mac_addr))
2055 return 0;
2056 /* {broad,multi}cast packets to our BSS go through */
2057 if (is_multicast_ether_addr(header->addr1))
2058 return !compare_ether_addr(header->addr2, priv->bssid);
2059 /* packets to our adapter go through */
2060 return !compare_ether_addr(header->addr1, priv->mac_addr);
2061 }
2062
2063 return 1;
2064}
2065
b481de9c 2066/**
bb8c093b 2067 * iwl3945_scan_cancel - Cancel any currently executing HW scan
b481de9c
ZY
2068 *
2069 * NOTE: priv->mutex is not required before calling this function
2070 */
bb8c093b 2071static int iwl3945_scan_cancel(struct iwl3945_priv *priv)
b481de9c
ZY
2072{
2073 if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
2074 clear_bit(STATUS_SCANNING, &priv->status);
2075 return 0;
2076 }
2077
2078 if (test_bit(STATUS_SCANNING, &priv->status)) {
2079 if (!test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
2080 IWL_DEBUG_SCAN("Queuing scan abort.\n");
2081 set_bit(STATUS_SCAN_ABORTING, &priv->status);
2082 queue_work(priv->workqueue, &priv->abort_scan);
2083
2084 } else
2085 IWL_DEBUG_SCAN("Scan abort already in progress.\n");
2086
2087 return test_bit(STATUS_SCANNING, &priv->status);
2088 }
2089
2090 return 0;
2091}
2092
2093/**
bb8c093b 2094 * iwl3945_scan_cancel_timeout - Cancel any currently executing HW scan
b481de9c
ZY
2095 * @ms: amount of time to wait (in milliseconds) for scan to abort
2096 *
2097 * NOTE: priv->mutex must be held before calling this function
2098 */
bb8c093b 2099static int iwl3945_scan_cancel_timeout(struct iwl3945_priv *priv, unsigned long ms)
b481de9c
ZY
2100{
2101 unsigned long now = jiffies;
2102 int ret;
2103
bb8c093b 2104 ret = iwl3945_scan_cancel(priv);
b481de9c
ZY
2105 if (ret && ms) {
2106 mutex_unlock(&priv->mutex);
2107 while (!time_after(jiffies, now + msecs_to_jiffies(ms)) &&
2108 test_bit(STATUS_SCANNING, &priv->status))
2109 msleep(1);
2110 mutex_lock(&priv->mutex);
2111
2112 return test_bit(STATUS_SCANNING, &priv->status);
2113 }
2114
2115 return ret;
2116}
2117
bb8c093b 2118static void iwl3945_sequence_reset(struct iwl3945_priv *priv)
b481de9c
ZY
2119{
2120 /* Reset ieee stats */
2121
2122 /* We don't reset the net_device_stats (ieee->stats) on
2123 * re-association */
2124
2125 priv->last_seq_num = -1;
2126 priv->last_frag_num = -1;
2127 priv->last_packet_time = 0;
2128
bb8c093b 2129 iwl3945_scan_cancel(priv);
b481de9c
ZY
2130}
2131
2132#define MAX_UCODE_BEACON_INTERVAL 1024
2133#define INTEL_CONN_LISTEN_INTERVAL __constant_cpu_to_le16(0xA)
2134
bb8c093b 2135static __le16 iwl3945_adjust_beacon_interval(u16 beacon_val)
b481de9c
ZY
2136{
2137 u16 new_val = 0;
2138 u16 beacon_factor = 0;
2139
2140 beacon_factor =
2141 (beacon_val + MAX_UCODE_BEACON_INTERVAL)
2142 / MAX_UCODE_BEACON_INTERVAL;
2143 new_val = beacon_val / beacon_factor;
2144
2145 return cpu_to_le16(new_val);
2146}
2147
bb8c093b 2148static void iwl3945_setup_rxon_timing(struct iwl3945_priv *priv)
b481de9c
ZY
2149{
2150 u64 interval_tm_unit;
2151 u64 tsf, result;
2152 unsigned long flags;
2153 struct ieee80211_conf *conf = NULL;
2154 u16 beacon_int = 0;
2155
2156 conf = ieee80211_get_hw_conf(priv->hw);
2157
2158 spin_lock_irqsave(&priv->lock, flags);
2159 priv->rxon_timing.timestamp.dw[1] = cpu_to_le32(priv->timestamp1);
2160 priv->rxon_timing.timestamp.dw[0] = cpu_to_le32(priv->timestamp0);
2161
2162 priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
2163
2164 tsf = priv->timestamp1;
2165 tsf = ((tsf << 32) | priv->timestamp0);
2166
2167 beacon_int = priv->beacon_int;
2168 spin_unlock_irqrestore(&priv->lock, flags);
2169
2170 if (priv->iw_mode == IEEE80211_IF_TYPE_STA) {
2171 if (beacon_int == 0) {
2172 priv->rxon_timing.beacon_interval = cpu_to_le16(100);
2173 priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
2174 } else {
2175 priv->rxon_timing.beacon_interval =
2176 cpu_to_le16(beacon_int);
2177 priv->rxon_timing.beacon_interval =
bb8c093b 2178 iwl3945_adjust_beacon_interval(
b481de9c
ZY
2179 le16_to_cpu(priv->rxon_timing.beacon_interval));
2180 }
2181
2182 priv->rxon_timing.atim_window = 0;
2183 } else {
2184 priv->rxon_timing.beacon_interval =
bb8c093b 2185 iwl3945_adjust_beacon_interval(conf->beacon_int);
b481de9c
ZY
2186 /* TODO: we need to get atim_window from upper stack
2187 * for now we set to 0 */
2188 priv->rxon_timing.atim_window = 0;
2189 }
2190
2191 interval_tm_unit =
2192 (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
2193 result = do_div(tsf, interval_tm_unit);
2194 priv->rxon_timing.beacon_init_val =
2195 cpu_to_le32((u32) ((u64) interval_tm_unit - result));
2196
2197 IWL_DEBUG_ASSOC
2198 ("beacon interval %d beacon timer %d beacon tim %d\n",
2199 le16_to_cpu(priv->rxon_timing.beacon_interval),
2200 le32_to_cpu(priv->rxon_timing.beacon_init_val),
2201 le16_to_cpu(priv->rxon_timing.atim_window));
2202}
2203
bb8c093b 2204static int iwl3945_scan_initiate(struct iwl3945_priv *priv)
b481de9c
ZY
2205{
2206 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
2207 IWL_ERROR("APs don't scan.\n");
2208 return 0;
2209 }
2210
bb8c093b 2211 if (!iwl3945_is_ready_rf(priv)) {
b481de9c
ZY
2212 IWL_DEBUG_SCAN("Aborting scan due to not ready.\n");
2213 return -EIO;
2214 }
2215
2216 if (test_bit(STATUS_SCANNING, &priv->status)) {
2217 IWL_DEBUG_SCAN("Scan already in progress.\n");
2218 return -EAGAIN;
2219 }
2220
2221 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
2222 IWL_DEBUG_SCAN("Scan request while abort pending. "
2223 "Queuing.\n");
2224 return -EAGAIN;
2225 }
2226
2227 IWL_DEBUG_INFO("Starting scan...\n");
2228 priv->scan_bands = 2;
2229 set_bit(STATUS_SCANNING, &priv->status);
2230 priv->scan_start = jiffies;
2231 priv->scan_pass_start = priv->scan_start;
2232
2233 queue_work(priv->workqueue, &priv->request_scan);
2234
2235 return 0;
2236}
2237
bb8c093b 2238static int iwl3945_set_rxon_hwcrypto(struct iwl3945_priv *priv, int hw_decrypt)
b481de9c 2239{
bb8c093b 2240 struct iwl3945_rxon_cmd *rxon = &priv->staging_rxon;
b481de9c
ZY
2241
2242 if (hw_decrypt)
2243 rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
2244 else
2245 rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
2246
2247 return 0;
2248}
2249
8318d78a
JB
2250static void iwl3945_set_flags_for_phymode(struct iwl3945_priv *priv,
2251 enum ieee80211_band band)
b481de9c 2252{
8318d78a 2253 if (band == IEEE80211_BAND_5GHZ) {
b481de9c
ZY
2254 priv->staging_rxon.flags &=
2255 ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
2256 | RXON_FLG_CCK_MSK);
2257 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
2258 } else {
bb8c093b 2259 /* Copied from iwl3945_bg_post_associate() */
b481de9c
ZY
2260 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
2261 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
2262 else
2263 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
2264
2265 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
2266 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
2267
2268 priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
2269 priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
2270 priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
2271 }
2272}
2273
2274/*
01ebd063 2275 * initialize rxon structure with default values from eeprom
b481de9c 2276 */
bb8c093b 2277static void iwl3945_connection_init_rx_config(struct iwl3945_priv *priv)
b481de9c 2278{
bb8c093b 2279 const struct iwl3945_channel_info *ch_info;
b481de9c
ZY
2280
2281 memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
2282
2283 switch (priv->iw_mode) {
2284 case IEEE80211_IF_TYPE_AP:
2285 priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
2286 break;
2287
2288 case IEEE80211_IF_TYPE_STA:
2289 priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
2290 priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
2291 break;
2292
2293 case IEEE80211_IF_TYPE_IBSS:
2294 priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
2295 priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
2296 priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
2297 RXON_FILTER_ACCEPT_GRP_MSK;
2298 break;
2299
2300 case IEEE80211_IF_TYPE_MNTR:
2301 priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER;
2302 priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK |
2303 RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK;
2304 break;
2305 }
2306
2307#if 0
2308 /* TODO: Figure out when short_preamble would be set and cache from
2309 * that */
2310 if (!hw_to_local(priv->hw)->short_preamble)
2311 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
2312 else
2313 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
2314#endif
2315
8318d78a 2316 ch_info = iwl3945_get_channel_info(priv, priv->band,
b481de9c
ZY
2317 le16_to_cpu(priv->staging_rxon.channel));
2318
2319 if (!ch_info)
2320 ch_info = &priv->channel_info[0];
2321
2322 /*
2323 * in some case A channels are all non IBSS
2324 * in this case force B/G channel
2325 */
2326 if ((priv->iw_mode == IEEE80211_IF_TYPE_IBSS) &&
2327 !(is_channel_ibss(ch_info)))
2328 ch_info = &priv->channel_info[0];
2329
2330 priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
2331 if (is_channel_a_band(ch_info))
8318d78a 2332 priv->band = IEEE80211_BAND_5GHZ;
b481de9c 2333 else
8318d78a 2334 priv->band = IEEE80211_BAND_2GHZ;
b481de9c 2335
8318d78a 2336 iwl3945_set_flags_for_phymode(priv, priv->band);
b481de9c
ZY
2337
2338 priv->staging_rxon.ofdm_basic_rates =
2339 (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
2340 priv->staging_rxon.cck_basic_rates =
2341 (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
2342}
2343
bb8c093b 2344static int iwl3945_set_mode(struct iwl3945_priv *priv, int mode)
b481de9c 2345{
b481de9c 2346 if (mode == IEEE80211_IF_TYPE_IBSS) {
bb8c093b 2347 const struct iwl3945_channel_info *ch_info;
b481de9c 2348
bb8c093b 2349 ch_info = iwl3945_get_channel_info(priv,
8318d78a 2350 priv->band,
b481de9c
ZY
2351 le16_to_cpu(priv->staging_rxon.channel));
2352
2353 if (!ch_info || !is_channel_ibss(ch_info)) {
2354 IWL_ERROR("channel %d not IBSS channel\n",
2355 le16_to_cpu(priv->staging_rxon.channel));
2356 return -EINVAL;
2357 }
2358 }
2359
b481de9c
ZY
2360 priv->iw_mode = mode;
2361
bb8c093b 2362 iwl3945_connection_init_rx_config(priv);
b481de9c
ZY
2363 memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
2364
bb8c093b 2365 iwl3945_clear_stations_table(priv);
b481de9c 2366
fde3571f
MA
2367 /* dont commit rxon if rf-kill is on*/
2368 if (!iwl3945_is_ready_rf(priv))
2369 return -EAGAIN;
2370
2371 cancel_delayed_work(&priv->scan_check);
2372 if (iwl3945_scan_cancel_timeout(priv, 100)) {
2373 IWL_WARNING("Aborted scan still in progress after 100ms\n");
2374 IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
2375 return -EAGAIN;
2376 }
2377
bb8c093b 2378 iwl3945_commit_rxon(priv);
b481de9c
ZY
2379
2380 return 0;
2381}
2382
bb8c093b 2383static void iwl3945_build_tx_cmd_hwcrypto(struct iwl3945_priv *priv,
b481de9c 2384 struct ieee80211_tx_control *ctl,
bb8c093b 2385 struct iwl3945_cmd *cmd,
b481de9c
ZY
2386 struct sk_buff *skb_frag,
2387 int last_frag)
2388{
bb8c093b 2389 struct iwl3945_hw_key *keyinfo = &priv->stations[ctl->key_idx].keyinfo;
b481de9c
ZY
2390
2391 switch (keyinfo->alg) {
2392 case ALG_CCMP:
2393 cmd->cmd.tx.sec_ctl = TX_CMD_SEC_CCM;
2394 memcpy(cmd->cmd.tx.key, keyinfo->key, keyinfo->keylen);
2395 IWL_DEBUG_TX("tx_cmd with aes hwcrypto\n");
2396 break;
2397
2398 case ALG_TKIP:
2399#if 0
2400 cmd->cmd.tx.sec_ctl = TX_CMD_SEC_TKIP;
2401
2402 if (last_frag)
2403 memcpy(cmd->cmd.tx.tkip_mic.byte, skb_frag->tail - 8,
2404 8);
2405 else
2406 memset(cmd->cmd.tx.tkip_mic.byte, 0, 8);
2407#endif
2408 break;
2409
2410 case ALG_WEP:
2411 cmd->cmd.tx.sec_ctl = TX_CMD_SEC_WEP |
2412 (ctl->key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
2413
2414 if (keyinfo->keylen == 13)
2415 cmd->cmd.tx.sec_ctl |= TX_CMD_SEC_KEY128;
2416
2417 memcpy(&cmd->cmd.tx.key[3], keyinfo->key, keyinfo->keylen);
2418
2419 IWL_DEBUG_TX("Configuring packet for WEP encryption "
2420 "with key %d\n", ctl->key_idx);
2421 break;
2422
b481de9c
ZY
2423 default:
2424 printk(KERN_ERR "Unknown encode alg %d\n", keyinfo->alg);
2425 break;
2426 }
2427}
2428
2429/*
2430 * handle build REPLY_TX command notification.
2431 */
bb8c093b
CH
2432static void iwl3945_build_tx_cmd_basic(struct iwl3945_priv *priv,
2433 struct iwl3945_cmd *cmd,
b481de9c
ZY
2434 struct ieee80211_tx_control *ctrl,
2435 struct ieee80211_hdr *hdr,
2436 int is_unicast, u8 std_id)
2437{
2438 __le16 *qc;
2439 u16 fc = le16_to_cpu(hdr->frame_control);
2440 __le32 tx_flags = cmd->cmd.tx.tx_flags;
2441
2442 cmd->cmd.tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2443 if (!(ctrl->flags & IEEE80211_TXCTL_NO_ACK)) {
2444 tx_flags |= TX_CMD_FLG_ACK_MSK;
2445 if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT)
2446 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
2447 if (ieee80211_is_probe_response(fc) &&
2448 !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
2449 tx_flags |= TX_CMD_FLG_TSF_MSK;
2450 } else {
2451 tx_flags &= (~TX_CMD_FLG_ACK_MSK);
2452 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
2453 }
2454
2455 cmd->cmd.tx.sta_id = std_id;
2456 if (ieee80211_get_morefrag(hdr))
2457 tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
2458
2459 qc = ieee80211_get_qos_ctrl(hdr);
2460 if (qc) {
2461 cmd->cmd.tx.tid_tspec = (u8) (le16_to_cpu(*qc) & 0xf);
2462 tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
2463 } else
2464 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
2465
2466 if (ctrl->flags & IEEE80211_TXCTL_USE_RTS_CTS) {
2467 tx_flags |= TX_CMD_FLG_RTS_MSK;
2468 tx_flags &= ~TX_CMD_FLG_CTS_MSK;
2469 } else if (ctrl->flags & IEEE80211_TXCTL_USE_CTS_PROTECT) {
2470 tx_flags &= ~TX_CMD_FLG_RTS_MSK;
2471 tx_flags |= TX_CMD_FLG_CTS_MSK;
2472 }
2473
2474 if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
2475 tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
2476
2477 tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
2478 if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) {
2479 if ((fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_ASSOC_REQ ||
2480 (fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_REASSOC_REQ)
bc434dd2 2481 cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(3);
b481de9c 2482 else
bc434dd2 2483 cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(2);
b481de9c
ZY
2484 } else
2485 cmd->cmd.tx.timeout.pm_frame_timeout = 0;
2486
2487 cmd->cmd.tx.driver_txop = 0;
2488 cmd->cmd.tx.tx_flags = tx_flags;
2489 cmd->cmd.tx.next_frame_len = 0;
2490}
2491
6440adb5
CB
2492/**
2493 * iwl3945_get_sta_id - Find station's index within station table
2494 */
bb8c093b 2495static int iwl3945_get_sta_id(struct iwl3945_priv *priv, struct ieee80211_hdr *hdr)
b481de9c
ZY
2496{
2497 int sta_id;
2498 u16 fc = le16_to_cpu(hdr->frame_control);
2499
6440adb5 2500 /* If this frame is broadcast or management, use broadcast station id */
b481de9c
ZY
2501 if (((fc & IEEE80211_FCTL_FTYPE) != IEEE80211_FTYPE_DATA) ||
2502 is_multicast_ether_addr(hdr->addr1))
2503 return priv->hw_setting.bcast_sta_id;
2504
2505 switch (priv->iw_mode) {
2506
6440adb5
CB
2507 /* If we are a client station in a BSS network, use the special
2508 * AP station entry (that's the only station we communicate with) */
b481de9c
ZY
2509 case IEEE80211_IF_TYPE_STA:
2510 return IWL_AP_ID;
2511
2512 /* If we are an AP, then find the station, or use BCAST */
2513 case IEEE80211_IF_TYPE_AP:
bb8c093b 2514 sta_id = iwl3945_hw_find_station(priv, hdr->addr1);
b481de9c
ZY
2515 if (sta_id != IWL_INVALID_STATION)
2516 return sta_id;
2517 return priv->hw_setting.bcast_sta_id;
2518
6440adb5
CB
2519 /* If this frame is going out to an IBSS network, find the station,
2520 * or create a new station table entry */
0795af57
JP
2521 case IEEE80211_IF_TYPE_IBSS: {
2522 DECLARE_MAC_BUF(mac);
2523
6440adb5 2524 /* Create new station table entry */
bb8c093b 2525 sta_id = iwl3945_hw_find_station(priv, hdr->addr1);
b481de9c
ZY
2526 if (sta_id != IWL_INVALID_STATION)
2527 return sta_id;
2528
bb8c093b 2529 sta_id = iwl3945_add_station(priv, hdr->addr1, 0, CMD_ASYNC);
b481de9c
ZY
2530
2531 if (sta_id != IWL_INVALID_STATION)
2532 return sta_id;
2533
0795af57 2534 IWL_DEBUG_DROP("Station %s not in station map. "
b481de9c 2535 "Defaulting to broadcast...\n",
0795af57 2536 print_mac(mac, hdr->addr1));
bb8c093b 2537 iwl3945_print_hex_dump(IWL_DL_DROP, (u8 *) hdr, sizeof(*hdr));
b481de9c 2538 return priv->hw_setting.bcast_sta_id;
0795af57 2539 }
b481de9c 2540 default:
01ebd063 2541 IWL_WARNING("Unknown mode of operation: %d", priv->iw_mode);
b481de9c
ZY
2542 return priv->hw_setting.bcast_sta_id;
2543 }
2544}
2545
2546/*
2547 * start REPLY_TX command process
2548 */
bb8c093b 2549static int iwl3945_tx_skb(struct iwl3945_priv *priv,
b481de9c
ZY
2550 struct sk_buff *skb, struct ieee80211_tx_control *ctl)
2551{
2552 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
bb8c093b 2553 struct iwl3945_tfd_frame *tfd;
b481de9c
ZY
2554 u32 *control_flags;
2555 int txq_id = ctl->queue;
bb8c093b
CH
2556 struct iwl3945_tx_queue *txq = NULL;
2557 struct iwl3945_queue *q = NULL;
b481de9c
ZY
2558 dma_addr_t phys_addr;
2559 dma_addr_t txcmd_phys;
bb8c093b 2560 struct iwl3945_cmd *out_cmd = NULL;
b481de9c
ZY
2561 u16 len, idx, len_org;
2562 u8 id, hdr_len, unicast;
2563 u8 sta_id;
2564 u16 seq_number = 0;
2565 u16 fc;
2566 __le16 *qc;
2567 u8 wait_write_ptr = 0;
2568 unsigned long flags;
2569 int rc;
2570
2571 spin_lock_irqsave(&priv->lock, flags);
bb8c093b 2572 if (iwl3945_is_rfkill(priv)) {
b481de9c
ZY
2573 IWL_DEBUG_DROP("Dropping - RF KILL\n");
2574 goto drop_unlock;
2575 }
2576
32bfd35d
JB
2577 if (!priv->vif) {
2578 IWL_DEBUG_DROP("Dropping - !priv->vif\n");
b481de9c
ZY
2579 goto drop_unlock;
2580 }
2581
8318d78a 2582 if ((ctl->tx_rate->hw_value & 0xFF) == IWL_INVALID_RATE) {
b481de9c
ZY
2583 IWL_ERROR("ERROR: No TX rate available.\n");
2584 goto drop_unlock;
2585 }
2586
2587 unicast = !is_multicast_ether_addr(hdr->addr1);
2588 id = 0;
2589
2590 fc = le16_to_cpu(hdr->frame_control);
2591
c8b0e6e1 2592#ifdef CONFIG_IWL3945_DEBUG
b481de9c
ZY
2593 if (ieee80211_is_auth(fc))
2594 IWL_DEBUG_TX("Sending AUTH frame\n");
2595 else if (ieee80211_is_assoc_request(fc))
2596 IWL_DEBUG_TX("Sending ASSOC frame\n");
2597 else if (ieee80211_is_reassoc_request(fc))
2598 IWL_DEBUG_TX("Sending REASSOC frame\n");
2599#endif
2600
7878a5a4 2601 /* drop all data frame if we are not associated */
a6477249
RC
2602 if ((!iwl3945_is_associated(priv) ||
2603 ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && !priv->assoc_id)) &&
b481de9c 2604 ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA)) {
bb8c093b 2605 IWL_DEBUG_DROP("Dropping - !iwl3945_is_associated\n");
b481de9c
ZY
2606 goto drop_unlock;
2607 }
2608
2609 spin_unlock_irqrestore(&priv->lock, flags);
2610
2611 hdr_len = ieee80211_get_hdrlen(fc);
6440adb5
CB
2612
2613 /* Find (or create) index into station table for destination station */
bb8c093b 2614 sta_id = iwl3945_get_sta_id(priv, hdr);
b481de9c 2615 if (sta_id == IWL_INVALID_STATION) {
0795af57
JP
2616 DECLARE_MAC_BUF(mac);
2617
2618 IWL_DEBUG_DROP("Dropping - INVALID STATION: %s\n",
2619 print_mac(mac, hdr->addr1));
b481de9c
ZY
2620 goto drop;
2621 }
2622
2623 IWL_DEBUG_RATE("station Id %d\n", sta_id);
2624
2625 qc = ieee80211_get_qos_ctrl(hdr);
2626 if (qc) {
2627 u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
2628 seq_number = priv->stations[sta_id].tid[tid].seq_number &
2629 IEEE80211_SCTL_SEQ;
2630 hdr->seq_ctrl = cpu_to_le16(seq_number) |
2631 (hdr->seq_ctrl &
2632 __constant_cpu_to_le16(IEEE80211_SCTL_FRAG));
2633 seq_number += 0x10;
2634 }
6440adb5
CB
2635
2636 /* Descriptor for chosen Tx queue */
b481de9c
ZY
2637 txq = &priv->txq[txq_id];
2638 q = &txq->q;
2639
2640 spin_lock_irqsave(&priv->lock, flags);
2641
6440adb5 2642 /* Set up first empty TFD within this queue's circular TFD buffer */
fc4b6853 2643 tfd = &txq->bd[q->write_ptr];
b481de9c
ZY
2644 memset(tfd, 0, sizeof(*tfd));
2645 control_flags = (u32 *) tfd;
fc4b6853 2646 idx = get_cmd_index(q, q->write_ptr, 0);
b481de9c 2647
6440adb5 2648 /* Set up driver data for this TFD */
bb8c093b 2649 memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl3945_tx_info));
fc4b6853
TW
2650 txq->txb[q->write_ptr].skb[0] = skb;
2651 memcpy(&(txq->txb[q->write_ptr].status.control),
b481de9c 2652 ctl, sizeof(struct ieee80211_tx_control));
6440adb5
CB
2653
2654 /* Init first empty entry in queue's array of Tx/cmd buffers */
b481de9c
ZY
2655 out_cmd = &txq->cmd[idx];
2656 memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
2657 memset(&out_cmd->cmd.tx, 0, sizeof(out_cmd->cmd.tx));
6440adb5
CB
2658
2659 /*
2660 * Set up the Tx-command (not MAC!) header.
2661 * Store the chosen Tx queue and TFD index within the sequence field;
2662 * after Tx, uCode's Tx response will return this value so driver can
2663 * locate the frame within the tx queue and do post-tx processing.
2664 */
b481de9c
ZY
2665 out_cmd->hdr.cmd = REPLY_TX;
2666 out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
fc4b6853 2667 INDEX_TO_SEQ(q->write_ptr)));
6440adb5
CB
2668
2669 /* Copy MAC header from skb into command buffer */
b481de9c
ZY
2670 memcpy(out_cmd->cmd.tx.hdr, hdr, hdr_len);
2671
6440adb5
CB
2672 /*
2673 * Use the first empty entry in this queue's command buffer array
2674 * to contain the Tx command and MAC header concatenated together
2675 * (payload data will be in another buffer).
2676 * Size of this varies, due to varying MAC header length.
2677 * If end is not dword aligned, we'll have 2 extra bytes at the end
2678 * of the MAC header (device reads on dword boundaries).
2679 * We'll tell device about this padding later.
2680 */
b481de9c 2681 len = priv->hw_setting.tx_cmd_len +
bb8c093b 2682 sizeof(struct iwl3945_cmd_header) + hdr_len;
b481de9c
ZY
2683
2684 len_org = len;
2685 len = (len + 3) & ~3;
2686
2687 if (len_org != len)
2688 len_org = 1;
2689 else
2690 len_org = 0;
2691
6440adb5
CB
2692 /* Physical address of this Tx command's header (not MAC header!),
2693 * within command buffer array. */
bb8c093b
CH
2694 txcmd_phys = txq->dma_addr_cmd + sizeof(struct iwl3945_cmd) * idx +
2695 offsetof(struct iwl3945_cmd, hdr);
b481de9c 2696
6440adb5
CB
2697 /* Add buffer containing Tx command and MAC(!) header to TFD's
2698 * first entry */
bb8c093b 2699 iwl3945_hw_txq_attach_buf_to_tfd(priv, tfd, txcmd_phys, len);
b481de9c
ZY
2700
2701 if (!(ctl->flags & IEEE80211_TXCTL_DO_NOT_ENCRYPT))
bb8c093b 2702 iwl3945_build_tx_cmd_hwcrypto(priv, ctl, out_cmd, skb, 0);
b481de9c 2703
6440adb5
CB
2704 /* Set up TFD's 2nd entry to point directly to remainder of skb,
2705 * if any (802.11 null frames have no payload). */
b481de9c
ZY
2706 len = skb->len - hdr_len;
2707 if (len) {
2708 phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
2709 len, PCI_DMA_TODEVICE);
bb8c093b 2710 iwl3945_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, len);
b481de9c
ZY
2711 }
2712
b481de9c 2713 if (!len)
6440adb5 2714 /* If there is no payload, then we use only one Tx buffer */
b481de9c
ZY
2715 *control_flags = TFD_CTL_COUNT_SET(1);
2716 else
6440adb5
CB
2717 /* Else use 2 buffers.
2718 * Tell 3945 about any padding after MAC header */
b481de9c
ZY
2719 *control_flags = TFD_CTL_COUNT_SET(2) |
2720 TFD_CTL_PAD_SET(U32_PAD(len));
2721
6440adb5 2722 /* Total # bytes to be transmitted */
b481de9c
ZY
2723 len = (u16)skb->len;
2724 out_cmd->cmd.tx.len = cpu_to_le16(len);
2725
2726 /* TODO need this for burst mode later on */
bb8c093b 2727 iwl3945_build_tx_cmd_basic(priv, out_cmd, ctl, hdr, unicast, sta_id);
b481de9c
ZY
2728
2729 /* set is_hcca to 0; it probably will never be implemented */
bb8c093b 2730 iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, ctl, hdr, sta_id, 0);
b481de9c
ZY
2731
2732 out_cmd->cmd.tx.tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
2733 out_cmd->cmd.tx.tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
2734
2735 if (!ieee80211_get_morefrag(hdr)) {
2736 txq->need_update = 1;
2737 if (qc) {
2738 u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
2739 priv->stations[sta_id].tid[tid].seq_number = seq_number;
2740 }
2741 } else {
2742 wait_write_ptr = 1;
2743 txq->need_update = 0;
2744 }
2745
bb8c093b 2746 iwl3945_print_hex_dump(IWL_DL_TX, out_cmd->cmd.payload,
b481de9c
ZY
2747 sizeof(out_cmd->cmd.tx));
2748
bb8c093b 2749 iwl3945_print_hex_dump(IWL_DL_TX, (u8 *)out_cmd->cmd.tx.hdr,
b481de9c
ZY
2750 ieee80211_get_hdrlen(fc));
2751
6440adb5 2752 /* Tell device the write index *just past* this latest filled TFD */
c54b679d 2753 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
bb8c093b 2754 rc = iwl3945_tx_queue_update_write_ptr(priv, txq);
b481de9c
ZY
2755 spin_unlock_irqrestore(&priv->lock, flags);
2756
2757 if (rc)
2758 return rc;
2759
bb8c093b 2760 if ((iwl3945_queue_space(q) < q->high_mark)
b481de9c
ZY
2761 && priv->mac80211_registered) {
2762 if (wait_write_ptr) {
2763 spin_lock_irqsave(&priv->lock, flags);
2764 txq->need_update = 1;
bb8c093b 2765 iwl3945_tx_queue_update_write_ptr(priv, txq);
b481de9c
ZY
2766 spin_unlock_irqrestore(&priv->lock, flags);
2767 }
2768
2769 ieee80211_stop_queue(priv->hw, ctl->queue);
2770 }
2771
2772 return 0;
2773
2774drop_unlock:
2775 spin_unlock_irqrestore(&priv->lock, flags);
2776drop:
2777 return -1;
2778}
2779
bb8c093b 2780static void iwl3945_set_rate(struct iwl3945_priv *priv)
b481de9c 2781{
8318d78a 2782 const struct ieee80211_supported_band *sband = NULL;
b481de9c
ZY
2783 struct ieee80211_rate *rate;
2784 int i;
2785
8318d78a
JB
2786 sband = iwl3945_get_band(priv, priv->band);
2787 if (!sband) {
c4ba9621
SA
2788 IWL_ERROR("Failed to set rate: unable to get hw mode\n");
2789 return;
2790 }
b481de9c
ZY
2791
2792 priv->active_rate = 0;
2793 priv->active_rate_basic = 0;
2794
8318d78a
JB
2795 IWL_DEBUG_RATE("Setting rates for %s GHz\n",
2796 sband->band == IEEE80211_BAND_2GHZ ? "2.4" : "5");
2797
2798 for (i = 0; i < sband->n_bitrates; i++) {
2799 rate = &sband->bitrates[i];
2800 if ((rate->hw_value < IWL_RATE_COUNT) &&
2801 !(rate->flags & IEEE80211_CHAN_DISABLED)) {
2802 IWL_DEBUG_RATE("Adding rate index %d (plcp %d)\n",
2803 rate->hw_value, iwl3945_rates[rate->hw_value].plcp);
2804 priv->active_rate |= (1 << rate->hw_value);
2805 }
b481de9c
ZY
2806 }
2807
2808 IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n",
2809 priv->active_rate, priv->active_rate_basic);
2810
2811 /*
2812 * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
2813 * otherwise set it to the default of all CCK rates and 6, 12, 24 for
2814 * OFDM
2815 */
2816 if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
2817 priv->staging_rxon.cck_basic_rates =
2818 ((priv->active_rate_basic &
2819 IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
2820 else
2821 priv->staging_rxon.cck_basic_rates =
2822 (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
2823
2824 if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
2825 priv->staging_rxon.ofdm_basic_rates =
2826 ((priv->active_rate_basic &
2827 (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
2828 IWL_FIRST_OFDM_RATE) & 0xFF;
2829 else
2830 priv->staging_rxon.ofdm_basic_rates =
2831 (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
2832}
2833
bb8c093b 2834static void iwl3945_radio_kill_sw(struct iwl3945_priv *priv, int disable_radio)
b481de9c
ZY
2835{
2836 unsigned long flags;
2837
2838 if (!!disable_radio == test_bit(STATUS_RF_KILL_SW, &priv->status))
2839 return;
2840
2841 IWL_DEBUG_RF_KILL("Manual SW RF KILL set to: RADIO %s\n",
2842 disable_radio ? "OFF" : "ON");
2843
2844 if (disable_radio) {
bb8c093b 2845 iwl3945_scan_cancel(priv);
b481de9c
ZY
2846 /* FIXME: This is a workaround for AP */
2847 if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
2848 spin_lock_irqsave(&priv->lock, flags);
bb8c093b 2849 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_SET,
b481de9c
ZY
2850 CSR_UCODE_SW_BIT_RFKILL);
2851 spin_unlock_irqrestore(&priv->lock, flags);
bb8c093b 2852 iwl3945_send_card_state(priv, CARD_STATE_CMD_DISABLE, 0);
b481de9c
ZY
2853 set_bit(STATUS_RF_KILL_SW, &priv->status);
2854 }
2855 return;
2856 }
2857
2858 spin_lock_irqsave(&priv->lock, flags);
bb8c093b 2859 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
b481de9c
ZY
2860
2861 clear_bit(STATUS_RF_KILL_SW, &priv->status);
2862 spin_unlock_irqrestore(&priv->lock, flags);
2863
2864 /* wake up ucode */
2865 msleep(10);
2866
2867 spin_lock_irqsave(&priv->lock, flags);
bb8c093b
CH
2868 iwl3945_read32(priv, CSR_UCODE_DRV_GP1);
2869 if (!iwl3945_grab_nic_access(priv))
2870 iwl3945_release_nic_access(priv);
b481de9c
ZY
2871 spin_unlock_irqrestore(&priv->lock, flags);
2872
2873 if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
2874 IWL_DEBUG_RF_KILL("Can not turn radio back on - "
2875 "disabled by HW switch\n");
2876 return;
2877 }
2878
2879 queue_work(priv->workqueue, &priv->restart);
2880 return;
2881}
2882
bb8c093b 2883void iwl3945_set_decrypted_flag(struct iwl3945_priv *priv, struct sk_buff *skb,
b481de9c
ZY
2884 u32 decrypt_res, struct ieee80211_rx_status *stats)
2885{
2886 u16 fc =
2887 le16_to_cpu(((struct ieee80211_hdr *)skb->data)->frame_control);
2888
2889 if (priv->active_rxon.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK)
2890 return;
2891
2892 if (!(fc & IEEE80211_FCTL_PROTECTED))
2893 return;
2894
2895 IWL_DEBUG_RX("decrypt_res:0x%x\n", decrypt_res);
2896 switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) {
2897 case RX_RES_STATUS_SEC_TYPE_TKIP:
2898 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
2899 RX_RES_STATUS_BAD_ICV_MIC)
2900 stats->flag |= RX_FLAG_MMIC_ERROR;
2901 case RX_RES_STATUS_SEC_TYPE_WEP:
2902 case RX_RES_STATUS_SEC_TYPE_CCMP:
2903 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
2904 RX_RES_STATUS_DECRYPT_OK) {
2905 IWL_DEBUG_RX("hw decrypt successfully!!!\n");
2906 stats->flag |= RX_FLAG_DECRYPTED;
2907 }
2908 break;
2909
2910 default:
2911 break;
2912 }
2913}
2914
b481de9c
ZY
2915#define IWL_PACKET_RETRY_TIME HZ
2916
bb8c093b 2917int iwl3945_is_duplicate_packet(struct iwl3945_priv *priv, struct ieee80211_hdr *header)
b481de9c
ZY
2918{
2919 u16 sc = le16_to_cpu(header->seq_ctrl);
2920 u16 seq = (sc & IEEE80211_SCTL_SEQ) >> 4;
2921 u16 frag = sc & IEEE80211_SCTL_FRAG;
2922 u16 *last_seq, *last_frag;
2923 unsigned long *last_time;
2924
2925 switch (priv->iw_mode) {
2926 case IEEE80211_IF_TYPE_IBSS:{
2927 struct list_head *p;
bb8c093b 2928 struct iwl3945_ibss_seq *entry = NULL;
b481de9c
ZY
2929 u8 *mac = header->addr2;
2930 int index = mac[5] & (IWL_IBSS_MAC_HASH_SIZE - 1);
2931
2932 __list_for_each(p, &priv->ibss_mac_hash[index]) {
bb8c093b 2933 entry = list_entry(p, struct iwl3945_ibss_seq, list);
b481de9c
ZY
2934 if (!compare_ether_addr(entry->mac, mac))
2935 break;
2936 }
2937 if (p == &priv->ibss_mac_hash[index]) {
2938 entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
2939 if (!entry) {
bc434dd2 2940 IWL_ERROR("Cannot malloc new mac entry\n");
b481de9c
ZY
2941 return 0;
2942 }
2943 memcpy(entry->mac, mac, ETH_ALEN);
2944 entry->seq_num = seq;
2945 entry->frag_num = frag;
2946 entry->packet_time = jiffies;
bc434dd2 2947 list_add(&entry->list, &priv->ibss_mac_hash[index]);
b481de9c
ZY
2948 return 0;
2949 }
2950 last_seq = &entry->seq_num;
2951 last_frag = &entry->frag_num;
2952 last_time = &entry->packet_time;
2953 break;
2954 }
2955 case IEEE80211_IF_TYPE_STA:
2956 last_seq = &priv->last_seq_num;
2957 last_frag = &priv->last_frag_num;
2958 last_time = &priv->last_packet_time;
2959 break;
2960 default:
2961 return 0;
2962 }
2963 if ((*last_seq == seq) &&
2964 time_after(*last_time + IWL_PACKET_RETRY_TIME, jiffies)) {
2965 if (*last_frag == frag)
2966 goto drop;
2967 if (*last_frag + 1 != frag)
2968 /* out-of-order fragment */
2969 goto drop;
2970 } else
2971 *last_seq = seq;
2972
2973 *last_frag = frag;
2974 *last_time = jiffies;
2975 return 0;
2976
2977 drop:
2978 return 1;
2979}
2980
c8b0e6e1 2981#ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
b481de9c
ZY
2982
2983#include "iwl-spectrum.h"
2984
2985#define BEACON_TIME_MASK_LOW 0x00FFFFFF
2986#define BEACON_TIME_MASK_HIGH 0xFF000000
2987#define TIME_UNIT 1024
2988
2989/*
2990 * extended beacon time format
2991 * time in usec will be changed into a 32-bit value in 8:24 format
2992 * the high 1 byte is the beacon counts
2993 * the lower 3 bytes is the time in usec within one beacon interval
2994 */
2995
bb8c093b 2996static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
b481de9c
ZY
2997{
2998 u32 quot;
2999 u32 rem;
3000 u32 interval = beacon_interval * 1024;
3001
3002 if (!interval || !usec)
3003 return 0;
3004
3005 quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
3006 rem = (usec % interval) & BEACON_TIME_MASK_LOW;
3007
3008 return (quot << 24) + rem;
3009}
3010
3011/* base is usually what we get from ucode with each received frame,
3012 * the same as HW timer counter counting down
3013 */
3014
bb8c093b 3015static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
b481de9c
ZY
3016{
3017 u32 base_low = base & BEACON_TIME_MASK_LOW;
3018 u32 addon_low = addon & BEACON_TIME_MASK_LOW;
3019 u32 interval = beacon_interval * TIME_UNIT;
3020 u32 res = (base & BEACON_TIME_MASK_HIGH) +
3021 (addon & BEACON_TIME_MASK_HIGH);
3022
3023 if (base_low > addon_low)
3024 res += base_low - addon_low;
3025 else if (base_low < addon_low) {
3026 res += interval + base_low - addon_low;
3027 res += (1 << 24);
3028 } else
3029 res += (1 << 24);
3030
3031 return cpu_to_le32(res);
3032}
3033
bb8c093b 3034static int iwl3945_get_measurement(struct iwl3945_priv *priv,
b481de9c
ZY
3035 struct ieee80211_measurement_params *params,
3036 u8 type)
3037{
bb8c093b
CH
3038 struct iwl3945_spectrum_cmd spectrum;
3039 struct iwl3945_rx_packet *res;
3040 struct iwl3945_host_cmd cmd = {
b481de9c
ZY
3041 .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
3042 .data = (void *)&spectrum,
3043 .meta.flags = CMD_WANT_SKB,
3044 };
3045 u32 add_time = le64_to_cpu(params->start_time);
3046 int rc;
3047 int spectrum_resp_status;
3048 int duration = le16_to_cpu(params->duration);
3049
bb8c093b 3050 if (iwl3945_is_associated(priv))
b481de9c 3051 add_time =
bb8c093b 3052 iwl3945_usecs_to_beacons(
b481de9c
ZY
3053 le64_to_cpu(params->start_time) - priv->last_tsf,
3054 le16_to_cpu(priv->rxon_timing.beacon_interval));
3055
3056 memset(&spectrum, 0, sizeof(spectrum));
3057
3058 spectrum.channel_count = cpu_to_le16(1);
3059 spectrum.flags =
3060 RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
3061 spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
3062 cmd.len = sizeof(spectrum);
3063 spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
3064
bb8c093b 3065 if (iwl3945_is_associated(priv))
b481de9c 3066 spectrum.start_time =
bb8c093b 3067 iwl3945_add_beacon_time(priv->last_beacon_time,
b481de9c
ZY
3068 add_time,
3069 le16_to_cpu(priv->rxon_timing.beacon_interval));
3070 else
3071 spectrum.start_time = 0;
3072
3073 spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
3074 spectrum.channels[0].channel = params->channel;
3075 spectrum.channels[0].type = type;
3076 if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
3077 spectrum.flags |= RXON_FLG_BAND_24G_MSK |
3078 RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
3079
bb8c093b 3080 rc = iwl3945_send_cmd_sync(priv, &cmd);
b481de9c
ZY
3081 if (rc)
3082 return rc;
3083
bb8c093b 3084 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
b481de9c
ZY
3085 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
3086 IWL_ERROR("Bad return from REPLY_RX_ON_ASSOC command\n");
3087 rc = -EIO;
3088 }
3089
3090 spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
3091 switch (spectrum_resp_status) {
3092 case 0: /* Command will be handled */
3093 if (res->u.spectrum.id != 0xff) {
bc434dd2
IS
3094 IWL_DEBUG_INFO("Replaced existing measurement: %d\n",
3095 res->u.spectrum.id);
b481de9c
ZY
3096 priv->measurement_status &= ~MEASUREMENT_READY;
3097 }
3098 priv->measurement_status |= MEASUREMENT_ACTIVE;
3099 rc = 0;
3100 break;
3101
3102 case 1: /* Command will not be handled */
3103 rc = -EAGAIN;
3104 break;
3105 }
3106
3107 dev_kfree_skb_any(cmd.meta.u.skb);
3108
3109 return rc;
3110}
3111#endif
3112
bb8c093b
CH
3113static void iwl3945_rx_reply_alive(struct iwl3945_priv *priv,
3114 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3115{
bb8c093b
CH
3116 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3117 struct iwl3945_alive_resp *palive;
b481de9c
ZY
3118 struct delayed_work *pwork;
3119
3120 palive = &pkt->u.alive_frame;
3121
3122 IWL_DEBUG_INFO("Alive ucode status 0x%08X revision "
3123 "0x%01X 0x%01X\n",
3124 palive->is_valid, palive->ver_type,
3125 palive->ver_subtype);
3126
3127 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
3128 IWL_DEBUG_INFO("Initialization Alive received.\n");
3129 memcpy(&priv->card_alive_init,
3130 &pkt->u.alive_frame,
bb8c093b 3131 sizeof(struct iwl3945_init_alive_resp));
b481de9c
ZY
3132 pwork = &priv->init_alive_start;
3133 } else {
3134 IWL_DEBUG_INFO("Runtime Alive received.\n");
3135 memcpy(&priv->card_alive, &pkt->u.alive_frame,
bb8c093b 3136 sizeof(struct iwl3945_alive_resp));
b481de9c 3137 pwork = &priv->alive_start;
bb8c093b 3138 iwl3945_disable_events(priv);
b481de9c
ZY
3139 }
3140
3141 /* We delay the ALIVE response by 5ms to
3142 * give the HW RF Kill time to activate... */
3143 if (palive->is_valid == UCODE_VALID_OK)
3144 queue_delayed_work(priv->workqueue, pwork,
3145 msecs_to_jiffies(5));
3146 else
3147 IWL_WARNING("uCode did not respond OK.\n");
3148}
3149
bb8c093b
CH
3150static void iwl3945_rx_reply_add_sta(struct iwl3945_priv *priv,
3151 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3152{
bb8c093b 3153 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
b481de9c
ZY
3154
3155 IWL_DEBUG_RX("Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
3156 return;
3157}
3158
bb8c093b
CH
3159static void iwl3945_rx_reply_error(struct iwl3945_priv *priv,
3160 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3161{
bb8c093b 3162 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
b481de9c
ZY
3163
3164 IWL_ERROR("Error Reply type 0x%08X cmd %s (0x%02X) "
3165 "seq 0x%04X ser 0x%08X\n",
3166 le32_to_cpu(pkt->u.err_resp.error_type),
3167 get_cmd_string(pkt->u.err_resp.cmd_id),
3168 pkt->u.err_resp.cmd_id,
3169 le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
3170 le32_to_cpu(pkt->u.err_resp.error_info));
3171}
3172
3173#define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
3174
bb8c093b 3175static void iwl3945_rx_csa(struct iwl3945_priv *priv, struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3176{
bb8c093b
CH
3177 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3178 struct iwl3945_rxon_cmd *rxon = (void *)&priv->active_rxon;
3179 struct iwl3945_csa_notification *csa = &(pkt->u.csa_notif);
b481de9c
ZY
3180 IWL_DEBUG_11H("CSA notif: channel %d, status %d\n",
3181 le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
3182 rxon->channel = csa->channel;
3183 priv->staging_rxon.channel = csa->channel;
3184}
3185
bb8c093b
CH
3186static void iwl3945_rx_spectrum_measure_notif(struct iwl3945_priv *priv,
3187 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3188{
c8b0e6e1 3189#ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
bb8c093b
CH
3190 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3191 struct iwl3945_spectrum_notification *report = &(pkt->u.spectrum_notif);
b481de9c
ZY
3192
3193 if (!report->state) {
3194 IWL_DEBUG(IWL_DL_11H | IWL_DL_INFO,
3195 "Spectrum Measure Notification: Start\n");
3196 return;
3197 }
3198
3199 memcpy(&priv->measure_report, report, sizeof(*report));
3200 priv->measurement_status |= MEASUREMENT_READY;
3201#endif
3202}
3203
bb8c093b
CH
3204static void iwl3945_rx_pm_sleep_notif(struct iwl3945_priv *priv,
3205 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3206{
c8b0e6e1 3207#ifdef CONFIG_IWL3945_DEBUG
bb8c093b
CH
3208 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3209 struct iwl3945_sleep_notification *sleep = &(pkt->u.sleep_notif);
b481de9c
ZY
3210 IWL_DEBUG_RX("sleep mode: %d, src: %d\n",
3211 sleep->pm_sleep_mode, sleep->pm_wakeup_src);
3212#endif
3213}
3214
bb8c093b
CH
3215static void iwl3945_rx_pm_debug_statistics_notif(struct iwl3945_priv *priv,
3216 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3217{
bb8c093b 3218 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
b481de9c
ZY
3219 IWL_DEBUG_RADIO("Dumping %d bytes of unhandled "
3220 "notification for %s:\n",
3221 le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
bb8c093b 3222 iwl3945_print_hex_dump(IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
b481de9c
ZY
3223}
3224
bb8c093b 3225static void iwl3945_bg_beacon_update(struct work_struct *work)
b481de9c 3226{
bb8c093b
CH
3227 struct iwl3945_priv *priv =
3228 container_of(work, struct iwl3945_priv, beacon_update);
b481de9c
ZY
3229 struct sk_buff *beacon;
3230
3231 /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
32bfd35d 3232 beacon = ieee80211_beacon_get(priv->hw, priv->vif, NULL);
b481de9c
ZY
3233
3234 if (!beacon) {
3235 IWL_ERROR("update beacon failed\n");
3236 return;
3237 }
3238
3239 mutex_lock(&priv->mutex);
3240 /* new beacon skb is allocated every time; dispose previous.*/
3241 if (priv->ibss_beacon)
3242 dev_kfree_skb(priv->ibss_beacon);
3243
3244 priv->ibss_beacon = beacon;
3245 mutex_unlock(&priv->mutex);
3246
bb8c093b 3247 iwl3945_send_beacon_cmd(priv);
b481de9c
ZY
3248}
3249
bb8c093b
CH
3250static void iwl3945_rx_beacon_notif(struct iwl3945_priv *priv,
3251 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3252{
c8b0e6e1 3253#ifdef CONFIG_IWL3945_DEBUG
bb8c093b
CH
3254 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3255 struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
b481de9c
ZY
3256 u8 rate = beacon->beacon_notify_hdr.rate;
3257
3258 IWL_DEBUG_RX("beacon status %x retries %d iss %d "
3259 "tsf %d %d rate %d\n",
3260 le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
3261 beacon->beacon_notify_hdr.failure_frame,
3262 le32_to_cpu(beacon->ibss_mgr_status),
3263 le32_to_cpu(beacon->high_tsf),
3264 le32_to_cpu(beacon->low_tsf), rate);
3265#endif
3266
3267 if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
3268 (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
3269 queue_work(priv->workqueue, &priv->beacon_update);
3270}
3271
3272/* Service response to REPLY_SCAN_CMD (0x80) */
bb8c093b
CH
3273static void iwl3945_rx_reply_scan(struct iwl3945_priv *priv,
3274 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3275{
c8b0e6e1 3276#ifdef CONFIG_IWL3945_DEBUG
bb8c093b
CH
3277 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3278 struct iwl3945_scanreq_notification *notif =
3279 (struct iwl3945_scanreq_notification *)pkt->u.raw;
b481de9c
ZY
3280
3281 IWL_DEBUG_RX("Scan request status = 0x%x\n", notif->status);
3282#endif
3283}
3284
3285/* Service SCAN_START_NOTIFICATION (0x82) */
bb8c093b
CH
3286static void iwl3945_rx_scan_start_notif(struct iwl3945_priv *priv,
3287 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3288{
bb8c093b
CH
3289 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3290 struct iwl3945_scanstart_notification *notif =
3291 (struct iwl3945_scanstart_notification *)pkt->u.raw;
b481de9c
ZY
3292 priv->scan_start_tsf = le32_to_cpu(notif->tsf_low);
3293 IWL_DEBUG_SCAN("Scan start: "
3294 "%d [802.11%s] "
3295 "(TSF: 0x%08X:%08X) - %d (beacon timer %u)\n",
3296 notif->channel,
3297 notif->band ? "bg" : "a",
3298 notif->tsf_high,
3299 notif->tsf_low, notif->status, notif->beacon_timer);
3300}
3301
3302/* Service SCAN_RESULTS_NOTIFICATION (0x83) */
bb8c093b
CH
3303static void iwl3945_rx_scan_results_notif(struct iwl3945_priv *priv,
3304 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3305{
bb8c093b
CH
3306 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3307 struct iwl3945_scanresults_notification *notif =
3308 (struct iwl3945_scanresults_notification *)pkt->u.raw;
b481de9c
ZY
3309
3310 IWL_DEBUG_SCAN("Scan ch.res: "
3311 "%d [802.11%s] "
3312 "(TSF: 0x%08X:%08X) - %d "
3313 "elapsed=%lu usec (%dms since last)\n",
3314 notif->channel,
3315 notif->band ? "bg" : "a",
3316 le32_to_cpu(notif->tsf_high),
3317 le32_to_cpu(notif->tsf_low),
3318 le32_to_cpu(notif->statistics[0]),
3319 le32_to_cpu(notif->tsf_low) - priv->scan_start_tsf,
3320 jiffies_to_msecs(elapsed_jiffies
3321 (priv->last_scan_jiffies, jiffies)));
3322
3323 priv->last_scan_jiffies = jiffies;
7878a5a4 3324 priv->next_scan_jiffies = 0;
b481de9c
ZY
3325}
3326
3327/* Service SCAN_COMPLETE_NOTIFICATION (0x84) */
bb8c093b
CH
3328static void iwl3945_rx_scan_complete_notif(struct iwl3945_priv *priv,
3329 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3330{
bb8c093b
CH
3331 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3332 struct iwl3945_scancomplete_notification *scan_notif = (void *)pkt->u.raw;
b481de9c
ZY
3333
3334 IWL_DEBUG_SCAN("Scan complete: %d channels (TSF 0x%08X:%08X) - %d\n",
3335 scan_notif->scanned_channels,
3336 scan_notif->tsf_low,
3337 scan_notif->tsf_high, scan_notif->status);
3338
3339 /* The HW is no longer scanning */
3340 clear_bit(STATUS_SCAN_HW, &priv->status);
3341
3342 /* The scan completion notification came in, so kill that timer... */
3343 cancel_delayed_work(&priv->scan_check);
3344
3345 IWL_DEBUG_INFO("Scan pass on %sGHz took %dms\n",
3346 (priv->scan_bands == 2) ? "2.4" : "5.2",
3347 jiffies_to_msecs(elapsed_jiffies
3348 (priv->scan_pass_start, jiffies)));
3349
3350 /* Remove this scanned band from the list
3351 * of pending bands to scan */
3352 priv->scan_bands--;
3353
3354 /* If a request to abort was given, or the scan did not succeed
3355 * then we reset the scan state machine and terminate,
3356 * re-queuing another scan if one has been requested */
3357 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
3358 IWL_DEBUG_INFO("Aborted scan completed.\n");
3359 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
3360 } else {
3361 /* If there are more bands on this scan pass reschedule */
3362 if (priv->scan_bands > 0)
3363 goto reschedule;
3364 }
3365
3366 priv->last_scan_jiffies = jiffies;
7878a5a4 3367 priv->next_scan_jiffies = 0;
b481de9c
ZY
3368 IWL_DEBUG_INFO("Setting scan to off\n");
3369
3370 clear_bit(STATUS_SCANNING, &priv->status);
3371
3372 IWL_DEBUG_INFO("Scan took %dms\n",
3373 jiffies_to_msecs(elapsed_jiffies(priv->scan_start, jiffies)));
3374
3375 queue_work(priv->workqueue, &priv->scan_completed);
3376
3377 return;
3378
3379reschedule:
3380 priv->scan_pass_start = jiffies;
3381 queue_work(priv->workqueue, &priv->request_scan);
3382}
3383
3384/* Handle notification from uCode that card's power state is changing
3385 * due to software, hardware, or critical temperature RFKILL */
bb8c093b
CH
3386static void iwl3945_rx_card_state_notif(struct iwl3945_priv *priv,
3387 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3388{
bb8c093b 3389 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
b481de9c
ZY
3390 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
3391 unsigned long status = priv->status;
3392
3393 IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n",
3394 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
3395 (flags & SW_CARD_DISABLED) ? "Kill" : "On");
3396
bb8c093b 3397 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_SET,
b481de9c
ZY
3398 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
3399
3400 if (flags & HW_CARD_DISABLED)
3401 set_bit(STATUS_RF_KILL_HW, &priv->status);
3402 else
3403 clear_bit(STATUS_RF_KILL_HW, &priv->status);
3404
3405
3406 if (flags & SW_CARD_DISABLED)
3407 set_bit(STATUS_RF_KILL_SW, &priv->status);
3408 else
3409 clear_bit(STATUS_RF_KILL_SW, &priv->status);
3410
bb8c093b 3411 iwl3945_scan_cancel(priv);
b481de9c
ZY
3412
3413 if ((test_bit(STATUS_RF_KILL_HW, &status) !=
3414 test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
3415 (test_bit(STATUS_RF_KILL_SW, &status) !=
3416 test_bit(STATUS_RF_KILL_SW, &priv->status)))
3417 queue_work(priv->workqueue, &priv->rf_kill);
3418 else
3419 wake_up_interruptible(&priv->wait_command_queue);
3420}
3421
3422/**
bb8c093b 3423 * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
b481de9c
ZY
3424 *
3425 * Setup the RX handlers for each of the reply types sent from the uCode
3426 * to the host.
3427 *
3428 * This function chains into the hardware specific files for them to setup
3429 * any hardware specific handlers as well.
3430 */
bb8c093b 3431static void iwl3945_setup_rx_handlers(struct iwl3945_priv *priv)
b481de9c 3432{
bb8c093b
CH
3433 priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
3434 priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
3435 priv->rx_handlers[REPLY_ERROR] = iwl3945_rx_reply_error;
3436 priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl3945_rx_csa;
b481de9c 3437 priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
bb8c093b
CH
3438 iwl3945_rx_spectrum_measure_notif;
3439 priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl3945_rx_pm_sleep_notif;
b481de9c 3440 priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
bb8c093b
CH
3441 iwl3945_rx_pm_debug_statistics_notif;
3442 priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
b481de9c 3443
9fbab516
BC
3444 /*
3445 * The same handler is used for both the REPLY to a discrete
3446 * statistics request from the host as well as for the periodic
3447 * statistics notifications (after received beacons) from the uCode.
b481de9c 3448 */
bb8c093b
CH
3449 priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
3450 priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
b481de9c 3451
bb8c093b
CH
3452 priv->rx_handlers[REPLY_SCAN_CMD] = iwl3945_rx_reply_scan;
3453 priv->rx_handlers[SCAN_START_NOTIFICATION] = iwl3945_rx_scan_start_notif;
b481de9c 3454 priv->rx_handlers[SCAN_RESULTS_NOTIFICATION] =
bb8c093b 3455 iwl3945_rx_scan_results_notif;
b481de9c 3456 priv->rx_handlers[SCAN_COMPLETE_NOTIFICATION] =
bb8c093b
CH
3457 iwl3945_rx_scan_complete_notif;
3458 priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
b481de9c 3459
9fbab516 3460 /* Set up hardware specific Rx handlers */
bb8c093b 3461 iwl3945_hw_rx_handler_setup(priv);
b481de9c
ZY
3462}
3463
91c066f2
TW
3464/**
3465 * iwl3945_cmd_queue_reclaim - Reclaim CMD queue entries
3466 * When FW advances 'R' index, all entries between old and new 'R' index
3467 * need to be reclaimed.
3468 */
3469static void iwl3945_cmd_queue_reclaim(struct iwl3945_priv *priv,
3470 int txq_id, int index)
3471{
3472 struct iwl3945_tx_queue *txq = &priv->txq[txq_id];
3473 struct iwl3945_queue *q = &txq->q;
3474 int nfreed = 0;
3475
3476 if ((index >= q->n_bd) || (iwl3945_x2_queue_used(q, index) == 0)) {
3477 IWL_ERROR("Read index for DMA queue txq id (%d), index %d, "
3478 "is out of range [0-%d] %d %d.\n", txq_id,
3479 index, q->n_bd, q->write_ptr, q->read_ptr);
3480 return;
3481 }
3482
3483 for (index = iwl_queue_inc_wrap(index, q->n_bd); q->read_ptr != index;
3484 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
3485 if (nfreed > 1) {
3486 IWL_ERROR("HCMD skipped: index (%d) %d %d\n", index,
3487 q->write_ptr, q->read_ptr);
3488 queue_work(priv->workqueue, &priv->restart);
3489 break;
3490 }
3491 nfreed++;
3492 }
3493}
3494
3495
b481de9c 3496/**
bb8c093b 3497 * iwl3945_tx_cmd_complete - Pull unused buffers off the queue and reclaim them
b481de9c
ZY
3498 * @rxb: Rx buffer to reclaim
3499 *
3500 * If an Rx buffer has an async callback associated with it the callback
3501 * will be executed. The attached skb (if present) will only be freed
3502 * if the callback returns 1
3503 */
bb8c093b
CH
3504static void iwl3945_tx_cmd_complete(struct iwl3945_priv *priv,
3505 struct iwl3945_rx_mem_buffer *rxb)
b481de9c 3506{
bb8c093b 3507 struct iwl3945_rx_packet *pkt = (struct iwl3945_rx_packet *)rxb->skb->data;
b481de9c
ZY
3508 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
3509 int txq_id = SEQ_TO_QUEUE(sequence);
3510 int index = SEQ_TO_INDEX(sequence);
3511 int huge = sequence & SEQ_HUGE_FRAME;
3512 int cmd_index;
bb8c093b 3513 struct iwl3945_cmd *cmd;
b481de9c 3514
b481de9c
ZY
3515 BUG_ON(txq_id != IWL_CMD_QUEUE_NUM);
3516
3517 cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge);
3518 cmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index];
3519
3520 /* Input error checking is done when commands are added to queue. */
3521 if (cmd->meta.flags & CMD_WANT_SKB) {
3522 cmd->meta.source->u.skb = rxb->skb;
3523 rxb->skb = NULL;
3524 } else if (cmd->meta.u.callback &&
3525 !cmd->meta.u.callback(priv, cmd, rxb->skb))
3526 rxb->skb = NULL;
3527
91c066f2 3528 iwl3945_cmd_queue_reclaim(priv, txq_id, index);
b481de9c
ZY
3529
3530 if (!(cmd->meta.flags & CMD_ASYNC)) {
3531 clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
3532 wake_up_interruptible(&priv->wait_command_queue);
3533 }
3534}
3535
3536/************************** RX-FUNCTIONS ****************************/
3537/*
3538 * Rx theory of operation
3539 *
3540 * The host allocates 32 DMA target addresses and passes the host address
3541 * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
3542 * 0 to 31
3543 *
3544 * Rx Queue Indexes
3545 * The host/firmware share two index registers for managing the Rx buffers.
3546 *
3547 * The READ index maps to the first position that the firmware may be writing
3548 * to -- the driver can read up to (but not including) this position and get
3549 * good data.
3550 * The READ index is managed by the firmware once the card is enabled.
3551 *
3552 * The WRITE index maps to the last position the driver has read from -- the
3553 * position preceding WRITE is the last slot the firmware can place a packet.
3554 *
3555 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
3556 * WRITE = READ.
3557 *
9fbab516 3558 * During initialization, the host sets up the READ queue position to the first
b481de9c
ZY
3559 * INDEX position, and WRITE to the last (READ - 1 wrapped)
3560 *
9fbab516 3561 * When the firmware places a packet in a buffer, it will advance the READ index
b481de9c
ZY
3562 * and fire the RX interrupt. The driver can then query the READ index and
3563 * process as many packets as possible, moving the WRITE index forward as it
3564 * resets the Rx queue buffers with new memory.
3565 *
3566 * The management in the driver is as follows:
3567 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
3568 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
01ebd063 3569 * to replenish the iwl->rxq->rx_free.
bb8c093b 3570 * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
b481de9c
ZY
3571 * iwl->rxq is replenished and the READ INDEX is updated (updating the
3572 * 'processed' and 'read' driver indexes as well)
3573 * + A received packet is processed and handed to the kernel network stack,
3574 * detached from the iwl->rxq. The driver 'processed' index is updated.
3575 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
3576 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
3577 * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
3578 * were enough free buffers and RX_STALLED is set it is cleared.
3579 *
3580 *
3581 * Driver sequence:
3582 *
9fbab516
BC
3583 * iwl3945_rx_queue_alloc() Allocates rx_free
3584 * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
bb8c093b 3585 * iwl3945_rx_queue_restock
9fbab516 3586 * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
b481de9c
ZY
3587 * queue, updates firmware pointers, and updates
3588 * the WRITE index. If insufficient rx_free buffers
bb8c093b 3589 * are available, schedules iwl3945_rx_replenish
b481de9c
ZY
3590 *
3591 * -- enable interrupts --
9fbab516 3592 * ISR - iwl3945_rx() Detach iwl3945_rx_mem_buffers from pool up to the
b481de9c
ZY
3593 * READ INDEX, detaching the SKB from the pool.
3594 * Moves the packet buffer from queue to rx_used.
bb8c093b 3595 * Calls iwl3945_rx_queue_restock to refill any empty
b481de9c
ZY
3596 * slots.
3597 * ...
3598 *
3599 */
3600
3601/**
bb8c093b 3602 * iwl3945_rx_queue_space - Return number of free slots available in queue.
b481de9c 3603 */
bb8c093b 3604static int iwl3945_rx_queue_space(const struct iwl3945_rx_queue *q)
b481de9c
ZY
3605{
3606 int s = q->read - q->write;
3607 if (s <= 0)
3608 s += RX_QUEUE_SIZE;
3609 /* keep some buffer to not confuse full and empty queue */
3610 s -= 2;
3611 if (s < 0)
3612 s = 0;
3613 return s;
3614}
3615
3616/**
bb8c093b 3617 * iwl3945_rx_queue_update_write_ptr - Update the write pointer for the RX queue
b481de9c 3618 */
bb8c093b 3619int iwl3945_rx_queue_update_write_ptr(struct iwl3945_priv *priv, struct iwl3945_rx_queue *q)
b481de9c
ZY
3620{
3621 u32 reg = 0;
3622 int rc = 0;
3623 unsigned long flags;
3624
3625 spin_lock_irqsave(&q->lock, flags);
3626
3627 if (q->need_update == 0)
3628 goto exit_unlock;
3629
6440adb5 3630 /* If power-saving is in use, make sure device is awake */
b481de9c 3631 if (test_bit(STATUS_POWER_PMI, &priv->status)) {
bb8c093b 3632 reg = iwl3945_read32(priv, CSR_UCODE_DRV_GP1);
b481de9c
ZY
3633
3634 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
bb8c093b 3635 iwl3945_set_bit(priv, CSR_GP_CNTRL,
b481de9c
ZY
3636 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
3637 goto exit_unlock;
3638 }
3639
bb8c093b 3640 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
3641 if (rc)
3642 goto exit_unlock;
3643
6440adb5 3644 /* Device expects a multiple of 8 */
bb8c093b 3645 iwl3945_write_direct32(priv, FH_RSCSR_CHNL0_WPTR,
b481de9c 3646 q->write & ~0x7);
bb8c093b 3647 iwl3945_release_nic_access(priv);
6440adb5
CB
3648
3649 /* Else device is assumed to be awake */
b481de9c 3650 } else
6440adb5 3651 /* Device expects a multiple of 8 */
bb8c093b 3652 iwl3945_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write & ~0x7);
b481de9c
ZY
3653
3654
3655 q->need_update = 0;
3656
3657 exit_unlock:
3658 spin_unlock_irqrestore(&q->lock, flags);
3659 return rc;
3660}
3661
3662/**
9fbab516 3663 * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
b481de9c 3664 */
bb8c093b 3665static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl3945_priv *priv,
b481de9c
ZY
3666 dma_addr_t dma_addr)
3667{
3668 return cpu_to_le32((u32)dma_addr);
3669}
3670
3671/**
bb8c093b 3672 * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
b481de9c 3673 *
9fbab516 3674 * If there are slots in the RX queue that need to be restocked,
b481de9c 3675 * and we have free pre-allocated buffers, fill the ranks as much
9fbab516 3676 * as we can, pulling from rx_free.
b481de9c
ZY
3677 *
3678 * This moves the 'write' index forward to catch up with 'processed', and
3679 * also updates the memory address in the firmware to reference the new
3680 * target buffer.
3681 */
bb8c093b 3682static int iwl3945_rx_queue_restock(struct iwl3945_priv *priv)
b481de9c 3683{
bb8c093b 3684 struct iwl3945_rx_queue *rxq = &priv->rxq;
b481de9c 3685 struct list_head *element;
bb8c093b 3686 struct iwl3945_rx_mem_buffer *rxb;
b481de9c
ZY
3687 unsigned long flags;
3688 int write, rc;
3689
3690 spin_lock_irqsave(&rxq->lock, flags);
3691 write = rxq->write & ~0x7;
bb8c093b 3692 while ((iwl3945_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
6440adb5 3693 /* Get next free Rx buffer, remove from free list */
b481de9c 3694 element = rxq->rx_free.next;
bb8c093b 3695 rxb = list_entry(element, struct iwl3945_rx_mem_buffer, list);
b481de9c 3696 list_del(element);
6440adb5
CB
3697
3698 /* Point to Rx buffer via next RBD in circular buffer */
bb8c093b 3699 rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->dma_addr);
b481de9c
ZY
3700 rxq->queue[rxq->write] = rxb;
3701 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
3702 rxq->free_count--;
3703 }
3704 spin_unlock_irqrestore(&rxq->lock, flags);
3705 /* If the pre-allocated buffer pool is dropping low, schedule to
3706 * refill it */
3707 if (rxq->free_count <= RX_LOW_WATERMARK)
3708 queue_work(priv->workqueue, &priv->rx_replenish);
3709
3710
6440adb5
CB
3711 /* If we've added more space for the firmware to place data, tell it.
3712 * Increment device's write pointer in multiples of 8. */
b481de9c
ZY
3713 if ((write != (rxq->write & ~0x7))
3714 || (abs(rxq->write - rxq->read) > 7)) {
3715 spin_lock_irqsave(&rxq->lock, flags);
3716 rxq->need_update = 1;
3717 spin_unlock_irqrestore(&rxq->lock, flags);
bb8c093b 3718 rc = iwl3945_rx_queue_update_write_ptr(priv, rxq);
b481de9c
ZY
3719 if (rc)
3720 return rc;
3721 }
3722
3723 return 0;
3724}
3725
3726/**
bb8c093b 3727 * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
b481de9c
ZY
3728 *
3729 * When moving to rx_free an SKB is allocated for the slot.
3730 *
bb8c093b 3731 * Also restock the Rx queue via iwl3945_rx_queue_restock.
01ebd063 3732 * This is called as a scheduled work item (except for during initialization)
b481de9c 3733 */
5c0eef96 3734static void iwl3945_rx_allocate(struct iwl3945_priv *priv)
b481de9c 3735{
bb8c093b 3736 struct iwl3945_rx_queue *rxq = &priv->rxq;
b481de9c 3737 struct list_head *element;
bb8c093b 3738 struct iwl3945_rx_mem_buffer *rxb;
b481de9c
ZY
3739 unsigned long flags;
3740 spin_lock_irqsave(&rxq->lock, flags);
3741 while (!list_empty(&rxq->rx_used)) {
3742 element = rxq->rx_used.next;
bb8c093b 3743 rxb = list_entry(element, struct iwl3945_rx_mem_buffer, list);
6440adb5
CB
3744
3745 /* Alloc a new receive buffer */
b481de9c
ZY
3746 rxb->skb =
3747 alloc_skb(IWL_RX_BUF_SIZE, __GFP_NOWARN | GFP_ATOMIC);
3748 if (!rxb->skb) {
3749 if (net_ratelimit())
3750 printk(KERN_CRIT DRV_NAME
3751 ": Can not allocate SKB buffers\n");
3752 /* We don't reschedule replenish work here -- we will
3753 * call the restock method and if it still needs
3754 * more buffers it will schedule replenish */
3755 break;
3756 }
12342c47
ZY
3757
3758 /* If radiotap head is required, reserve some headroom here.
3759 * The physical head count is a variable rx_stats->phy_count.
3760 * We reserve 4 bytes here. Plus these extra bytes, the
3761 * headroom of the physical head should be enough for the
3762 * radiotap head that iwl3945 supported. See iwl3945_rt.
3763 */
3764 skb_reserve(rxb->skb, 4);
3765
b481de9c
ZY
3766 priv->alloc_rxb_skb++;
3767 list_del(element);
6440adb5
CB
3768
3769 /* Get physical address of RB/SKB */
b481de9c
ZY
3770 rxb->dma_addr =
3771 pci_map_single(priv->pci_dev, rxb->skb->data,
3772 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
3773 list_add_tail(&rxb->list, &rxq->rx_free);
3774 rxq->free_count++;
3775 }
3776 spin_unlock_irqrestore(&rxq->lock, flags);
5c0eef96
MA
3777}
3778
3779/*
3780 * this should be called while priv->lock is locked
3781 */
4fd1f841 3782static void __iwl3945_rx_replenish(void *data)
5c0eef96
MA
3783{
3784 struct iwl3945_priv *priv = data;
3785
3786 iwl3945_rx_allocate(priv);
3787 iwl3945_rx_queue_restock(priv);
3788}
3789
3790
3791void iwl3945_rx_replenish(void *data)
3792{
3793 struct iwl3945_priv *priv = data;
3794 unsigned long flags;
3795
3796 iwl3945_rx_allocate(priv);
b481de9c
ZY
3797
3798 spin_lock_irqsave(&priv->lock, flags);
bb8c093b 3799 iwl3945_rx_queue_restock(priv);
b481de9c
ZY
3800 spin_unlock_irqrestore(&priv->lock, flags);
3801}
3802
3803/* Assumes that the skb field of the buffers in 'pool' is kept accurate.
9fbab516 3804 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
b481de9c
ZY
3805 * This free routine walks the list of POOL entries and if SKB is set to
3806 * non NULL it is unmapped and freed
3807 */
bb8c093b 3808static void iwl3945_rx_queue_free(struct iwl3945_priv *priv, struct iwl3945_rx_queue *rxq)
b481de9c
ZY
3809{
3810 int i;
3811 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
3812 if (rxq->pool[i].skb != NULL) {
3813 pci_unmap_single(priv->pci_dev,
3814 rxq->pool[i].dma_addr,
3815 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
3816 dev_kfree_skb(rxq->pool[i].skb);
3817 }
3818 }
3819
3820 pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
3821 rxq->dma_addr);
3822 rxq->bd = NULL;
3823}
3824
bb8c093b 3825int iwl3945_rx_queue_alloc(struct iwl3945_priv *priv)
b481de9c 3826{
bb8c093b 3827 struct iwl3945_rx_queue *rxq = &priv->rxq;
b481de9c
ZY
3828 struct pci_dev *dev = priv->pci_dev;
3829 int i;
3830
3831 spin_lock_init(&rxq->lock);
3832 INIT_LIST_HEAD(&rxq->rx_free);
3833 INIT_LIST_HEAD(&rxq->rx_used);
6440adb5
CB
3834
3835 /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */
b481de9c
ZY
3836 rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr);
3837 if (!rxq->bd)
3838 return -ENOMEM;
6440adb5 3839
b481de9c
ZY
3840 /* Fill the rx_used queue with _all_ of the Rx buffers */
3841 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
3842 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
6440adb5 3843
b481de9c
ZY
3844 /* Set us so that we have processed and used all buffers, but have
3845 * not restocked the Rx queue with fresh buffers */
3846 rxq->read = rxq->write = 0;
3847 rxq->free_count = 0;
3848 rxq->need_update = 0;
3849 return 0;
3850}
3851
bb8c093b 3852void iwl3945_rx_queue_reset(struct iwl3945_priv *priv, struct iwl3945_rx_queue *rxq)
b481de9c
ZY
3853{
3854 unsigned long flags;
3855 int i;
3856 spin_lock_irqsave(&rxq->lock, flags);
3857 INIT_LIST_HEAD(&rxq->rx_free);
3858 INIT_LIST_HEAD(&rxq->rx_used);
3859 /* Fill the rx_used queue with _all_ of the Rx buffers */
3860 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
3861 /* In the reset function, these buffers may have been allocated
3862 * to an SKB, so we need to unmap and free potential storage */
3863 if (rxq->pool[i].skb != NULL) {
3864 pci_unmap_single(priv->pci_dev,
3865 rxq->pool[i].dma_addr,
3866 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
3867 priv->alloc_rxb_skb--;
3868 dev_kfree_skb(rxq->pool[i].skb);
3869 rxq->pool[i].skb = NULL;
3870 }
3871 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
3872 }
3873
3874 /* Set us so that we have processed and used all buffers, but have
3875 * not restocked the Rx queue with fresh buffers */
3876 rxq->read = rxq->write = 0;
3877 rxq->free_count = 0;
3878 spin_unlock_irqrestore(&rxq->lock, flags);
3879}
3880
3881/* Convert linear signal-to-noise ratio into dB */
3882static u8 ratio2dB[100] = {
3883/* 0 1 2 3 4 5 6 7 8 9 */
3884 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
3885 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
3886 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
3887 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
3888 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
3889 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
3890 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
3891 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
3892 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
3893 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
3894};
3895
3896/* Calculates a relative dB value from a ratio of linear
3897 * (i.e. not dB) signal levels.
3898 * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
bb8c093b 3899int iwl3945_calc_db_from_ratio(int sig_ratio)
b481de9c 3900{
221c80cf
AB
3901 /* 1000:1 or higher just report as 60 dB */
3902 if (sig_ratio >= 1000)
b481de9c
ZY
3903 return 60;
3904
221c80cf 3905 /* 100:1 or higher, divide by 10 and use table,
b481de9c 3906 * add 20 dB to make up for divide by 10 */
221c80cf 3907 if (sig_ratio >= 100)
b481de9c
ZY
3908 return (20 + (int)ratio2dB[sig_ratio/10]);
3909
3910 /* We shouldn't see this */
3911 if (sig_ratio < 1)
3912 return 0;
3913
3914 /* Use table for ratios 1:1 - 99:1 */
3915 return (int)ratio2dB[sig_ratio];
3916}
3917
3918#define PERFECT_RSSI (-20) /* dBm */
3919#define WORST_RSSI (-95) /* dBm */
3920#define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
3921
3922/* Calculate an indication of rx signal quality (a percentage, not dBm!).
3923 * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
3924 * about formulas used below. */
bb8c093b 3925int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
b481de9c
ZY
3926{
3927 int sig_qual;
3928 int degradation = PERFECT_RSSI - rssi_dbm;
3929
3930 /* If we get a noise measurement, use signal-to-noise ratio (SNR)
3931 * as indicator; formula is (signal dbm - noise dbm).
3932 * SNR at or above 40 is a great signal (100%).
3933 * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
3934 * Weakest usable signal is usually 10 - 15 dB SNR. */
3935 if (noise_dbm) {
3936 if (rssi_dbm - noise_dbm >= 40)
3937 return 100;
3938 else if (rssi_dbm < noise_dbm)
3939 return 0;
3940 sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
3941
3942 /* Else use just the signal level.
3943 * This formula is a least squares fit of data points collected and
3944 * compared with a reference system that had a percentage (%) display
3945 * for signal quality. */
3946 } else
3947 sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
3948 (15 * RSSI_RANGE + 62 * degradation)) /
3949 (RSSI_RANGE * RSSI_RANGE);
3950
3951 if (sig_qual > 100)
3952 sig_qual = 100;
3953 else if (sig_qual < 1)
3954 sig_qual = 0;
3955
3956 return sig_qual;
3957}
3958
3959/**
9fbab516 3960 * iwl3945_rx_handle - Main entry function for receiving responses from uCode
b481de9c
ZY
3961 *
3962 * Uses the priv->rx_handlers callback function array to invoke
3963 * the appropriate handlers, including command responses,
3964 * frame-received notifications, and other notifications.
3965 */
bb8c093b 3966static void iwl3945_rx_handle(struct iwl3945_priv *priv)
b481de9c 3967{
bb8c093b
CH
3968 struct iwl3945_rx_mem_buffer *rxb;
3969 struct iwl3945_rx_packet *pkt;
3970 struct iwl3945_rx_queue *rxq = &priv->rxq;
b481de9c
ZY
3971 u32 r, i;
3972 int reclaim;
3973 unsigned long flags;
5c0eef96 3974 u8 fill_rx = 0;
d68ab680 3975 u32 count = 8;
b481de9c 3976
6440adb5
CB
3977 /* uCode's read index (stored in shared DRAM) indicates the last Rx
3978 * buffer that the driver may process (last buffer filled by ucode). */
bb8c093b 3979 r = iwl3945_hw_get_rx_read(priv);
b481de9c
ZY
3980 i = rxq->read;
3981
5c0eef96
MA
3982 if (iwl3945_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
3983 fill_rx = 1;
b481de9c
ZY
3984 /* Rx interrupt, but nothing sent from uCode */
3985 if (i == r)
3986 IWL_DEBUG(IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
3987
3988 while (i != r) {
3989 rxb = rxq->queue[i];
3990
9fbab516 3991 /* If an RXB doesn't have a Rx queue slot associated with it,
b481de9c
ZY
3992 * then a bug has been introduced in the queue refilling
3993 * routines -- catch it here */
3994 BUG_ON(rxb == NULL);
3995
3996 rxq->queue[i] = NULL;
3997
3998 pci_dma_sync_single_for_cpu(priv->pci_dev, rxb->dma_addr,
3999 IWL_RX_BUF_SIZE,
4000 PCI_DMA_FROMDEVICE);
bb8c093b 4001 pkt = (struct iwl3945_rx_packet *)rxb->skb->data;
b481de9c
ZY
4002
4003 /* Reclaim a command buffer only if this packet is a response
4004 * to a (driver-originated) command.
4005 * If the packet (e.g. Rx frame) originated from uCode,
4006 * there is no command buffer to reclaim.
4007 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
4008 * but apparently a few don't get set; catch them here. */
4009 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
4010 (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
4011 (pkt->hdr.cmd != REPLY_TX);
4012
4013 /* Based on type of command response or notification,
4014 * handle those that need handling via function in
bb8c093b 4015 * rx_handlers table. See iwl3945_setup_rx_handlers() */
b481de9c
ZY
4016 if (priv->rx_handlers[pkt->hdr.cmd]) {
4017 IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
4018 "r = %d, i = %d, %s, 0x%02x\n", r, i,
4019 get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
4020 priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
4021 } else {
4022 /* No handling needed */
4023 IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
4024 "r %d i %d No handler needed for %s, 0x%02x\n",
4025 r, i, get_cmd_string(pkt->hdr.cmd),
4026 pkt->hdr.cmd);
4027 }
4028
4029 if (reclaim) {
9fbab516
BC
4030 /* Invoke any callbacks, transfer the skb to caller, and
4031 * fire off the (possibly) blocking iwl3945_send_cmd()
b481de9c
ZY
4032 * as we reclaim the driver command queue */
4033 if (rxb && rxb->skb)
bb8c093b 4034 iwl3945_tx_cmd_complete(priv, rxb);
b481de9c
ZY
4035 else
4036 IWL_WARNING("Claim null rxb?\n");
4037 }
4038
4039 /* For now we just don't re-use anything. We can tweak this
4040 * later to try and re-use notification packets and SKBs that
4041 * fail to Rx correctly */
4042 if (rxb->skb != NULL) {
4043 priv->alloc_rxb_skb--;
4044 dev_kfree_skb_any(rxb->skb);
4045 rxb->skb = NULL;
4046 }
4047
4048 pci_unmap_single(priv->pci_dev, rxb->dma_addr,
4049 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
4050 spin_lock_irqsave(&rxq->lock, flags);
4051 list_add_tail(&rxb->list, &priv->rxq.rx_used);
4052 spin_unlock_irqrestore(&rxq->lock, flags);
4053 i = (i + 1) & RX_QUEUE_MASK;
5c0eef96
MA
4054 /* If there are a lot of unused frames,
4055 * restock the Rx queue so ucode won't assert. */
4056 if (fill_rx) {
4057 count++;
4058 if (count >= 8) {
4059 priv->rxq.read = i;
4060 __iwl3945_rx_replenish(priv);
4061 count = 0;
4062 }
4063 }
b481de9c
ZY
4064 }
4065
4066 /* Backtrack one entry */
4067 priv->rxq.read = i;
bb8c093b 4068 iwl3945_rx_queue_restock(priv);
b481de9c
ZY
4069}
4070
6440adb5
CB
4071/**
4072 * iwl3945_tx_queue_update_write_ptr - Send new write index to hardware
4073 */
bb8c093b
CH
4074static int iwl3945_tx_queue_update_write_ptr(struct iwl3945_priv *priv,
4075 struct iwl3945_tx_queue *txq)
b481de9c
ZY
4076{
4077 u32 reg = 0;
4078 int rc = 0;
4079 int txq_id = txq->q.id;
4080
4081 if (txq->need_update == 0)
4082 return rc;
4083
4084 /* if we're trying to save power */
4085 if (test_bit(STATUS_POWER_PMI, &priv->status)) {
4086 /* wake up nic if it's powered down ...
4087 * uCode will wake up, and interrupt us again, so next
4088 * time we'll skip this part. */
bb8c093b 4089 reg = iwl3945_read32(priv, CSR_UCODE_DRV_GP1);
b481de9c
ZY
4090
4091 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
4092 IWL_DEBUG_INFO("Requesting wakeup, GP1 = 0x%x\n", reg);
bb8c093b 4093 iwl3945_set_bit(priv, CSR_GP_CNTRL,
b481de9c
ZY
4094 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
4095 return rc;
4096 }
4097
4098 /* restore this queue's parameters in nic hardware. */
bb8c093b 4099 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
4100 if (rc)
4101 return rc;
bb8c093b 4102 iwl3945_write_direct32(priv, HBUS_TARG_WRPTR,
fc4b6853 4103 txq->q.write_ptr | (txq_id << 8));
bb8c093b 4104 iwl3945_release_nic_access(priv);
b481de9c
ZY
4105
4106 /* else not in power-save mode, uCode will never sleep when we're
4107 * trying to tx (during RFKILL, we're not trying to tx). */
4108 } else
bb8c093b 4109 iwl3945_write32(priv, HBUS_TARG_WRPTR,
fc4b6853 4110 txq->q.write_ptr | (txq_id << 8));
b481de9c
ZY
4111
4112 txq->need_update = 0;
4113
4114 return rc;
4115}
4116
c8b0e6e1 4117#ifdef CONFIG_IWL3945_DEBUG
bb8c093b 4118static void iwl3945_print_rx_config_cmd(struct iwl3945_rxon_cmd *rxon)
b481de9c 4119{
0795af57
JP
4120 DECLARE_MAC_BUF(mac);
4121
b481de9c 4122 IWL_DEBUG_RADIO("RX CONFIG:\n");
bb8c093b 4123 iwl3945_print_hex_dump(IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
b481de9c
ZY
4124 IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
4125 IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
4126 IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n",
4127 le32_to_cpu(rxon->filter_flags));
4128 IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
4129 IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n",
4130 rxon->ofdm_basic_rates);
4131 IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
0795af57
JP
4132 IWL_DEBUG_RADIO("u8[6] node_addr: %s\n",
4133 print_mac(mac, rxon->node_addr));
4134 IWL_DEBUG_RADIO("u8[6] bssid_addr: %s\n",
4135 print_mac(mac, rxon->bssid_addr));
b481de9c
ZY
4136 IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
4137}
4138#endif
4139
bb8c093b 4140static void iwl3945_enable_interrupts(struct iwl3945_priv *priv)
b481de9c
ZY
4141{
4142 IWL_DEBUG_ISR("Enabling interrupts\n");
4143 set_bit(STATUS_INT_ENABLED, &priv->status);
bb8c093b 4144 iwl3945_write32(priv, CSR_INT_MASK, CSR_INI_SET_MASK);
b481de9c
ZY
4145}
4146
bb8c093b 4147static inline void iwl3945_disable_interrupts(struct iwl3945_priv *priv)
b481de9c
ZY
4148{
4149 clear_bit(STATUS_INT_ENABLED, &priv->status);
4150
4151 /* disable interrupts from uCode/NIC to host */
bb8c093b 4152 iwl3945_write32(priv, CSR_INT_MASK, 0x00000000);
b481de9c
ZY
4153
4154 /* acknowledge/clear/reset any interrupts still pending
4155 * from uCode or flow handler (Rx/Tx DMA) */
bb8c093b
CH
4156 iwl3945_write32(priv, CSR_INT, 0xffffffff);
4157 iwl3945_write32(priv, CSR_FH_INT_STATUS, 0xffffffff);
b481de9c
ZY
4158 IWL_DEBUG_ISR("Disabled interrupts\n");
4159}
4160
4161static const char *desc_lookup(int i)
4162{
4163 switch (i) {
4164 case 1:
4165 return "FAIL";
4166 case 2:
4167 return "BAD_PARAM";
4168 case 3:
4169 return "BAD_CHECKSUM";
4170 case 4:
4171 return "NMI_INTERRUPT";
4172 case 5:
4173 return "SYSASSERT";
4174 case 6:
4175 return "FATAL_ERROR";
4176 }
4177
4178 return "UNKNOWN";
4179}
4180
4181#define ERROR_START_OFFSET (1 * sizeof(u32))
4182#define ERROR_ELEM_SIZE (7 * sizeof(u32))
4183
bb8c093b 4184static void iwl3945_dump_nic_error_log(struct iwl3945_priv *priv)
b481de9c
ZY
4185{
4186 u32 i;
4187 u32 desc, time, count, base, data1;
4188 u32 blink1, blink2, ilink1, ilink2;
4189 int rc;
4190
4191 base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
4192
bb8c093b 4193 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
b481de9c
ZY
4194 IWL_ERROR("Not valid error log pointer 0x%08X\n", base);
4195 return;
4196 }
4197
bb8c093b 4198 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
4199 if (rc) {
4200 IWL_WARNING("Can not read from adapter at this time.\n");
4201 return;
4202 }
4203
bb8c093b 4204 count = iwl3945_read_targ_mem(priv, base);
b481de9c
ZY
4205
4206 if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
4207 IWL_ERROR("Start IWL Error Log Dump:\n");
2acae16e 4208 IWL_ERROR("Status: 0x%08lX, count: %d\n", priv->status, count);
b481de9c
ZY
4209 }
4210
4211 IWL_ERROR("Desc Time asrtPC blink2 "
4212 "ilink1 nmiPC Line\n");
4213 for (i = ERROR_START_OFFSET;
4214 i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
4215 i += ERROR_ELEM_SIZE) {
bb8c093b 4216 desc = iwl3945_read_targ_mem(priv, base + i);
b481de9c 4217 time =
bb8c093b 4218 iwl3945_read_targ_mem(priv, base + i + 1 * sizeof(u32));
b481de9c 4219 blink1 =
bb8c093b 4220 iwl3945_read_targ_mem(priv, base + i + 2 * sizeof(u32));
b481de9c 4221 blink2 =
bb8c093b 4222 iwl3945_read_targ_mem(priv, base + i + 3 * sizeof(u32));
b481de9c 4223 ilink1 =
bb8c093b 4224 iwl3945_read_targ_mem(priv, base + i + 4 * sizeof(u32));
b481de9c 4225 ilink2 =
bb8c093b 4226 iwl3945_read_targ_mem(priv, base + i + 5 * sizeof(u32));
b481de9c 4227 data1 =
bb8c093b 4228 iwl3945_read_targ_mem(priv, base + i + 6 * sizeof(u32));
b481de9c
ZY
4229
4230 IWL_ERROR
4231 ("%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
4232 desc_lookup(desc), desc, time, blink1, blink2,
4233 ilink1, ilink2, data1);
4234 }
4235
bb8c093b 4236 iwl3945_release_nic_access(priv);
b481de9c
ZY
4237
4238}
4239
f58177b9 4240#define EVENT_START_OFFSET (6 * sizeof(u32))
b481de9c
ZY
4241
4242/**
bb8c093b 4243 * iwl3945_print_event_log - Dump error event log to syslog
b481de9c 4244 *
bb8c093b 4245 * NOTE: Must be called with iwl3945_grab_nic_access() already obtained!
b481de9c 4246 */
bb8c093b 4247static void iwl3945_print_event_log(struct iwl3945_priv *priv, u32 start_idx,
b481de9c
ZY
4248 u32 num_events, u32 mode)
4249{
4250 u32 i;
4251 u32 base; /* SRAM byte address of event log header */
4252 u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
4253 u32 ptr; /* SRAM byte address of log data */
4254 u32 ev, time, data; /* event log data */
4255
4256 if (num_events == 0)
4257 return;
4258
4259 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
4260
4261 if (mode == 0)
4262 event_size = 2 * sizeof(u32);
4263 else
4264 event_size = 3 * sizeof(u32);
4265
4266 ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
4267
4268 /* "time" is actually "data" for mode 0 (no timestamp).
4269 * place event id # at far right for easier visual parsing. */
4270 for (i = 0; i < num_events; i++) {
bb8c093b 4271 ev = iwl3945_read_targ_mem(priv, ptr);
b481de9c 4272 ptr += sizeof(u32);
bb8c093b 4273 time = iwl3945_read_targ_mem(priv, ptr);
b481de9c
ZY
4274 ptr += sizeof(u32);
4275 if (mode == 0)
4276 IWL_ERROR("0x%08x\t%04u\n", time, ev); /* data, ev */
4277 else {
bb8c093b 4278 data = iwl3945_read_targ_mem(priv, ptr);
b481de9c
ZY
4279 ptr += sizeof(u32);
4280 IWL_ERROR("%010u\t0x%08x\t%04u\n", time, data, ev);
4281 }
4282 }
4283}
4284
bb8c093b 4285static void iwl3945_dump_nic_event_log(struct iwl3945_priv *priv)
b481de9c
ZY
4286{
4287 int rc;
4288 u32 base; /* SRAM byte address of event log header */
4289 u32 capacity; /* event log capacity in # entries */
4290 u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
4291 u32 num_wraps; /* # times uCode wrapped to top of log */
4292 u32 next_entry; /* index of next entry to be written by uCode */
4293 u32 size; /* # entries that we'll print */
4294
4295 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
bb8c093b 4296 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
b481de9c
ZY
4297 IWL_ERROR("Invalid event log pointer 0x%08X\n", base);
4298 return;
4299 }
4300
bb8c093b 4301 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
4302 if (rc) {
4303 IWL_WARNING("Can not read from adapter at this time.\n");
4304 return;
4305 }
4306
4307 /* event log header */
bb8c093b
CH
4308 capacity = iwl3945_read_targ_mem(priv, base);
4309 mode = iwl3945_read_targ_mem(priv, base + (1 * sizeof(u32)));
4310 num_wraps = iwl3945_read_targ_mem(priv, base + (2 * sizeof(u32)));
4311 next_entry = iwl3945_read_targ_mem(priv, base + (3 * sizeof(u32)));
b481de9c
ZY
4312
4313 size = num_wraps ? capacity : next_entry;
4314
4315 /* bail out if nothing in log */
4316 if (size == 0) {
583fab37 4317 IWL_ERROR("Start IWL Event Log Dump: nothing in log\n");
bb8c093b 4318 iwl3945_release_nic_access(priv);
b481de9c
ZY
4319 return;
4320 }
4321
583fab37 4322 IWL_ERROR("Start IWL Event Log Dump: display count %d, wraps %d\n",
b481de9c
ZY
4323 size, num_wraps);
4324
4325 /* if uCode has wrapped back to top of log, start at the oldest entry,
4326 * i.e the next one that uCode would fill. */
4327 if (num_wraps)
bb8c093b 4328 iwl3945_print_event_log(priv, next_entry,
b481de9c
ZY
4329 capacity - next_entry, mode);
4330
4331 /* (then/else) start at top of log */
bb8c093b 4332 iwl3945_print_event_log(priv, 0, next_entry, mode);
b481de9c 4333
bb8c093b 4334 iwl3945_release_nic_access(priv);
b481de9c
ZY
4335}
4336
4337/**
bb8c093b 4338 * iwl3945_irq_handle_error - called for HW or SW error interrupt from card
b481de9c 4339 */
bb8c093b 4340static void iwl3945_irq_handle_error(struct iwl3945_priv *priv)
b481de9c 4341{
bb8c093b 4342 /* Set the FW error flag -- cleared on iwl3945_down */
b481de9c
ZY
4343 set_bit(STATUS_FW_ERROR, &priv->status);
4344
4345 /* Cancel currently queued command. */
4346 clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
4347
c8b0e6e1 4348#ifdef CONFIG_IWL3945_DEBUG
bb8c093b
CH
4349 if (iwl3945_debug_level & IWL_DL_FW_ERRORS) {
4350 iwl3945_dump_nic_error_log(priv);
4351 iwl3945_dump_nic_event_log(priv);
4352 iwl3945_print_rx_config_cmd(&priv->staging_rxon);
b481de9c
ZY
4353 }
4354#endif
4355
4356 wake_up_interruptible(&priv->wait_command_queue);
4357
4358 /* Keep the restart process from trying to send host
4359 * commands by clearing the INIT status bit */
4360 clear_bit(STATUS_READY, &priv->status);
4361
4362 if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
4363 IWL_DEBUG(IWL_DL_INFO | IWL_DL_FW_ERRORS,
4364 "Restarting adapter due to uCode error.\n");
4365
bb8c093b 4366 if (iwl3945_is_associated(priv)) {
b481de9c
ZY
4367 memcpy(&priv->recovery_rxon, &priv->active_rxon,
4368 sizeof(priv->recovery_rxon));
4369 priv->error_recovering = 1;
4370 }
4371 queue_work(priv->workqueue, &priv->restart);
4372 }
4373}
4374
bb8c093b 4375static void iwl3945_error_recovery(struct iwl3945_priv *priv)
b481de9c
ZY
4376{
4377 unsigned long flags;
4378
4379 memcpy(&priv->staging_rxon, &priv->recovery_rxon,
4380 sizeof(priv->staging_rxon));
4381 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
bb8c093b 4382 iwl3945_commit_rxon(priv);
b481de9c 4383
bb8c093b 4384 iwl3945_add_station(priv, priv->bssid, 1, 0);
b481de9c
ZY
4385
4386 spin_lock_irqsave(&priv->lock, flags);
4387 priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
4388 priv->error_recovering = 0;
4389 spin_unlock_irqrestore(&priv->lock, flags);
4390}
4391
bb8c093b 4392static void iwl3945_irq_tasklet(struct iwl3945_priv *priv)
b481de9c
ZY
4393{
4394 u32 inta, handled = 0;
4395 u32 inta_fh;
4396 unsigned long flags;
c8b0e6e1 4397#ifdef CONFIG_IWL3945_DEBUG
b481de9c
ZY
4398 u32 inta_mask;
4399#endif
4400
4401 spin_lock_irqsave(&priv->lock, flags);
4402
4403 /* Ack/clear/reset pending uCode interrupts.
4404 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
4405 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
bb8c093b
CH
4406 inta = iwl3945_read32(priv, CSR_INT);
4407 iwl3945_write32(priv, CSR_INT, inta);
b481de9c
ZY
4408
4409 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
4410 * Any new interrupts that happen after this, either while we're
4411 * in this tasklet, or later, will show up in next ISR/tasklet. */
bb8c093b
CH
4412 inta_fh = iwl3945_read32(priv, CSR_FH_INT_STATUS);
4413 iwl3945_write32(priv, CSR_FH_INT_STATUS, inta_fh);
b481de9c 4414
c8b0e6e1 4415#ifdef CONFIG_IWL3945_DEBUG
bb8c093b 4416 if (iwl3945_debug_level & IWL_DL_ISR) {
9fbab516
BC
4417 /* just for debug */
4418 inta_mask = iwl3945_read32(priv, CSR_INT_MASK);
b481de9c
ZY
4419 IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
4420 inta, inta_mask, inta_fh);
4421 }
4422#endif
4423
4424 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
4425 * atomic, make sure that inta covers all the interrupts that
4426 * we've discovered, even if FH interrupt came in just after
4427 * reading CSR_INT. */
6f83eaa1 4428 if (inta_fh & CSR39_FH_INT_RX_MASK)
b481de9c 4429 inta |= CSR_INT_BIT_FH_RX;
6f83eaa1 4430 if (inta_fh & CSR39_FH_INT_TX_MASK)
b481de9c
ZY
4431 inta |= CSR_INT_BIT_FH_TX;
4432
4433 /* Now service all interrupt bits discovered above. */
4434 if (inta & CSR_INT_BIT_HW_ERR) {
4435 IWL_ERROR("Microcode HW error detected. Restarting.\n");
4436
4437 /* Tell the device to stop sending interrupts */
bb8c093b 4438 iwl3945_disable_interrupts(priv);
b481de9c 4439
bb8c093b 4440 iwl3945_irq_handle_error(priv);
b481de9c
ZY
4441
4442 handled |= CSR_INT_BIT_HW_ERR;
4443
4444 spin_unlock_irqrestore(&priv->lock, flags);
4445
4446 return;
4447 }
4448
c8b0e6e1 4449#ifdef CONFIG_IWL3945_DEBUG
bb8c093b 4450 if (iwl3945_debug_level & (IWL_DL_ISR)) {
b481de9c 4451 /* NIC fires this, but we don't use it, redundant with WAKEUP */
25c03d8e
JP
4452 if (inta & CSR_INT_BIT_SCD)
4453 IWL_DEBUG_ISR("Scheduler finished to transmit "
4454 "the frame/frames.\n");
b481de9c
ZY
4455
4456 /* Alive notification via Rx interrupt will do the real work */
4457 if (inta & CSR_INT_BIT_ALIVE)
4458 IWL_DEBUG_ISR("Alive interrupt\n");
4459 }
4460#endif
4461 /* Safely ignore these bits for debug checks below */
25c03d8e 4462 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
b481de9c
ZY
4463
4464 /* HW RF KILL switch toggled (4965 only) */
4465 if (inta & CSR_INT_BIT_RF_KILL) {
4466 int hw_rf_kill = 0;
bb8c093b 4467 if (!(iwl3945_read32(priv, CSR_GP_CNTRL) &
b481de9c
ZY
4468 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
4469 hw_rf_kill = 1;
4470
4471 IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL | IWL_DL_ISR,
4472 "RF_KILL bit toggled to %s.\n",
4473 hw_rf_kill ? "disable radio":"enable radio");
4474
4475 /* Queue restart only if RF_KILL switch was set to "kill"
4476 * when we loaded driver, and is now set to "enable".
4477 * After we're Alive, RF_KILL gets handled by
3230455d 4478 * iwl3945_rx_card_state_notif() */
53e49093
ZY
4479 if (!hw_rf_kill && !test_bit(STATUS_ALIVE, &priv->status)) {
4480 clear_bit(STATUS_RF_KILL_HW, &priv->status);
b481de9c 4481 queue_work(priv->workqueue, &priv->restart);
53e49093 4482 }
b481de9c
ZY
4483
4484 handled |= CSR_INT_BIT_RF_KILL;
4485 }
4486
4487 /* Chip got too hot and stopped itself (4965 only) */
4488 if (inta & CSR_INT_BIT_CT_KILL) {
4489 IWL_ERROR("Microcode CT kill error detected.\n");
4490 handled |= CSR_INT_BIT_CT_KILL;
4491 }
4492
4493 /* Error detected by uCode */
4494 if (inta & CSR_INT_BIT_SW_ERR) {
4495 IWL_ERROR("Microcode SW error detected. Restarting 0x%X.\n",
4496 inta);
bb8c093b 4497 iwl3945_irq_handle_error(priv);
b481de9c
ZY
4498 handled |= CSR_INT_BIT_SW_ERR;
4499 }
4500
4501 /* uCode wakes up after power-down sleep */
4502 if (inta & CSR_INT_BIT_WAKEUP) {
4503 IWL_DEBUG_ISR("Wakeup interrupt\n");
bb8c093b
CH
4504 iwl3945_rx_queue_update_write_ptr(priv, &priv->rxq);
4505 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[0]);
4506 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[1]);
4507 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[2]);
4508 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[3]);
4509 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[4]);
4510 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[5]);
b481de9c
ZY
4511
4512 handled |= CSR_INT_BIT_WAKEUP;
4513 }
4514
4515 /* All uCode command responses, including Tx command responses,
4516 * Rx "responses" (frame-received notification), and other
4517 * notifications from uCode come through here*/
4518 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
bb8c093b 4519 iwl3945_rx_handle(priv);
b481de9c
ZY
4520 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
4521 }
4522
4523 if (inta & CSR_INT_BIT_FH_TX) {
4524 IWL_DEBUG_ISR("Tx interrupt\n");
4525
bb8c093b
CH
4526 iwl3945_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
4527 if (!iwl3945_grab_nic_access(priv)) {
4528 iwl3945_write_direct32(priv,
b481de9c
ZY
4529 FH_TCSR_CREDIT
4530 (ALM_FH_SRVC_CHNL), 0x0);
bb8c093b 4531 iwl3945_release_nic_access(priv);
b481de9c
ZY
4532 }
4533 handled |= CSR_INT_BIT_FH_TX;
4534 }
4535
4536 if (inta & ~handled)
4537 IWL_ERROR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
4538
4539 if (inta & ~CSR_INI_SET_MASK) {
4540 IWL_WARNING("Disabled INTA bits 0x%08x were pending\n",
4541 inta & ~CSR_INI_SET_MASK);
4542 IWL_WARNING(" with FH_INT = 0x%08x\n", inta_fh);
4543 }
4544
4545 /* Re-enable all interrupts */
bb8c093b 4546 iwl3945_enable_interrupts(priv);
b481de9c 4547
c8b0e6e1 4548#ifdef CONFIG_IWL3945_DEBUG
bb8c093b
CH
4549 if (iwl3945_debug_level & (IWL_DL_ISR)) {
4550 inta = iwl3945_read32(priv, CSR_INT);
4551 inta_mask = iwl3945_read32(priv, CSR_INT_MASK);
4552 inta_fh = iwl3945_read32(priv, CSR_FH_INT_STATUS);
b481de9c
ZY
4553 IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
4554 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
4555 }
4556#endif
4557 spin_unlock_irqrestore(&priv->lock, flags);
4558}
4559
bb8c093b 4560static irqreturn_t iwl3945_isr(int irq, void *data)
b481de9c 4561{
bb8c093b 4562 struct iwl3945_priv *priv = data;
b481de9c
ZY
4563 u32 inta, inta_mask;
4564 u32 inta_fh;
4565 if (!priv)
4566 return IRQ_NONE;
4567
4568 spin_lock(&priv->lock);
4569
4570 /* Disable (but don't clear!) interrupts here to avoid
4571 * back-to-back ISRs and sporadic interrupts from our NIC.
4572 * If we have something to service, the tasklet will re-enable ints.
4573 * If we *don't* have something, we'll re-enable before leaving here. */
bb8c093b
CH
4574 inta_mask = iwl3945_read32(priv, CSR_INT_MASK); /* just for debug */
4575 iwl3945_write32(priv, CSR_INT_MASK, 0x00000000);
b481de9c
ZY
4576
4577 /* Discover which interrupts are active/pending */
bb8c093b
CH
4578 inta = iwl3945_read32(priv, CSR_INT);
4579 inta_fh = iwl3945_read32(priv, CSR_FH_INT_STATUS);
b481de9c
ZY
4580
4581 /* Ignore interrupt if there's nothing in NIC to service.
4582 * This may be due to IRQ shared with another device,
4583 * or due to sporadic interrupts thrown from our NIC. */
4584 if (!inta && !inta_fh) {
4585 IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
4586 goto none;
4587 }
4588
4589 if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
4590 /* Hardware disappeared */
4591 IWL_WARNING("HARDWARE GONE?? INTA == 0x%080x\n", inta);
cb4da1a3 4592 goto unplugged;
b481de9c
ZY
4593 }
4594
4595 IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
4596 inta, inta_mask, inta_fh);
4597
25c03d8e
JP
4598 inta &= ~CSR_INT_BIT_SCD;
4599
bb8c093b 4600 /* iwl3945_irq_tasklet() will service interrupts and re-enable them */
25c03d8e
JP
4601 if (likely(inta || inta_fh))
4602 tasklet_schedule(&priv->irq_tasklet);
cb4da1a3 4603unplugged:
b481de9c
ZY
4604 spin_unlock(&priv->lock);
4605
4606 return IRQ_HANDLED;
4607
4608 none:
4609 /* re-enable interrupts here since we don't have anything to service. */
bb8c093b 4610 iwl3945_enable_interrupts(priv);
b481de9c
ZY
4611 spin_unlock(&priv->lock);
4612 return IRQ_NONE;
4613}
4614
4615/************************** EEPROM BANDS ****************************
4616 *
bb8c093b 4617 * The iwl3945_eeprom_band definitions below provide the mapping from the
b481de9c
ZY
4618 * EEPROM contents to the specific channel number supported for each
4619 * band.
4620 *
bb8c093b 4621 * For example, iwl3945_priv->eeprom.band_3_channels[4] from the band_3
b481de9c
ZY
4622 * definition below maps to physical channel 42 in the 5.2GHz spectrum.
4623 * The specific geography and calibration information for that channel
4624 * is contained in the eeprom map itself.
4625 *
4626 * During init, we copy the eeprom information and channel map
4627 * information into priv->channel_info_24/52 and priv->channel_map_24/52
4628 *
4629 * channel_map_24/52 provides the index in the channel_info array for a
4630 * given channel. We have to have two separate maps as there is channel
4631 * overlap with the 2.4GHz and 5.2GHz spectrum as seen in band_1 and
4632 * band_2
4633 *
4634 * A value of 0xff stored in the channel_map indicates that the channel
4635 * is not supported by the hardware at all.
4636 *
4637 * A value of 0xfe in the channel_map indicates that the channel is not
4638 * valid for Tx with the current hardware. This means that
4639 * while the system can tune and receive on a given channel, it may not
4640 * be able to associate or transmit any frames on that
4641 * channel. There is no corresponding channel information for that
4642 * entry.
4643 *
4644 *********************************************************************/
4645
4646/* 2.4 GHz */
bb8c093b 4647static const u8 iwl3945_eeprom_band_1[14] = {
b481de9c
ZY
4648 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
4649};
4650
4651/* 5.2 GHz bands */
9fbab516 4652static const u8 iwl3945_eeprom_band_2[] = { /* 4915-5080MHz */
b481de9c
ZY
4653 183, 184, 185, 187, 188, 189, 192, 196, 7, 8, 11, 12, 16
4654};
4655
9fbab516 4656static const u8 iwl3945_eeprom_band_3[] = { /* 5170-5320MHz */
b481de9c
ZY
4657 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64
4658};
4659
bb8c093b 4660static const u8 iwl3945_eeprom_band_4[] = { /* 5500-5700MHz */
b481de9c
ZY
4661 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140
4662};
4663
bb8c093b 4664static const u8 iwl3945_eeprom_band_5[] = { /* 5725-5825MHz */
b481de9c
ZY
4665 145, 149, 153, 157, 161, 165
4666};
4667
bb8c093b 4668static void iwl3945_init_band_reference(const struct iwl3945_priv *priv, int band,
b481de9c 4669 int *eeprom_ch_count,
bb8c093b 4670 const struct iwl3945_eeprom_channel
b481de9c
ZY
4671 **eeprom_ch_info,
4672 const u8 **eeprom_ch_index)
4673{
4674 switch (band) {
4675 case 1: /* 2.4GHz band */
bb8c093b 4676 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_1);
b481de9c 4677 *eeprom_ch_info = priv->eeprom.band_1_channels;
bb8c093b 4678 *eeprom_ch_index = iwl3945_eeprom_band_1;
b481de9c 4679 break;
9fbab516 4680 case 2: /* 4.9GHz band */
bb8c093b 4681 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_2);
b481de9c 4682 *eeprom_ch_info = priv->eeprom.band_2_channels;
bb8c093b 4683 *eeprom_ch_index = iwl3945_eeprom_band_2;
b481de9c
ZY
4684 break;
4685 case 3: /* 5.2GHz band */
bb8c093b 4686 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_3);
b481de9c 4687 *eeprom_ch_info = priv->eeprom.band_3_channels;
bb8c093b 4688 *eeprom_ch_index = iwl3945_eeprom_band_3;
b481de9c 4689 break;
9fbab516 4690 case 4: /* 5.5GHz band */
bb8c093b 4691 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_4);
b481de9c 4692 *eeprom_ch_info = priv->eeprom.band_4_channels;
bb8c093b 4693 *eeprom_ch_index = iwl3945_eeprom_band_4;
b481de9c 4694 break;
9fbab516 4695 case 5: /* 5.7GHz band */
bb8c093b 4696 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_5);
b481de9c 4697 *eeprom_ch_info = priv->eeprom.band_5_channels;
bb8c093b 4698 *eeprom_ch_index = iwl3945_eeprom_band_5;
b481de9c
ZY
4699 break;
4700 default:
4701 BUG();
4702 return;
4703 }
4704}
4705
6440adb5
CB
4706/**
4707 * iwl3945_get_channel_info - Find driver's private channel info
4708 *
4709 * Based on band and channel number.
4710 */
bb8c093b 4711const struct iwl3945_channel_info *iwl3945_get_channel_info(const struct iwl3945_priv *priv,
8318d78a 4712 enum ieee80211_band band, u16 channel)
b481de9c
ZY
4713{
4714 int i;
4715
8318d78a
JB
4716 switch (band) {
4717 case IEEE80211_BAND_5GHZ:
b481de9c
ZY
4718 for (i = 14; i < priv->channel_count; i++) {
4719 if (priv->channel_info[i].channel == channel)
4720 return &priv->channel_info[i];
4721 }
4722 break;
4723
8318d78a 4724 case IEEE80211_BAND_2GHZ:
b481de9c
ZY
4725 if (channel >= 1 && channel <= 14)
4726 return &priv->channel_info[channel - 1];
4727 break;
8318d78a
JB
4728 case IEEE80211_NUM_BANDS:
4729 WARN_ON(1);
b481de9c
ZY
4730 }
4731
4732 return NULL;
4733}
4734
4735#define CHECK_AND_PRINT(x) ((eeprom_ch_info[ch].flags & EEPROM_CHANNEL_##x) \
4736 ? # x " " : "")
4737
6440adb5
CB
4738/**
4739 * iwl3945_init_channel_map - Set up driver's info for all possible channels
4740 */
bb8c093b 4741static int iwl3945_init_channel_map(struct iwl3945_priv *priv)
b481de9c
ZY
4742{
4743 int eeprom_ch_count = 0;
4744 const u8 *eeprom_ch_index = NULL;
bb8c093b 4745 const struct iwl3945_eeprom_channel *eeprom_ch_info = NULL;
b481de9c 4746 int band, ch;
bb8c093b 4747 struct iwl3945_channel_info *ch_info;
b481de9c
ZY
4748
4749 if (priv->channel_count) {
4750 IWL_DEBUG_INFO("Channel map already initialized.\n");
4751 return 0;
4752 }
4753
4754 if (priv->eeprom.version < 0x2f) {
4755 IWL_WARNING("Unsupported EEPROM version: 0x%04X\n",
4756 priv->eeprom.version);
4757 return -EINVAL;
4758 }
4759
4760 IWL_DEBUG_INFO("Initializing regulatory info from EEPROM\n");
4761
4762 priv->channel_count =
bb8c093b
CH
4763 ARRAY_SIZE(iwl3945_eeprom_band_1) +
4764 ARRAY_SIZE(iwl3945_eeprom_band_2) +
4765 ARRAY_SIZE(iwl3945_eeprom_band_3) +
4766 ARRAY_SIZE(iwl3945_eeprom_band_4) +
4767 ARRAY_SIZE(iwl3945_eeprom_band_5);
b481de9c
ZY
4768
4769 IWL_DEBUG_INFO("Parsing data for %d channels.\n", priv->channel_count);
4770
bb8c093b 4771 priv->channel_info = kzalloc(sizeof(struct iwl3945_channel_info) *
b481de9c
ZY
4772 priv->channel_count, GFP_KERNEL);
4773 if (!priv->channel_info) {
4774 IWL_ERROR("Could not allocate channel_info\n");
4775 priv->channel_count = 0;
4776 return -ENOMEM;
4777 }
4778
4779 ch_info = priv->channel_info;
4780
4781 /* Loop through the 5 EEPROM bands adding them in order to the
4782 * channel map we maintain (that contains additional information than
4783 * what just in the EEPROM) */
4784 for (band = 1; band <= 5; band++) {
4785
bb8c093b 4786 iwl3945_init_band_reference(priv, band, &eeprom_ch_count,
b481de9c
ZY
4787 &eeprom_ch_info, &eeprom_ch_index);
4788
4789 /* Loop through each band adding each of the channels */
4790 for (ch = 0; ch < eeprom_ch_count; ch++) {
4791 ch_info->channel = eeprom_ch_index[ch];
8318d78a
JB
4792 ch_info->band = (band == 1) ? IEEE80211_BAND_2GHZ :
4793 IEEE80211_BAND_5GHZ;
b481de9c
ZY
4794
4795 /* permanently store EEPROM's channel regulatory flags
4796 * and max power in channel info database. */
4797 ch_info->eeprom = eeprom_ch_info[ch];
4798
4799 /* Copy the run-time flags so they are there even on
4800 * invalid channels */
4801 ch_info->flags = eeprom_ch_info[ch].flags;
4802
4803 if (!(is_channel_valid(ch_info))) {
4804 IWL_DEBUG_INFO("Ch. %d Flags %x [%sGHz] - "
4805 "No traffic\n",
4806 ch_info->channel,
4807 ch_info->flags,
4808 is_channel_a_band(ch_info) ?
4809 "5.2" : "2.4");
4810 ch_info++;
4811 continue;
4812 }
4813
4814 /* Initialize regulatory-based run-time data */
4815 ch_info->max_power_avg = ch_info->curr_txpow =
4816 eeprom_ch_info[ch].max_power_avg;
4817 ch_info->scan_power = eeprom_ch_info[ch].max_power_avg;
4818 ch_info->min_power = 0;
4819
8211ef78 4820 IWL_DEBUG_INFO("Ch. %d [%sGHz] %s%s%s%s%s%s%s(0x%02x"
b481de9c
ZY
4821 " %ddBm): Ad-Hoc %ssupported\n",
4822 ch_info->channel,
4823 is_channel_a_band(ch_info) ?
4824 "5.2" : "2.4",
8211ef78 4825 CHECK_AND_PRINT(VALID),
b481de9c
ZY
4826 CHECK_AND_PRINT(IBSS),
4827 CHECK_AND_PRINT(ACTIVE),
4828 CHECK_AND_PRINT(RADAR),
4829 CHECK_AND_PRINT(WIDE),
4830 CHECK_AND_PRINT(NARROW),
4831 CHECK_AND_PRINT(DFS),
4832 eeprom_ch_info[ch].flags,
4833 eeprom_ch_info[ch].max_power_avg,
4834 ((eeprom_ch_info[ch].
4835 flags & EEPROM_CHANNEL_IBSS)
4836 && !(eeprom_ch_info[ch].
4837 flags & EEPROM_CHANNEL_RADAR))
4838 ? "" : "not ");
4839
4840 /* Set the user_txpower_limit to the highest power
4841 * supported by any channel */
4842 if (eeprom_ch_info[ch].max_power_avg >
4843 priv->user_txpower_limit)
4844 priv->user_txpower_limit =
4845 eeprom_ch_info[ch].max_power_avg;
4846
4847 ch_info++;
4848 }
4849 }
4850
6440adb5 4851 /* Set up txpower settings in driver for all channels */
b481de9c
ZY
4852 if (iwl3945_txpower_set_from_eeprom(priv))
4853 return -EIO;
4854
4855 return 0;
4856}
4857
849e0dce
RC
4858/*
4859 * iwl3945_free_channel_map - undo allocations in iwl3945_init_channel_map
4860 */
4861static void iwl3945_free_channel_map(struct iwl3945_priv *priv)
4862{
4863 kfree(priv->channel_info);
4864 priv->channel_count = 0;
4865}
4866
b481de9c
ZY
4867/* For active scan, listen ACTIVE_DWELL_TIME (msec) on each channel after
4868 * sending probe req. This should be set long enough to hear probe responses
4869 * from more than one AP. */
4870#define IWL_ACTIVE_DWELL_TIME_24 (20) /* all times in msec */
4871#define IWL_ACTIVE_DWELL_TIME_52 (10)
4872
4873/* For faster active scanning, scan will move to the next channel if fewer than
4874 * PLCP_QUIET_THRESH packets are heard on this channel within
4875 * ACTIVE_QUIET_TIME after sending probe request. This shortens the dwell
4876 * time if it's a quiet channel (nothing responded to our probe, and there's
4877 * no other traffic).
4878 * Disable "quiet" feature by setting PLCP_QUIET_THRESH to 0. */
4879#define IWL_PLCP_QUIET_THRESH __constant_cpu_to_le16(1) /* packets */
4880#define IWL_ACTIVE_QUIET_TIME __constant_cpu_to_le16(5) /* msec */
4881
4882/* For passive scan, listen PASSIVE_DWELL_TIME (msec) on each channel.
4883 * Must be set longer than active dwell time.
4884 * For the most reliable scan, set > AP beacon interval (typically 100msec). */
4885#define IWL_PASSIVE_DWELL_TIME_24 (20) /* all times in msec */
4886#define IWL_PASSIVE_DWELL_TIME_52 (10)
4887#define IWL_PASSIVE_DWELL_BASE (100)
4888#define IWL_CHANNEL_TUNE_TIME 5
4889
8318d78a
JB
4890static inline u16 iwl3945_get_active_dwell_time(struct iwl3945_priv *priv,
4891 enum ieee80211_band band)
b481de9c 4892{
8318d78a 4893 if (band == IEEE80211_BAND_5GHZ)
b481de9c
ZY
4894 return IWL_ACTIVE_DWELL_TIME_52;
4895 else
4896 return IWL_ACTIVE_DWELL_TIME_24;
4897}
4898
8318d78a
JB
4899static u16 iwl3945_get_passive_dwell_time(struct iwl3945_priv *priv,
4900 enum ieee80211_band band)
b481de9c 4901{
8318d78a
JB
4902 u16 active = iwl3945_get_active_dwell_time(priv, band);
4903 u16 passive = (band == IEEE80211_BAND_2GHZ) ?
b481de9c
ZY
4904 IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_24 :
4905 IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_52;
4906
bb8c093b 4907 if (iwl3945_is_associated(priv)) {
b481de9c
ZY
4908 /* If we're associated, we clamp the maximum passive
4909 * dwell time to be 98% of the beacon interval (minus
4910 * 2 * channel tune time) */
4911 passive = priv->beacon_int;
4912 if ((passive > IWL_PASSIVE_DWELL_BASE) || !passive)
4913 passive = IWL_PASSIVE_DWELL_BASE;
4914 passive = (passive * 98) / 100 - IWL_CHANNEL_TUNE_TIME * 2;
4915 }
4916
4917 if (passive <= active)
4918 passive = active + 1;
4919
4920 return passive;
4921}
4922
8318d78a
JB
4923static int iwl3945_get_channels_for_scan(struct iwl3945_priv *priv,
4924 enum ieee80211_band band,
b481de9c 4925 u8 is_active, u8 direct_mask,
bb8c093b 4926 struct iwl3945_scan_channel *scan_ch)
b481de9c
ZY
4927{
4928 const struct ieee80211_channel *channels = NULL;
8318d78a 4929 const struct ieee80211_supported_band *sband;
bb8c093b 4930 const struct iwl3945_channel_info *ch_info;
b481de9c
ZY
4931 u16 passive_dwell = 0;
4932 u16 active_dwell = 0;
4933 int added, i;
4934
8318d78a
JB
4935 sband = iwl3945_get_band(priv, band);
4936 if (!sband)
b481de9c
ZY
4937 return 0;
4938
8318d78a 4939 channels = sband->channels;
b481de9c 4940
8318d78a
JB
4941 active_dwell = iwl3945_get_active_dwell_time(priv, band);
4942 passive_dwell = iwl3945_get_passive_dwell_time(priv, band);
b481de9c 4943
8318d78a
JB
4944 for (i = 0, added = 0; i < sband->n_channels; i++) {
4945 if (channels[i].hw_value ==
b481de9c 4946 le16_to_cpu(priv->active_rxon.channel)) {
bb8c093b 4947 if (iwl3945_is_associated(priv)) {
b481de9c
ZY
4948 IWL_DEBUG_SCAN
4949 ("Skipping current channel %d\n",
4950 le16_to_cpu(priv->active_rxon.channel));
4951 continue;
4952 }
4953 } else if (priv->only_active_channel)
4954 continue;
4955
8318d78a 4956 scan_ch->channel = channels[i].hw_value;
b481de9c 4957
8318d78a 4958 ch_info = iwl3945_get_channel_info(priv, band, scan_ch->channel);
b481de9c
ZY
4959 if (!is_channel_valid(ch_info)) {
4960 IWL_DEBUG_SCAN("Channel %d is INVALID for this SKU.\n",
4961 scan_ch->channel);
4962 continue;
4963 }
4964
4965 if (!is_active || is_channel_passive(ch_info) ||
8318d78a 4966 (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN))
b481de9c
ZY
4967 scan_ch->type = 0; /* passive */
4968 else
4969 scan_ch->type = 1; /* active */
4970
4971 if (scan_ch->type & 1)
4972 scan_ch->type |= (direct_mask << 1);
4973
4974 if (is_channel_narrow(ch_info))
4975 scan_ch->type |= (1 << 7);
4976
4977 scan_ch->active_dwell = cpu_to_le16(active_dwell);
4978 scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
4979
9fbab516 4980 /* Set txpower levels to defaults */
b481de9c
ZY
4981 scan_ch->tpc.dsp_atten = 110;
4982 /* scan_pwr_info->tpc.dsp_atten; */
4983
4984 /*scan_pwr_info->tpc.tx_gain; */
8318d78a 4985 if (band == IEEE80211_BAND_5GHZ)
b481de9c
ZY
4986 scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
4987 else {
4988 scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
4989 /* NOTE: if we were doing 6Mb OFDM for scans we'd use
9fbab516 4990 * power level:
8a1b0245 4991 * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
b481de9c
ZY
4992 */
4993 }
4994
4995 IWL_DEBUG_SCAN("Scanning %d [%s %d]\n",
4996 scan_ch->channel,
4997 (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
4998 (scan_ch->type & 1) ?
4999 active_dwell : passive_dwell);
5000
5001 scan_ch++;
5002 added++;
5003 }
5004
5005 IWL_DEBUG_SCAN("total channels to scan %d \n", added);
5006 return added;
5007}
5008
bb8c093b 5009static void iwl3945_init_hw_rates(struct iwl3945_priv *priv,
b481de9c
ZY
5010 struct ieee80211_rate *rates)
5011{
5012 int i;
5013
5014 for (i = 0; i < IWL_RATE_COUNT; i++) {
8318d78a
JB
5015 rates[i].bitrate = iwl3945_rates[i].ieee * 5;
5016 rates[i].hw_value = i; /* Rate scaling will work on indexes */
5017 rates[i].hw_value_short = i;
5018 rates[i].flags = 0;
5019 if ((i > IWL_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
b481de9c 5020 /*
8318d78a 5021 * If CCK != 1M then set short preamble rate flag.
b481de9c 5022 */
bb8c093b 5023 rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
8318d78a 5024 0 : IEEE80211_RATE_SHORT_PREAMBLE;
b481de9c 5025 }
b481de9c
ZY
5026 }
5027}
5028
5029/**
bb8c093b 5030 * iwl3945_init_geos - Initialize mac80211's geo/channel info based from eeprom
b481de9c 5031 */
bb8c093b 5032static int iwl3945_init_geos(struct iwl3945_priv *priv)
b481de9c 5033{
bb8c093b 5034 struct iwl3945_channel_info *ch;
8211ef78 5035 struct ieee80211_supported_band *sband;
b481de9c
ZY
5036 struct ieee80211_channel *channels;
5037 struct ieee80211_channel *geo_ch;
5038 struct ieee80211_rate *rates;
5039 int i = 0;
b481de9c 5040
8318d78a
JB
5041 if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
5042 priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
b481de9c
ZY
5043 IWL_DEBUG_INFO("Geography modes already initialized.\n");
5044 set_bit(STATUS_GEO_CONFIGURED, &priv->status);
5045 return 0;
5046 }
5047
b481de9c
ZY
5048 channels = kzalloc(sizeof(struct ieee80211_channel) *
5049 priv->channel_count, GFP_KERNEL);
8318d78a 5050 if (!channels)
b481de9c 5051 return -ENOMEM;
b481de9c 5052
8211ef78 5053 rates = kzalloc((sizeof(struct ieee80211_rate) * (IWL_RATE_COUNT + 1)),
b481de9c
ZY
5054 GFP_KERNEL);
5055 if (!rates) {
b481de9c
ZY
5056 kfree(channels);
5057 return -ENOMEM;
5058 }
5059
b481de9c 5060 /* 5.2GHz channels start after the 2.4GHz channels */
8211ef78
TW
5061 sband = &priv->bands[IEEE80211_BAND_5GHZ];
5062 sband->channels = &channels[ARRAY_SIZE(iwl3945_eeprom_band_1)];
5063 /* just OFDM */
5064 sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
5065 sband->n_bitrates = IWL_RATE_COUNT - IWL_FIRST_OFDM_RATE;
5066
5067 sband = &priv->bands[IEEE80211_BAND_2GHZ];
5068 sband->channels = channels;
5069 /* OFDM & CCK */
5070 sband->bitrates = rates;
5071 sband->n_bitrates = IWL_RATE_COUNT;
b481de9c
ZY
5072
5073 priv->ieee_channels = channels;
5074 priv->ieee_rates = rates;
5075
bb8c093b 5076 iwl3945_init_hw_rates(priv, rates);
b481de9c 5077
8211ef78 5078 for (i = 0; i < priv->channel_count; i++) {
b481de9c
ZY
5079 ch = &priv->channel_info[i];
5080
8211ef78
TW
5081 /* FIXME: might be removed if scan is OK*/
5082 if (!is_channel_valid(ch))
b481de9c 5083 continue;
b481de9c
ZY
5084
5085 if (is_channel_a_band(ch))
8211ef78 5086 sband = &priv->bands[IEEE80211_BAND_5GHZ];
8318d78a 5087 else
8211ef78 5088 sband = &priv->bands[IEEE80211_BAND_2GHZ];
b481de9c 5089
8211ef78
TW
5090 geo_ch = &sband->channels[sband->n_channels++];
5091
5092 geo_ch->center_freq = ieee80211_channel_to_frequency(ch->channel);
8318d78a
JB
5093 geo_ch->max_power = ch->max_power_avg;
5094 geo_ch->max_antenna_gain = 0xff;
7b72304d 5095 geo_ch->hw_value = ch->channel;
b481de9c
ZY
5096
5097 if (is_channel_valid(ch)) {
8318d78a
JB
5098 if (!(ch->flags & EEPROM_CHANNEL_IBSS))
5099 geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
b481de9c 5100
8318d78a
JB
5101 if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
5102 geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
b481de9c
ZY
5103
5104 if (ch->flags & EEPROM_CHANNEL_RADAR)
8318d78a 5105 geo_ch->flags |= IEEE80211_CHAN_RADAR;
b481de9c
ZY
5106
5107 if (ch->max_power_avg > priv->max_channel_txpower_limit)
5108 priv->max_channel_txpower_limit =
5109 ch->max_power_avg;
8211ef78 5110 } else {
8318d78a 5111 geo_ch->flags |= IEEE80211_CHAN_DISABLED;
8211ef78
TW
5112 }
5113
5114 /* Save flags for reg domain usage */
5115 geo_ch->orig_flags = geo_ch->flags;
5116
5117 IWL_DEBUG_INFO("Channel %d Freq=%d[%sGHz] %s flag=0%X\n",
5118 ch->channel, geo_ch->center_freq,
5119 is_channel_a_band(ch) ? "5.2" : "2.4",
5120 geo_ch->flags & IEEE80211_CHAN_DISABLED ?
5121 "restricted" : "valid",
5122 geo_ch->flags);
b481de9c
ZY
5123 }
5124
82b9a121
TW
5125 if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
5126 priv->cfg->sku & IWL_SKU_A) {
b481de9c
ZY
5127 printk(KERN_INFO DRV_NAME
5128 ": Incorrectly detected BG card as ABG. Please send "
5129 "your PCI ID 0x%04X:0x%04X to maintainer.\n",
5130 priv->pci_dev->device, priv->pci_dev->subsystem_device);
82b9a121 5131 priv->cfg->sku &= ~IWL_SKU_A;
b481de9c
ZY
5132 }
5133
5134 printk(KERN_INFO DRV_NAME
5135 ": Tunable channels: %d 802.11bg, %d 802.11a channels\n",
8318d78a
JB
5136 priv->bands[IEEE80211_BAND_2GHZ].n_channels,
5137 priv->bands[IEEE80211_BAND_5GHZ].n_channels);
b481de9c 5138
8318d78a
JB
5139 priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] = &priv->bands[IEEE80211_BAND_2GHZ];
5140 priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] = &priv->bands[IEEE80211_BAND_5GHZ];
b481de9c 5141
b481de9c
ZY
5142 set_bit(STATUS_GEO_CONFIGURED, &priv->status);
5143
5144 return 0;
5145}
5146
849e0dce
RC
5147/*
5148 * iwl3945_free_geos - undo allocations in iwl3945_init_geos
5149 */
5150static void iwl3945_free_geos(struct iwl3945_priv *priv)
5151{
849e0dce
RC
5152 kfree(priv->ieee_channels);
5153 kfree(priv->ieee_rates);
5154 clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
5155}
5156
b481de9c
ZY
5157/******************************************************************************
5158 *
5159 * uCode download functions
5160 *
5161 ******************************************************************************/
5162
bb8c093b 5163static void iwl3945_dealloc_ucode_pci(struct iwl3945_priv *priv)
b481de9c 5164{
98c92211
TW
5165 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
5166 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
5167 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
5168 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
5169 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
5170 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
b481de9c
ZY
5171}
5172
5173/**
bb8c093b 5174 * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
b481de9c
ZY
5175 * looking at all data.
5176 */
bb8c093b 5177static int iwl3945_verify_inst_full(struct iwl3945_priv *priv, __le32 * image, u32 len)
b481de9c
ZY
5178{
5179 u32 val;
5180 u32 save_len = len;
5181 int rc = 0;
5182 u32 errcnt;
5183
5184 IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
5185
bb8c093b 5186 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
5187 if (rc)
5188 return rc;
5189
bb8c093b 5190 iwl3945_write_direct32(priv, HBUS_TARG_MEM_RADDR, RTC_INST_LOWER_BOUND);
b481de9c
ZY
5191
5192 errcnt = 0;
5193 for (; len > 0; len -= sizeof(u32), image++) {
5194 /* read data comes through single port, auto-incr addr */
5195 /* NOTE: Use the debugless read so we don't flood kernel log
5196 * if IWL_DL_IO is set */
bb8c093b 5197 val = _iwl3945_read_direct32(priv, HBUS_TARG_MEM_RDAT);
b481de9c
ZY
5198 if (val != le32_to_cpu(*image)) {
5199 IWL_ERROR("uCode INST section is invalid at "
5200 "offset 0x%x, is 0x%x, s/b 0x%x\n",
5201 save_len - len, val, le32_to_cpu(*image));
5202 rc = -EIO;
5203 errcnt++;
5204 if (errcnt >= 20)
5205 break;
5206 }
5207 }
5208
bb8c093b 5209 iwl3945_release_nic_access(priv);
b481de9c
ZY
5210
5211 if (!errcnt)
bc434dd2 5212 IWL_DEBUG_INFO("ucode image in INSTRUCTION memory is good\n");
b481de9c
ZY
5213
5214 return rc;
5215}
5216
5217
5218/**
bb8c093b 5219 * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
b481de9c
ZY
5220 * using sample data 100 bytes apart. If these sample points are good,
5221 * it's a pretty good bet that everything between them is good, too.
5222 */
bb8c093b 5223static int iwl3945_verify_inst_sparse(struct iwl3945_priv *priv, __le32 *image, u32 len)
b481de9c
ZY
5224{
5225 u32 val;
5226 int rc = 0;
5227 u32 errcnt = 0;
5228 u32 i;
5229
5230 IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
5231
bb8c093b 5232 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
5233 if (rc)
5234 return rc;
5235
5236 for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
5237 /* read data comes through single port, auto-incr addr */
5238 /* NOTE: Use the debugless read so we don't flood kernel log
5239 * if IWL_DL_IO is set */
bb8c093b 5240 iwl3945_write_direct32(priv, HBUS_TARG_MEM_RADDR,
b481de9c 5241 i + RTC_INST_LOWER_BOUND);
bb8c093b 5242 val = _iwl3945_read_direct32(priv, HBUS_TARG_MEM_RDAT);
b481de9c
ZY
5243 if (val != le32_to_cpu(*image)) {
5244#if 0 /* Enable this if you want to see details */
5245 IWL_ERROR("uCode INST section is invalid at "
5246 "offset 0x%x, is 0x%x, s/b 0x%x\n",
5247 i, val, *image);
5248#endif
5249 rc = -EIO;
5250 errcnt++;
5251 if (errcnt >= 3)
5252 break;
5253 }
5254 }
5255
bb8c093b 5256 iwl3945_release_nic_access(priv);
b481de9c
ZY
5257
5258 return rc;
5259}
5260
5261
5262/**
bb8c093b 5263 * iwl3945_verify_ucode - determine which instruction image is in SRAM,
b481de9c
ZY
5264 * and verify its contents
5265 */
bb8c093b 5266static int iwl3945_verify_ucode(struct iwl3945_priv *priv)
b481de9c
ZY
5267{
5268 __le32 *image;
5269 u32 len;
5270 int rc = 0;
5271
5272 /* Try bootstrap */
5273 image = (__le32 *)priv->ucode_boot.v_addr;
5274 len = priv->ucode_boot.len;
bb8c093b 5275 rc = iwl3945_verify_inst_sparse(priv, image, len);
b481de9c
ZY
5276 if (rc == 0) {
5277 IWL_DEBUG_INFO("Bootstrap uCode is good in inst SRAM\n");
5278 return 0;
5279 }
5280
5281 /* Try initialize */
5282 image = (__le32 *)priv->ucode_init.v_addr;
5283 len = priv->ucode_init.len;
bb8c093b 5284 rc = iwl3945_verify_inst_sparse(priv, image, len);
b481de9c
ZY
5285 if (rc == 0) {
5286 IWL_DEBUG_INFO("Initialize uCode is good in inst SRAM\n");
5287 return 0;
5288 }
5289
5290 /* Try runtime/protocol */
5291 image = (__le32 *)priv->ucode_code.v_addr;
5292 len = priv->ucode_code.len;
bb8c093b 5293 rc = iwl3945_verify_inst_sparse(priv, image, len);
b481de9c
ZY
5294 if (rc == 0) {
5295 IWL_DEBUG_INFO("Runtime uCode is good in inst SRAM\n");
5296 return 0;
5297 }
5298
5299 IWL_ERROR("NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
5300
9fbab516
BC
5301 /* Since nothing seems to match, show first several data entries in
5302 * instruction SRAM, so maybe visual inspection will give a clue.
5303 * Selection of bootstrap image (vs. other images) is arbitrary. */
b481de9c
ZY
5304 image = (__le32 *)priv->ucode_boot.v_addr;
5305 len = priv->ucode_boot.len;
bb8c093b 5306 rc = iwl3945_verify_inst_full(priv, image, len);
b481de9c
ZY
5307
5308 return rc;
5309}
5310
5311
5312/* check contents of special bootstrap uCode SRAM */
bb8c093b 5313static int iwl3945_verify_bsm(struct iwl3945_priv *priv)
b481de9c
ZY
5314{
5315 __le32 *image = priv->ucode_boot.v_addr;
5316 u32 len = priv->ucode_boot.len;
5317 u32 reg;
5318 u32 val;
5319
5320 IWL_DEBUG_INFO("Begin verify bsm\n");
5321
5322 /* verify BSM SRAM contents */
bb8c093b 5323 val = iwl3945_read_prph(priv, BSM_WR_DWCOUNT_REG);
b481de9c
ZY
5324 for (reg = BSM_SRAM_LOWER_BOUND;
5325 reg < BSM_SRAM_LOWER_BOUND + len;
5326 reg += sizeof(u32), image ++) {
bb8c093b 5327 val = iwl3945_read_prph(priv, reg);
b481de9c
ZY
5328 if (val != le32_to_cpu(*image)) {
5329 IWL_ERROR("BSM uCode verification failed at "
5330 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
5331 BSM_SRAM_LOWER_BOUND,
5332 reg - BSM_SRAM_LOWER_BOUND, len,
5333 val, le32_to_cpu(*image));
5334 return -EIO;
5335 }
5336 }
5337
5338 IWL_DEBUG_INFO("BSM bootstrap uCode image OK\n");
5339
5340 return 0;
5341}
5342
5343/**
bb8c093b 5344 * iwl3945_load_bsm - Load bootstrap instructions
b481de9c
ZY
5345 *
5346 * BSM operation:
5347 *
5348 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
5349 * in special SRAM that does not power down during RFKILL. When powering back
5350 * up after power-saving sleeps (or during initial uCode load), the BSM loads
5351 * the bootstrap program into the on-board processor, and starts it.
5352 *
5353 * The bootstrap program loads (via DMA) instructions and data for a new
5354 * program from host DRAM locations indicated by the host driver in the
5355 * BSM_DRAM_* registers. Once the new program is loaded, it starts
5356 * automatically.
5357 *
5358 * When initializing the NIC, the host driver points the BSM to the
5359 * "initialize" uCode image. This uCode sets up some internal data, then
5360 * notifies host via "initialize alive" that it is complete.
5361 *
5362 * The host then replaces the BSM_DRAM_* pointer values to point to the
5363 * normal runtime uCode instructions and a backup uCode data cache buffer
5364 * (filled initially with starting data values for the on-board processor),
5365 * then triggers the "initialize" uCode to load and launch the runtime uCode,
5366 * which begins normal operation.
5367 *
5368 * When doing a power-save shutdown, runtime uCode saves data SRAM into
5369 * the backup data cache in DRAM before SRAM is powered down.
5370 *
5371 * When powering back up, the BSM loads the bootstrap program. This reloads
5372 * the runtime uCode instructions and the backup data cache into SRAM,
5373 * and re-launches the runtime uCode from where it left off.
5374 */
bb8c093b 5375static int iwl3945_load_bsm(struct iwl3945_priv *priv)
b481de9c
ZY
5376{
5377 __le32 *image = priv->ucode_boot.v_addr;
5378 u32 len = priv->ucode_boot.len;
5379 dma_addr_t pinst;
5380 dma_addr_t pdata;
5381 u32 inst_len;
5382 u32 data_len;
5383 int rc;
5384 int i;
5385 u32 done;
5386 u32 reg_offset;
5387
5388 IWL_DEBUG_INFO("Begin load bsm\n");
5389
5390 /* make sure bootstrap program is no larger than BSM's SRAM size */
5391 if (len > IWL_MAX_BSM_SIZE)
5392 return -EINVAL;
5393
5394 /* Tell bootstrap uCode where to find the "Initialize" uCode
9fbab516 5395 * in host DRAM ... host DRAM physical address bits 31:0 for 3945.
bb8c093b 5396 * NOTE: iwl3945_initialize_alive_start() will replace these values,
b481de9c
ZY
5397 * after the "initialize" uCode has run, to point to
5398 * runtime/protocol instructions and backup data cache. */
5399 pinst = priv->ucode_init.p_addr;
5400 pdata = priv->ucode_init_data.p_addr;
5401 inst_len = priv->ucode_init.len;
5402 data_len = priv->ucode_init_data.len;
5403
bb8c093b 5404 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
5405 if (rc)
5406 return rc;
5407
bb8c093b
CH
5408 iwl3945_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
5409 iwl3945_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
5410 iwl3945_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
5411 iwl3945_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
b481de9c
ZY
5412
5413 /* Fill BSM memory with bootstrap instructions */
5414 for (reg_offset = BSM_SRAM_LOWER_BOUND;
5415 reg_offset < BSM_SRAM_LOWER_BOUND + len;
5416 reg_offset += sizeof(u32), image++)
bb8c093b 5417 _iwl3945_write_prph(priv, reg_offset,
b481de9c
ZY
5418 le32_to_cpu(*image));
5419
bb8c093b 5420 rc = iwl3945_verify_bsm(priv);
b481de9c 5421 if (rc) {
bb8c093b 5422 iwl3945_release_nic_access(priv);
b481de9c
ZY
5423 return rc;
5424 }
5425
5426 /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
bb8c093b
CH
5427 iwl3945_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
5428 iwl3945_write_prph(priv, BSM_WR_MEM_DST_REG,
b481de9c 5429 RTC_INST_LOWER_BOUND);
bb8c093b 5430 iwl3945_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
b481de9c
ZY
5431
5432 /* Load bootstrap code into instruction SRAM now,
5433 * to prepare to load "initialize" uCode */
bb8c093b 5434 iwl3945_write_prph(priv, BSM_WR_CTRL_REG,
b481de9c
ZY
5435 BSM_WR_CTRL_REG_BIT_START);
5436
5437 /* Wait for load of bootstrap uCode to finish */
5438 for (i = 0; i < 100; i++) {
bb8c093b 5439 done = iwl3945_read_prph(priv, BSM_WR_CTRL_REG);
b481de9c
ZY
5440 if (!(done & BSM_WR_CTRL_REG_BIT_START))
5441 break;
5442 udelay(10);
5443 }
5444 if (i < 100)
5445 IWL_DEBUG_INFO("BSM write complete, poll %d iterations\n", i);
5446 else {
5447 IWL_ERROR("BSM write did not complete!\n");
5448 return -EIO;
5449 }
5450
5451 /* Enable future boot loads whenever power management unit triggers it
5452 * (e.g. when powering back up after power-save shutdown) */
bb8c093b 5453 iwl3945_write_prph(priv, BSM_WR_CTRL_REG,
b481de9c
ZY
5454 BSM_WR_CTRL_REG_BIT_START_EN);
5455
bb8c093b 5456 iwl3945_release_nic_access(priv);
b481de9c
ZY
5457
5458 return 0;
5459}
5460
bb8c093b 5461static void iwl3945_nic_start(struct iwl3945_priv *priv)
b481de9c
ZY
5462{
5463 /* Remove all resets to allow NIC to operate */
bb8c093b 5464 iwl3945_write32(priv, CSR_RESET, 0);
b481de9c
ZY
5465}
5466
5467/**
bb8c093b 5468 * iwl3945_read_ucode - Read uCode images from disk file.
b481de9c
ZY
5469 *
5470 * Copy into buffers for card to fetch via bus-mastering
5471 */
bb8c093b 5472static int iwl3945_read_ucode(struct iwl3945_priv *priv)
b481de9c 5473{
bb8c093b 5474 struct iwl3945_ucode *ucode;
90e759d1 5475 int ret = 0;
b481de9c
ZY
5476 const struct firmware *ucode_raw;
5477 /* firmware file name contains uCode/driver compatibility version */
4bf775cd 5478 const char *name = priv->cfg->fw_name;
b481de9c
ZY
5479 u8 *src;
5480 size_t len;
5481 u32 ver, inst_size, data_size, init_size, init_data_size, boot_size;
5482
5483 /* Ask kernel firmware_class module to get the boot firmware off disk.
5484 * request_firmware() is synchronous, file is in memory on return. */
90e759d1
TW
5485 ret = request_firmware(&ucode_raw, name, &priv->pci_dev->dev);
5486 if (ret < 0) {
5487 IWL_ERROR("%s firmware file req failed: Reason %d\n",
5488 name, ret);
b481de9c
ZY
5489 goto error;
5490 }
5491
5492 IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n",
5493 name, ucode_raw->size);
5494
5495 /* Make sure that we got at least our header! */
5496 if (ucode_raw->size < sizeof(*ucode)) {
5497 IWL_ERROR("File size way too small!\n");
90e759d1 5498 ret = -EINVAL;
b481de9c
ZY
5499 goto err_release;
5500 }
5501
5502 /* Data from ucode file: header followed by uCode images */
5503 ucode = (void *)ucode_raw->data;
5504
5505 ver = le32_to_cpu(ucode->ver);
5506 inst_size = le32_to_cpu(ucode->inst_size);
5507 data_size = le32_to_cpu(ucode->data_size);
5508 init_size = le32_to_cpu(ucode->init_size);
5509 init_data_size = le32_to_cpu(ucode->init_data_size);
5510 boot_size = le32_to_cpu(ucode->boot_size);
5511
5512 IWL_DEBUG_INFO("f/w package hdr ucode version = 0x%x\n", ver);
bc434dd2
IS
5513 IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n", inst_size);
5514 IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n", data_size);
5515 IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n", init_size);
5516 IWL_DEBUG_INFO("f/w package hdr init data size = %u\n", init_data_size);
5517 IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n", boot_size);
b481de9c
ZY
5518
5519 /* Verify size of file vs. image size info in file's header */
5520 if (ucode_raw->size < sizeof(*ucode) +
5521 inst_size + data_size + init_size +
5522 init_data_size + boot_size) {
5523
5524 IWL_DEBUG_INFO("uCode file size %d too small\n",
5525 (int)ucode_raw->size);
90e759d1 5526 ret = -EINVAL;
b481de9c
ZY
5527 goto err_release;
5528 }
5529
5530 /* Verify that uCode images will fit in card's SRAM */
5531 if (inst_size > IWL_MAX_INST_SIZE) {
90e759d1
TW
5532 IWL_DEBUG_INFO("uCode instr len %d too large to fit in\n",
5533 inst_size);
5534 ret = -EINVAL;
b481de9c
ZY
5535 goto err_release;
5536 }
5537
5538 if (data_size > IWL_MAX_DATA_SIZE) {
90e759d1
TW
5539 IWL_DEBUG_INFO("uCode data len %d too large to fit in\n",
5540 data_size);
5541 ret = -EINVAL;
b481de9c
ZY
5542 goto err_release;
5543 }
5544 if (init_size > IWL_MAX_INST_SIZE) {
90e759d1
TW
5545 IWL_DEBUG_INFO("uCode init instr len %d too large to fit in\n",
5546 init_size);
5547 ret = -EINVAL;
b481de9c
ZY
5548 goto err_release;
5549 }
5550 if (init_data_size > IWL_MAX_DATA_SIZE) {
90e759d1
TW
5551 IWL_DEBUG_INFO("uCode init data len %d too large to fit in\n",
5552 init_data_size);
5553 ret = -EINVAL;
b481de9c
ZY
5554 goto err_release;
5555 }
5556 if (boot_size > IWL_MAX_BSM_SIZE) {
90e759d1
TW
5557 IWL_DEBUG_INFO("uCode boot instr len %d too large to fit in\n",
5558 boot_size);
5559 ret = -EINVAL;
b481de9c
ZY
5560 goto err_release;
5561 }
5562
5563 /* Allocate ucode buffers for card's bus-master loading ... */
5564
5565 /* Runtime instructions and 2 copies of data:
5566 * 1) unmodified from disk
5567 * 2) backup cache for save/restore during power-downs */
5568 priv->ucode_code.len = inst_size;
98c92211 5569 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
b481de9c
ZY
5570
5571 priv->ucode_data.len = data_size;
98c92211 5572 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
b481de9c
ZY
5573
5574 priv->ucode_data_backup.len = data_size;
98c92211 5575 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
b481de9c 5576
90e759d1
TW
5577 if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
5578 !priv->ucode_data_backup.v_addr)
5579 goto err_pci_alloc;
b481de9c
ZY
5580
5581 /* Initialization instructions and data */
90e759d1
TW
5582 if (init_size && init_data_size) {
5583 priv->ucode_init.len = init_size;
98c92211 5584 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
90e759d1
TW
5585
5586 priv->ucode_init_data.len = init_data_size;
98c92211 5587 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
90e759d1
TW
5588
5589 if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
5590 goto err_pci_alloc;
5591 }
b481de9c
ZY
5592
5593 /* Bootstrap (instructions only, no data) */
90e759d1
TW
5594 if (boot_size) {
5595 priv->ucode_boot.len = boot_size;
98c92211 5596 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
b481de9c 5597
90e759d1
TW
5598 if (!priv->ucode_boot.v_addr)
5599 goto err_pci_alloc;
5600 }
b481de9c
ZY
5601
5602 /* Copy images into buffers for card's bus-master reads ... */
5603
5604 /* Runtime instructions (first block of data in file) */
5605 src = &ucode->data[0];
5606 len = priv->ucode_code.len;
90e759d1 5607 IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %Zd\n", len);
b481de9c
ZY
5608 memcpy(priv->ucode_code.v_addr, src, len);
5609 IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
5610 priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
5611
5612 /* Runtime data (2nd block)
bb8c093b 5613 * NOTE: Copy into backup buffer will be done in iwl3945_up() */
b481de9c
ZY
5614 src = &ucode->data[inst_size];
5615 len = priv->ucode_data.len;
90e759d1 5616 IWL_DEBUG_INFO("Copying (but not loading) uCode data len %Zd\n", len);
b481de9c
ZY
5617 memcpy(priv->ucode_data.v_addr, src, len);
5618 memcpy(priv->ucode_data_backup.v_addr, src, len);
5619
5620 /* Initialization instructions (3rd block) */
5621 if (init_size) {
5622 src = &ucode->data[inst_size + data_size];
5623 len = priv->ucode_init.len;
90e759d1
TW
5624 IWL_DEBUG_INFO("Copying (but not loading) init instr len %Zd\n",
5625 len);
b481de9c
ZY
5626 memcpy(priv->ucode_init.v_addr, src, len);
5627 }
5628
5629 /* Initialization data (4th block) */
5630 if (init_data_size) {
5631 src = &ucode->data[inst_size + data_size + init_size];
5632 len = priv->ucode_init_data.len;
5633 IWL_DEBUG_INFO("Copying (but not loading) init data len %d\n",
5634 (int)len);
5635 memcpy(priv->ucode_init_data.v_addr, src, len);
5636 }
5637
5638 /* Bootstrap instructions (5th block) */
5639 src = &ucode->data[inst_size + data_size + init_size + init_data_size];
5640 len = priv->ucode_boot.len;
5641 IWL_DEBUG_INFO("Copying (but not loading) boot instr len %d\n",
5642 (int)len);
5643 memcpy(priv->ucode_boot.v_addr, src, len);
5644
5645 /* We have our copies now, allow OS release its copies */
5646 release_firmware(ucode_raw);
5647 return 0;
5648
5649 err_pci_alloc:
5650 IWL_ERROR("failed to allocate pci memory\n");
90e759d1 5651 ret = -ENOMEM;
bb8c093b 5652 iwl3945_dealloc_ucode_pci(priv);
b481de9c
ZY
5653
5654 err_release:
5655 release_firmware(ucode_raw);
5656
5657 error:
90e759d1 5658 return ret;
b481de9c
ZY
5659}
5660
5661
5662/**
bb8c093b 5663 * iwl3945_set_ucode_ptrs - Set uCode address location
b481de9c
ZY
5664 *
5665 * Tell initialization uCode where to find runtime uCode.
5666 *
5667 * BSM registers initially contain pointers to initialization uCode.
5668 * We need to replace them to load runtime uCode inst and data,
5669 * and to save runtime data when powering down.
5670 */
bb8c093b 5671static int iwl3945_set_ucode_ptrs(struct iwl3945_priv *priv)
b481de9c
ZY
5672{
5673 dma_addr_t pinst;
5674 dma_addr_t pdata;
5675 int rc = 0;
5676 unsigned long flags;
5677
5678 /* bits 31:0 for 3945 */
5679 pinst = priv->ucode_code.p_addr;
5680 pdata = priv->ucode_data_backup.p_addr;
5681
5682 spin_lock_irqsave(&priv->lock, flags);
bb8c093b 5683 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
5684 if (rc) {
5685 spin_unlock_irqrestore(&priv->lock, flags);
5686 return rc;
5687 }
5688
5689 /* Tell bootstrap uCode where to find image to load */
bb8c093b
CH
5690 iwl3945_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
5691 iwl3945_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
5692 iwl3945_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
b481de9c
ZY
5693 priv->ucode_data.len);
5694
5695 /* Inst bytecount must be last to set up, bit 31 signals uCode
5696 * that all new ptr/size info is in place */
bb8c093b 5697 iwl3945_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
b481de9c
ZY
5698 priv->ucode_code.len | BSM_DRAM_INST_LOAD);
5699
bb8c093b 5700 iwl3945_release_nic_access(priv);
b481de9c
ZY
5701
5702 spin_unlock_irqrestore(&priv->lock, flags);
5703
5704 IWL_DEBUG_INFO("Runtime uCode pointers are set.\n");
5705
5706 return rc;
5707}
5708
5709/**
bb8c093b 5710 * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
b481de9c
ZY
5711 *
5712 * Called after REPLY_ALIVE notification received from "initialize" uCode.
5713 *
b481de9c 5714 * Tell "initialize" uCode to go ahead and load the runtime uCode.
9fbab516 5715 */
bb8c093b 5716static void iwl3945_init_alive_start(struct iwl3945_priv *priv)
b481de9c
ZY
5717{
5718 /* Check alive response for "valid" sign from uCode */
5719 if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
5720 /* We had an error bringing up the hardware, so take it
5721 * all the way back down so we can try again */
5722 IWL_DEBUG_INFO("Initialize Alive failed.\n");
5723 goto restart;
5724 }
5725
5726 /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
5727 * This is a paranoid check, because we would not have gotten the
5728 * "initialize" alive if code weren't properly loaded. */
bb8c093b 5729 if (iwl3945_verify_ucode(priv)) {
b481de9c
ZY
5730 /* Runtime instruction load was bad;
5731 * take it all the way back down so we can try again */
5732 IWL_DEBUG_INFO("Bad \"initialize\" uCode load.\n");
5733 goto restart;
5734 }
5735
5736 /* Send pointers to protocol/runtime uCode image ... init code will
5737 * load and launch runtime uCode, which will send us another "Alive"
5738 * notification. */
5739 IWL_DEBUG_INFO("Initialization Alive received.\n");
bb8c093b 5740 if (iwl3945_set_ucode_ptrs(priv)) {
b481de9c
ZY
5741 /* Runtime instruction load won't happen;
5742 * take it all the way back down so we can try again */
5743 IWL_DEBUG_INFO("Couldn't set up uCode pointers.\n");
5744 goto restart;
5745 }
5746 return;
5747
5748 restart:
5749 queue_work(priv->workqueue, &priv->restart);
5750}
5751
5752
5753/**
bb8c093b 5754 * iwl3945_alive_start - called after REPLY_ALIVE notification received
b481de9c 5755 * from protocol/runtime uCode (initialization uCode's
bb8c093b 5756 * Alive gets handled by iwl3945_init_alive_start()).
b481de9c 5757 */
bb8c093b 5758static void iwl3945_alive_start(struct iwl3945_priv *priv)
b481de9c
ZY
5759{
5760 int rc = 0;
5761 int thermal_spin = 0;
5762 u32 rfkill;
5763
5764 IWL_DEBUG_INFO("Runtime Alive received.\n");
5765
5766 if (priv->card_alive.is_valid != UCODE_VALID_OK) {
5767 /* We had an error bringing up the hardware, so take it
5768 * all the way back down so we can try again */
5769 IWL_DEBUG_INFO("Alive failed.\n");
5770 goto restart;
5771 }
5772
5773 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
5774 * This is a paranoid check, because we would not have gotten the
5775 * "runtime" alive if code weren't properly loaded. */
bb8c093b 5776 if (iwl3945_verify_ucode(priv)) {
b481de9c
ZY
5777 /* Runtime instruction load was bad;
5778 * take it all the way back down so we can try again */
5779 IWL_DEBUG_INFO("Bad runtime uCode load.\n");
5780 goto restart;
5781 }
5782
bb8c093b 5783 iwl3945_clear_stations_table(priv);
b481de9c 5784
bb8c093b 5785 rc = iwl3945_grab_nic_access(priv);
b481de9c
ZY
5786 if (rc) {
5787 IWL_WARNING("Can not read rfkill status from adapter\n");
5788 return;
5789 }
5790
bb8c093b 5791 rfkill = iwl3945_read_prph(priv, APMG_RFKILL_REG);
b481de9c 5792 IWL_DEBUG_INFO("RFKILL status: 0x%x\n", rfkill);
bb8c093b 5793 iwl3945_release_nic_access(priv);
b481de9c
ZY
5794
5795 if (rfkill & 0x1) {
5796 clear_bit(STATUS_RF_KILL_HW, &priv->status);
5797 /* if rfkill is not on, then wait for thermal
5798 * sensor in adapter to kick in */
bb8c093b 5799 while (iwl3945_hw_get_temperature(priv) == 0) {
b481de9c
ZY
5800 thermal_spin++;
5801 udelay(10);
5802 }
5803
5804 if (thermal_spin)
5805 IWL_DEBUG_INFO("Thermal calibration took %dus\n",
5806 thermal_spin * 10);
5807 } else
5808 set_bit(STATUS_RF_KILL_HW, &priv->status);
5809
9fbab516 5810 /* After the ALIVE response, we can send commands to 3945 uCode */
b481de9c
ZY
5811 set_bit(STATUS_ALIVE, &priv->status);
5812
5813 /* Clear out the uCode error bit if it is set */
5814 clear_bit(STATUS_FW_ERROR, &priv->status);
5815
bb8c093b 5816 if (iwl3945_is_rfkill(priv))
b481de9c
ZY
5817 return;
5818
5a66926a 5819 ieee80211_start_queues(priv->hw);
b481de9c
ZY
5820
5821 priv->active_rate = priv->rates_mask;
5822 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
5823
bb8c093b 5824 iwl3945_send_power_mode(priv, IWL_POWER_LEVEL(priv->power_mode));
b481de9c 5825
bb8c093b
CH
5826 if (iwl3945_is_associated(priv)) {
5827 struct iwl3945_rxon_cmd *active_rxon =
5828 (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
b481de9c
ZY
5829
5830 memcpy(&priv->staging_rxon, &priv->active_rxon,
5831 sizeof(priv->staging_rxon));
5832 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
5833 } else {
5834 /* Initialize our rx_config data */
bb8c093b 5835 iwl3945_connection_init_rx_config(priv);
b481de9c
ZY
5836 memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
5837 }
5838
9fbab516 5839 /* Configure Bluetooth device coexistence support */
bb8c093b 5840 iwl3945_send_bt_config(priv);
b481de9c
ZY
5841
5842 /* Configure the adapter for unassociated operation */
bb8c093b 5843 iwl3945_commit_rxon(priv);
b481de9c
ZY
5844
5845 /* At this point, the NIC is initialized and operational */
5846 priv->notif_missed_beacons = 0;
5847 set_bit(STATUS_READY, &priv->status);
5848
5849 iwl3945_reg_txpower_periodic(priv);
5850
5851 IWL_DEBUG_INFO("ALIVE processing complete.\n");
5a66926a 5852 wake_up_interruptible(&priv->wait_command_queue);
b481de9c
ZY
5853
5854 if (priv->error_recovering)
bb8c093b 5855 iwl3945_error_recovery(priv);
b481de9c
ZY
5856
5857 return;
5858
5859 restart:
5860 queue_work(priv->workqueue, &priv->restart);
5861}
5862
bb8c093b 5863static void iwl3945_cancel_deferred_work(struct iwl3945_priv *priv);
b481de9c 5864
bb8c093b 5865static void __iwl3945_down(struct iwl3945_priv *priv)
b481de9c
ZY
5866{
5867 unsigned long flags;
5868 int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
5869 struct ieee80211_conf *conf = NULL;
5870
5871 IWL_DEBUG_INFO(DRV_NAME " is going down\n");
5872
5873 conf = ieee80211_get_hw_conf(priv->hw);
5874
5875 if (!exit_pending)
5876 set_bit(STATUS_EXIT_PENDING, &priv->status);
5877
bb8c093b 5878 iwl3945_clear_stations_table(priv);
b481de9c
ZY
5879
5880 /* Unblock any waiting calls */
5881 wake_up_interruptible_all(&priv->wait_command_queue);
5882
b481de9c
ZY
5883 /* Wipe out the EXIT_PENDING status bit if we are not actually
5884 * exiting the module */
5885 if (!exit_pending)
5886 clear_bit(STATUS_EXIT_PENDING, &priv->status);
5887
5888 /* stop and reset the on-board processor */
bb8c093b 5889 iwl3945_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
b481de9c
ZY
5890
5891 /* tell the device to stop sending interrupts */
bb8c093b 5892 iwl3945_disable_interrupts(priv);
b481de9c
ZY
5893
5894 if (priv->mac80211_registered)
5895 ieee80211_stop_queues(priv->hw);
5896
bb8c093b 5897 /* If we have not previously called iwl3945_init() then
b481de9c 5898 * clear all bits but the RF Kill and SUSPEND bits and return */
bb8c093b 5899 if (!iwl3945_is_init(priv)) {
b481de9c
ZY
5900 priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
5901 STATUS_RF_KILL_HW |
5902 test_bit(STATUS_RF_KILL_SW, &priv->status) <<
5903 STATUS_RF_KILL_SW |
9788864e
RC
5904 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
5905 STATUS_GEO_CONFIGURED |
b481de9c
ZY
5906 test_bit(STATUS_IN_SUSPEND, &priv->status) <<
5907 STATUS_IN_SUSPEND;
5908 goto exit;
5909 }
5910
5911 /* ...otherwise clear out all the status bits but the RF Kill and
5912 * SUSPEND bits and continue taking the NIC down. */
5913 priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
5914 STATUS_RF_KILL_HW |
5915 test_bit(STATUS_RF_KILL_SW, &priv->status) <<
5916 STATUS_RF_KILL_SW |
9788864e
RC
5917 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
5918 STATUS_GEO_CONFIGURED |
b481de9c
ZY
5919 test_bit(STATUS_IN_SUSPEND, &priv->status) <<
5920 STATUS_IN_SUSPEND |
5921 test_bit(STATUS_FW_ERROR, &priv->status) <<
5922 STATUS_FW_ERROR;
5923
5924 spin_lock_irqsave(&priv->lock, flags);
bb8c093b 5925 iwl3945_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
b481de9c
ZY
5926 spin_unlock_irqrestore(&priv->lock, flags);
5927
bb8c093b
CH
5928 iwl3945_hw_txq_ctx_stop(priv);
5929 iwl3945_hw_rxq_stop(priv);
b481de9c
ZY
5930
5931 spin_lock_irqsave(&priv->lock, flags);
bb8c093b
CH
5932 if (!iwl3945_grab_nic_access(priv)) {
5933 iwl3945_write_prph(priv, APMG_CLK_DIS_REG,
b481de9c 5934 APMG_CLK_VAL_DMA_CLK_RQT);
bb8c093b 5935 iwl3945_release_nic_access(priv);
b481de9c
ZY
5936 }
5937 spin_unlock_irqrestore(&priv->lock, flags);
5938
5939 udelay(5);
5940
bb8c093b
CH
5941 iwl3945_hw_nic_stop_master(priv);
5942 iwl3945_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
5943 iwl3945_hw_nic_reset(priv);
b481de9c
ZY
5944
5945 exit:
bb8c093b 5946 memset(&priv->card_alive, 0, sizeof(struct iwl3945_alive_resp));
b481de9c
ZY
5947
5948 if (priv->ibss_beacon)
5949 dev_kfree_skb(priv->ibss_beacon);
5950 priv->ibss_beacon = NULL;
5951
5952 /* clear out any free frames */
bb8c093b 5953 iwl3945_clear_free_frames(priv);
b481de9c
ZY
5954}
5955
bb8c093b 5956static void iwl3945_down(struct iwl3945_priv *priv)
b481de9c
ZY
5957{
5958 mutex_lock(&priv->mutex);
bb8c093b 5959 __iwl3945_down(priv);
b481de9c 5960 mutex_unlock(&priv->mutex);
b24d22b1 5961
bb8c093b 5962 iwl3945_cancel_deferred_work(priv);
b481de9c
ZY
5963}
5964
5965#define MAX_HW_RESTARTS 5
5966
bb8c093b 5967static int __iwl3945_up(struct iwl3945_priv *priv)
b481de9c
ZY
5968{
5969 int rc, i;
5970
5971 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
5972 IWL_WARNING("Exit pending; will not bring the NIC up\n");
5973 return -EIO;
5974 }
5975
5976 if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
5977 IWL_WARNING("Radio disabled by SW RF kill (module "
5978 "parameter)\n");
e655b9f0
ZY
5979 return -ENODEV;
5980 }
5981
e903fbd4
RC
5982 if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
5983 IWL_ERROR("ucode not available for device bringup\n");
5984 return -EIO;
5985 }
5986
e655b9f0
ZY
5987 /* If platform's RF_KILL switch is NOT set to KILL */
5988 if (iwl3945_read32(priv, CSR_GP_CNTRL) &
5989 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
5990 clear_bit(STATUS_RF_KILL_HW, &priv->status);
5991 else {
5992 set_bit(STATUS_RF_KILL_HW, &priv->status);
5993 if (!test_bit(STATUS_IN_SUSPEND, &priv->status)) {
5994 IWL_WARNING("Radio disabled by HW RF Kill switch\n");
5995 return -ENODEV;
5996 }
b481de9c
ZY
5997 }
5998
bb8c093b 5999 iwl3945_write32(priv, CSR_INT, 0xFFFFFFFF);
b481de9c 6000
bb8c093b 6001 rc = iwl3945_hw_nic_init(priv);
b481de9c
ZY
6002 if (rc) {
6003 IWL_ERROR("Unable to int nic\n");
6004 return rc;
6005 }
6006
6007 /* make sure rfkill handshake bits are cleared */
bb8c093b
CH
6008 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
6009 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR,
b481de9c
ZY
6010 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
6011
6012 /* clear (again), then enable host interrupts */
bb8c093b
CH
6013 iwl3945_write32(priv, CSR_INT, 0xFFFFFFFF);
6014 iwl3945_enable_interrupts(priv);
b481de9c
ZY
6015
6016 /* really make sure rfkill handshake bits are cleared */
bb8c093b
CH
6017 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
6018 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
b481de9c
ZY
6019
6020 /* Copy original ucode data image from disk into backup cache.
6021 * This will be used to initialize the on-board processor's
6022 * data SRAM for a clean start when the runtime program first loads. */
6023 memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
5a66926a 6024 priv->ucode_data.len);
b481de9c 6025
e655b9f0
ZY
6026 /* We return success when we resume from suspend and rf_kill is on. */
6027 if (test_bit(STATUS_RF_KILL_HW, &priv->status))
6028 return 0;
6029
b481de9c
ZY
6030 for (i = 0; i < MAX_HW_RESTARTS; i++) {
6031
bb8c093b 6032 iwl3945_clear_stations_table(priv);
b481de9c
ZY
6033
6034 /* load bootstrap state machine,
6035 * load bootstrap program into processor's memory,
6036 * prepare to load the "initialize" uCode */
bb8c093b 6037 rc = iwl3945_load_bsm(priv);
b481de9c
ZY
6038
6039 if (rc) {
6040 IWL_ERROR("Unable to set up bootstrap uCode: %d\n", rc);
6041 continue;
6042 }
6043
6044 /* start card; "initialize" will load runtime ucode */
bb8c093b 6045 iwl3945_nic_start(priv);
b481de9c 6046
b481de9c
ZY
6047 IWL_DEBUG_INFO(DRV_NAME " is coming up\n");
6048
6049 return 0;
6050 }
6051
6052 set_bit(STATUS_EXIT_PENDING, &priv->status);
bb8c093b 6053 __iwl3945_down(priv);
b481de9c
ZY
6054
6055 /* tried to restart and config the device for as long as our
6056 * patience could withstand */
6057 IWL_ERROR("Unable to initialize device after %d attempts.\n", i);
6058 return -EIO;
6059}
6060
6061
6062/*****************************************************************************
6063 *
6064 * Workqueue callbacks
6065 *
6066 *****************************************************************************/
6067
bb8c093b 6068static void iwl3945_bg_init_alive_start(struct work_struct *data)
b481de9c 6069{
bb8c093b
CH
6070 struct iwl3945_priv *priv =
6071 container_of(data, struct iwl3945_priv, init_alive_start.work);
b481de9c
ZY
6072
6073 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6074 return;
6075
6076 mutex_lock(&priv->mutex);
bb8c093b 6077 iwl3945_init_alive_start(priv);
b481de9c
ZY
6078 mutex_unlock(&priv->mutex);
6079}
6080
bb8c093b 6081static void iwl3945_bg_alive_start(struct work_struct *data)
b481de9c 6082{
bb8c093b
CH
6083 struct iwl3945_priv *priv =
6084 container_of(data, struct iwl3945_priv, alive_start.work);
b481de9c
ZY
6085
6086 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6087 return;
6088
6089 mutex_lock(&priv->mutex);
bb8c093b 6090 iwl3945_alive_start(priv);
b481de9c
ZY
6091 mutex_unlock(&priv->mutex);
6092}
6093
bb8c093b 6094static void iwl3945_bg_rf_kill(struct work_struct *work)
b481de9c 6095{
bb8c093b 6096 struct iwl3945_priv *priv = container_of(work, struct iwl3945_priv, rf_kill);
b481de9c
ZY
6097
6098 wake_up_interruptible(&priv->wait_command_queue);
6099
6100 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6101 return;
6102
6103 mutex_lock(&priv->mutex);
6104
bb8c093b 6105 if (!iwl3945_is_rfkill(priv)) {
b481de9c
ZY
6106 IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL,
6107 "HW and/or SW RF Kill no longer active, restarting "
6108 "device\n");
6109 if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
6110 queue_work(priv->workqueue, &priv->restart);
6111 } else {
6112
6113 if (!test_bit(STATUS_RF_KILL_HW, &priv->status))
6114 IWL_DEBUG_RF_KILL("Can not turn radio back on - "
6115 "disabled by SW switch\n");
6116 else
6117 IWL_WARNING("Radio Frequency Kill Switch is On:\n"
6118 "Kill switch must be turned off for "
6119 "wireless networking to work.\n");
6120 }
6121 mutex_unlock(&priv->mutex);
6122}
6123
6124#define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
6125
bb8c093b 6126static void iwl3945_bg_scan_check(struct work_struct *data)
b481de9c 6127{
bb8c093b
CH
6128 struct iwl3945_priv *priv =
6129 container_of(data, struct iwl3945_priv, scan_check.work);
b481de9c
ZY
6130
6131 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6132 return;
6133
6134 mutex_lock(&priv->mutex);
6135 if (test_bit(STATUS_SCANNING, &priv->status) ||
6136 test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
6137 IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN,
6138 "Scan completion watchdog resetting adapter (%dms)\n",
6139 jiffies_to_msecs(IWL_SCAN_CHECK_WATCHDOG));
15e869d8 6140
b481de9c 6141 if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
bb8c093b 6142 iwl3945_send_scan_abort(priv);
b481de9c
ZY
6143 }
6144 mutex_unlock(&priv->mutex);
6145}
6146
bb8c093b 6147static void iwl3945_bg_request_scan(struct work_struct *data)
b481de9c 6148{
bb8c093b
CH
6149 struct iwl3945_priv *priv =
6150 container_of(data, struct iwl3945_priv, request_scan);
6151 struct iwl3945_host_cmd cmd = {
b481de9c 6152 .id = REPLY_SCAN_CMD,
bb8c093b 6153 .len = sizeof(struct iwl3945_scan_cmd),
b481de9c
ZY
6154 .meta.flags = CMD_SIZE_HUGE,
6155 };
6156 int rc = 0;
bb8c093b 6157 struct iwl3945_scan_cmd *scan;
b481de9c
ZY
6158 struct ieee80211_conf *conf = NULL;
6159 u8 direct_mask;
8318d78a 6160 enum ieee80211_band band;
b481de9c
ZY
6161
6162 conf = ieee80211_get_hw_conf(priv->hw);
6163
6164 mutex_lock(&priv->mutex);
6165
bb8c093b 6166 if (!iwl3945_is_ready(priv)) {
b481de9c
ZY
6167 IWL_WARNING("request scan called when driver not ready.\n");
6168 goto done;
6169 }
6170
6171 /* Make sure the scan wasn't cancelled before this queued work
6172 * was given the chance to run... */
6173 if (!test_bit(STATUS_SCANNING, &priv->status))
6174 goto done;
6175
6176 /* This should never be called or scheduled if there is currently
6177 * a scan active in the hardware. */
6178 if (test_bit(STATUS_SCAN_HW, &priv->status)) {
6179 IWL_DEBUG_INFO("Multiple concurrent scan requests in parallel. "
6180 "Ignoring second request.\n");
6181 rc = -EIO;
6182 goto done;
6183 }
6184
6185 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
6186 IWL_DEBUG_SCAN("Aborting scan due to device shutdown\n");
6187 goto done;
6188 }
6189
6190 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
6191 IWL_DEBUG_HC("Scan request while abort pending. Queuing.\n");
6192 goto done;
6193 }
6194
bb8c093b 6195 if (iwl3945_is_rfkill(priv)) {
b481de9c
ZY
6196 IWL_DEBUG_HC("Aborting scan due to RF Kill activation\n");
6197 goto done;
6198 }
6199
6200 if (!test_bit(STATUS_READY, &priv->status)) {
6201 IWL_DEBUG_HC("Scan request while uninitialized. Queuing.\n");
6202 goto done;
6203 }
6204
6205 if (!priv->scan_bands) {
6206 IWL_DEBUG_HC("Aborting scan due to no requested bands\n");
6207 goto done;
6208 }
6209
6210 if (!priv->scan) {
bb8c093b 6211 priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
b481de9c
ZY
6212 IWL_MAX_SCAN_SIZE, GFP_KERNEL);
6213 if (!priv->scan) {
6214 rc = -ENOMEM;
6215 goto done;
6216 }
6217 }
6218 scan = priv->scan;
bb8c093b 6219 memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
b481de9c
ZY
6220
6221 scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
6222 scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
6223
bb8c093b 6224 if (iwl3945_is_associated(priv)) {
b481de9c
ZY
6225 u16 interval = 0;
6226 u32 extra;
6227 u32 suspend_time = 100;
6228 u32 scan_suspend_time = 100;
6229 unsigned long flags;
6230
6231 IWL_DEBUG_INFO("Scanning while associated...\n");
6232
6233 spin_lock_irqsave(&priv->lock, flags);
6234 interval = priv->beacon_int;
6235 spin_unlock_irqrestore(&priv->lock, flags);
6236
6237 scan->suspend_time = 0;
15e869d8 6238 scan->max_out_time = cpu_to_le32(200 * 1024);
b481de9c
ZY
6239 if (!interval)
6240 interval = suspend_time;
6241 /*
6242 * suspend time format:
6243 * 0-19: beacon interval in usec (time before exec.)
6244 * 20-23: 0
6245 * 24-31: number of beacons (suspend between channels)
6246 */
6247
6248 extra = (suspend_time / interval) << 24;
6249 scan_suspend_time = 0xFF0FFFFF &
6250 (extra | ((suspend_time % interval) * 1024));
6251
6252 scan->suspend_time = cpu_to_le32(scan_suspend_time);
6253 IWL_DEBUG_SCAN("suspend_time 0x%X beacon interval %d\n",
6254 scan_suspend_time, interval);
6255 }
6256
6257 /* We should add the ability for user to lock to PASSIVE ONLY */
6258 if (priv->one_direct_scan) {
6259 IWL_DEBUG_SCAN
6260 ("Kicking off one direct scan for '%s'\n",
bb8c093b 6261 iwl3945_escape_essid(priv->direct_ssid,
b481de9c
ZY
6262 priv->direct_ssid_len));
6263 scan->direct_scan[0].id = WLAN_EID_SSID;
6264 scan->direct_scan[0].len = priv->direct_ssid_len;
6265 memcpy(scan->direct_scan[0].ssid,
6266 priv->direct_ssid, priv->direct_ssid_len);
6267 direct_mask = 1;
bb8c093b 6268 } else if (!iwl3945_is_associated(priv) && priv->essid_len) {
b481de9c
ZY
6269 scan->direct_scan[0].id = WLAN_EID_SSID;
6270 scan->direct_scan[0].len = priv->essid_len;
6271 memcpy(scan->direct_scan[0].ssid, priv->essid, priv->essid_len);
6272 direct_mask = 1;
6273 } else
6274 direct_mask = 0;
6275
6276 /* We don't build a direct scan probe request; the uCode will do
6277 * that based on the direct_mask added to each channel entry */
6278 scan->tx_cmd.len = cpu_to_le16(
bb8c093b 6279 iwl3945_fill_probe_req(priv, (struct ieee80211_mgmt *)scan->data,
18904f58 6280 IWL_MAX_SCAN_SIZE - sizeof(*scan), 0));
b481de9c
ZY
6281 scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
6282 scan->tx_cmd.sta_id = priv->hw_setting.bcast_sta_id;
6283 scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
6284
6285 /* flags + rate selection */
6286
6287 switch (priv->scan_bands) {
6288 case 2:
6289 scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
6290 scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
6291 scan->good_CRC_th = 0;
8318d78a 6292 band = IEEE80211_BAND_2GHZ;
b481de9c
ZY
6293 break;
6294
6295 case 1:
6296 scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
6297 scan->good_CRC_th = IWL_GOOD_CRC_TH;
8318d78a 6298 band = IEEE80211_BAND_5GHZ;
b481de9c
ZY
6299 break;
6300
6301 default:
6302 IWL_WARNING("Invalid scan band count\n");
6303 goto done;
6304 }
6305
6306 /* select Rx antennas */
6307 scan->flags |= iwl3945_get_antenna_flags(priv);
6308
6309 if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR)
6310 scan->filter_flags = RXON_FILTER_PROMISC_MSK;
6311
6312 if (direct_mask)
6313 IWL_DEBUG_SCAN
6314 ("Initiating direct scan for %s.\n",
bb8c093b 6315 iwl3945_escape_essid(priv->essid, priv->essid_len));
b481de9c
ZY
6316 else
6317 IWL_DEBUG_SCAN("Initiating indirect scan.\n");
6318
6319 scan->channel_count =
bb8c093b 6320 iwl3945_get_channels_for_scan(
8318d78a 6321 priv, band, 1, /* active */
b481de9c
ZY
6322 direct_mask,
6323 (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
6324
6325 cmd.len += le16_to_cpu(scan->tx_cmd.len) +
bb8c093b 6326 scan->channel_count * sizeof(struct iwl3945_scan_channel);
b481de9c
ZY
6327 cmd.data = scan;
6328 scan->len = cpu_to_le16(cmd.len);
6329
6330 set_bit(STATUS_SCAN_HW, &priv->status);
bb8c093b 6331 rc = iwl3945_send_cmd_sync(priv, &cmd);
b481de9c
ZY
6332 if (rc)
6333 goto done;
6334
6335 queue_delayed_work(priv->workqueue, &priv->scan_check,
6336 IWL_SCAN_CHECK_WATCHDOG);
6337
6338 mutex_unlock(&priv->mutex);
6339 return;
6340
6341 done:
01ebd063 6342 /* inform mac80211 scan aborted */
b481de9c
ZY
6343 queue_work(priv->workqueue, &priv->scan_completed);
6344 mutex_unlock(&priv->mutex);
6345}
6346
bb8c093b 6347static void iwl3945_bg_up(struct work_struct *data)
b481de9c 6348{
bb8c093b 6349 struct iwl3945_priv *priv = container_of(data, struct iwl3945_priv, up);
b481de9c
ZY
6350
6351 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6352 return;
6353
6354 mutex_lock(&priv->mutex);
bb8c093b 6355 __iwl3945_up(priv);
b481de9c
ZY
6356 mutex_unlock(&priv->mutex);
6357}
6358
bb8c093b 6359static void iwl3945_bg_restart(struct work_struct *data)
b481de9c 6360{
bb8c093b 6361 struct iwl3945_priv *priv = container_of(data, struct iwl3945_priv, restart);
b481de9c
ZY
6362
6363 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6364 return;
6365
bb8c093b 6366 iwl3945_down(priv);
b481de9c
ZY
6367 queue_work(priv->workqueue, &priv->up);
6368}
6369
bb8c093b 6370static void iwl3945_bg_rx_replenish(struct work_struct *data)
b481de9c 6371{
bb8c093b
CH
6372 struct iwl3945_priv *priv =
6373 container_of(data, struct iwl3945_priv, rx_replenish);
b481de9c
ZY
6374
6375 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6376 return;
6377
6378 mutex_lock(&priv->mutex);
bb8c093b 6379 iwl3945_rx_replenish(priv);
b481de9c
ZY
6380 mutex_unlock(&priv->mutex);
6381}
6382
7878a5a4
MA
6383#define IWL_DELAY_NEXT_SCAN (HZ*2)
6384
bb8c093b 6385static void iwl3945_bg_post_associate(struct work_struct *data)
b481de9c 6386{
bb8c093b 6387 struct iwl3945_priv *priv = container_of(data, struct iwl3945_priv,
b481de9c
ZY
6388 post_associate.work);
6389
6390 int rc = 0;
6391 struct ieee80211_conf *conf = NULL;
0795af57 6392 DECLARE_MAC_BUF(mac);
b481de9c
ZY
6393
6394 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
6395 IWL_ERROR("%s Should not be called in AP mode\n", __FUNCTION__);
6396 return;
6397 }
6398
6399
0795af57
JP
6400 IWL_DEBUG_ASSOC("Associated as %d to: %s\n",
6401 priv->assoc_id,
6402 print_mac(mac, priv->active_rxon.bssid_addr));
b481de9c
ZY
6403
6404 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6405 return;
6406
6407 mutex_lock(&priv->mutex);
6408
32bfd35d 6409 if (!priv->vif || !priv->is_open) {
6ef89d0a
MA
6410 mutex_unlock(&priv->mutex);
6411 return;
6412 }
bb8c093b 6413 iwl3945_scan_cancel_timeout(priv, 200);
15e869d8 6414
b481de9c
ZY
6415 conf = ieee80211_get_hw_conf(priv->hw);
6416
6417 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
bb8c093b 6418 iwl3945_commit_rxon(priv);
b481de9c 6419
bb8c093b
CH
6420 memset(&priv->rxon_timing, 0, sizeof(struct iwl3945_rxon_time_cmd));
6421 iwl3945_setup_rxon_timing(priv);
6422 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON_TIMING,
b481de9c
ZY
6423 sizeof(priv->rxon_timing), &priv->rxon_timing);
6424 if (rc)
6425 IWL_WARNING("REPLY_RXON_TIMING failed - "
6426 "Attempting to continue.\n");
6427
6428 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
6429
6430 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
6431
6432 IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n",
6433 priv->assoc_id, priv->beacon_int);
6434
6435 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
6436 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
6437 else
6438 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
6439
6440 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
6441 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
6442 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
6443 else
6444 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
6445
6446 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
6447 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
6448
6449 }
6450
bb8c093b 6451 iwl3945_commit_rxon(priv);
b481de9c
ZY
6452
6453 switch (priv->iw_mode) {
6454 case IEEE80211_IF_TYPE_STA:
bb8c093b 6455 iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
b481de9c
ZY
6456 break;
6457
6458 case IEEE80211_IF_TYPE_IBSS:
6459
6460 /* clear out the station table */
bb8c093b 6461 iwl3945_clear_stations_table(priv);
b481de9c 6462
bb8c093b
CH
6463 iwl3945_add_station(priv, iwl3945_broadcast_addr, 0, 0);
6464 iwl3945_add_station(priv, priv->bssid, 0, 0);
b481de9c 6465 iwl3945_sync_sta(priv, IWL_STA_ID,
8318d78a 6466 (priv->band == IEEE80211_BAND_5GHZ) ?
b481de9c
ZY
6467 IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
6468 CMD_ASYNC);
bb8c093b
CH
6469 iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
6470 iwl3945_send_beacon_cmd(priv);
b481de9c
ZY
6471
6472 break;
6473
6474 default:
6475 IWL_ERROR("%s Should not be called in %d mode\n",
bc434dd2 6476 __FUNCTION__, priv->iw_mode);
b481de9c
ZY
6477 break;
6478 }
6479
bb8c093b 6480 iwl3945_sequence_reset(priv);
b481de9c 6481
bb8c093b 6482 iwl3945_activate_qos(priv, 0);
292ae174 6483
7878a5a4
MA
6484 /* we have just associated, don't start scan too early */
6485 priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
b481de9c
ZY
6486 mutex_unlock(&priv->mutex);
6487}
6488
bb8c093b 6489static void iwl3945_bg_abort_scan(struct work_struct *work)
b481de9c 6490{
bb8c093b 6491 struct iwl3945_priv *priv = container_of(work, struct iwl3945_priv, abort_scan);
b481de9c 6492
bb8c093b 6493 if (!iwl3945_is_ready(priv))
b481de9c
ZY
6494 return;
6495
6496 mutex_lock(&priv->mutex);
6497
6498 set_bit(STATUS_SCAN_ABORTING, &priv->status);
bb8c093b 6499 iwl3945_send_scan_abort(priv);
b481de9c
ZY
6500
6501 mutex_unlock(&priv->mutex);
6502}
6503
76bb77e0
ZY
6504static int iwl3945_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf);
6505
bb8c093b 6506static void iwl3945_bg_scan_completed(struct work_struct *work)
b481de9c 6507{
bb8c093b
CH
6508 struct iwl3945_priv *priv =
6509 container_of(work, struct iwl3945_priv, scan_completed);
b481de9c
ZY
6510
6511 IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN, "SCAN complete scan\n");
6512
6513 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6514 return;
6515
a0646470
ZY
6516 if (test_bit(STATUS_CONF_PENDING, &priv->status))
6517 iwl3945_mac_config(priv->hw, ieee80211_get_hw_conf(priv->hw));
76bb77e0 6518
b481de9c
ZY
6519 ieee80211_scan_completed(priv->hw);
6520
6521 /* Since setting the TXPOWER may have been deferred while
6522 * performing the scan, fire one off */
6523 mutex_lock(&priv->mutex);
bb8c093b 6524 iwl3945_hw_reg_send_txpower(priv);
b481de9c
ZY
6525 mutex_unlock(&priv->mutex);
6526}
6527
6528/*****************************************************************************
6529 *
6530 * mac80211 entry point functions
6531 *
6532 *****************************************************************************/
6533
5a66926a
ZY
6534#define UCODE_READY_TIMEOUT (2 * HZ)
6535
bb8c093b 6536static int iwl3945_mac_start(struct ieee80211_hw *hw)
b481de9c 6537{
bb8c093b 6538 struct iwl3945_priv *priv = hw->priv;
5a66926a 6539 int ret;
b481de9c
ZY
6540
6541 IWL_DEBUG_MAC80211("enter\n");
6542
5a66926a
ZY
6543 if (pci_enable_device(priv->pci_dev)) {
6544 IWL_ERROR("Fail to pci_enable_device\n");
6545 return -ENODEV;
6546 }
6547 pci_restore_state(priv->pci_dev);
6548 pci_enable_msi(priv->pci_dev);
6549
6550 ret = request_irq(priv->pci_dev->irq, iwl3945_isr, IRQF_SHARED,
6551 DRV_NAME, priv);
6552 if (ret) {
6553 IWL_ERROR("Error allocating IRQ %d\n", priv->pci_dev->irq);
6554 goto out_disable_msi;
6555 }
6556
b481de9c
ZY
6557 /* we should be verifying the device is ready to be opened */
6558 mutex_lock(&priv->mutex);
6559
5a66926a
ZY
6560 memset(&priv->staging_rxon, 0, sizeof(struct iwl3945_rxon_cmd));
6561 /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
6562 * ucode filename and max sizes are card-specific. */
6563
6564 if (!priv->ucode_code.len) {
6565 ret = iwl3945_read_ucode(priv);
6566 if (ret) {
6567 IWL_ERROR("Could not read microcode: %d\n", ret);
6568 mutex_unlock(&priv->mutex);
6569 goto out_release_irq;
6570 }
6571 }
b481de9c 6572
e655b9f0 6573 ret = __iwl3945_up(priv);
b481de9c
ZY
6574
6575 mutex_unlock(&priv->mutex);
5a66926a 6576
e655b9f0
ZY
6577 if (ret)
6578 goto out_release_irq;
6579
6580 IWL_DEBUG_INFO("Start UP work.\n");
6581
6582 if (test_bit(STATUS_IN_SUSPEND, &priv->status))
6583 return 0;
6584
5a66926a
ZY
6585 /* Wait for START_ALIVE from ucode. Otherwise callbacks from
6586 * mac80211 will not be run successfully. */
6587 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
6588 test_bit(STATUS_READY, &priv->status),
6589 UCODE_READY_TIMEOUT);
6590 if (!ret) {
6591 if (!test_bit(STATUS_READY, &priv->status)) {
6592 IWL_ERROR("Wait for START_ALIVE timeout after %dms.\n",
6593 jiffies_to_msecs(UCODE_READY_TIMEOUT));
6594 ret = -ETIMEDOUT;
6595 goto out_release_irq;
6596 }
6597 }
6598
e655b9f0 6599 priv->is_open = 1;
b481de9c
ZY
6600 IWL_DEBUG_MAC80211("leave\n");
6601 return 0;
5a66926a
ZY
6602
6603out_release_irq:
6604 free_irq(priv->pci_dev->irq, priv);
6605out_disable_msi:
6606 pci_disable_msi(priv->pci_dev);
e655b9f0
ZY
6607 pci_disable_device(priv->pci_dev);
6608 priv->is_open = 0;
6609 IWL_DEBUG_MAC80211("leave - failed\n");
5a66926a 6610 return ret;
b481de9c
ZY
6611}
6612
bb8c093b 6613static void iwl3945_mac_stop(struct ieee80211_hw *hw)
b481de9c 6614{
bb8c093b 6615 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
6616
6617 IWL_DEBUG_MAC80211("enter\n");
6ef89d0a 6618
e655b9f0
ZY
6619 if (!priv->is_open) {
6620 IWL_DEBUG_MAC80211("leave - skip\n");
6621 return;
6622 }
6623
b481de9c 6624 priv->is_open = 0;
5a66926a
ZY
6625
6626 if (iwl3945_is_ready_rf(priv)) {
e655b9f0
ZY
6627 /* stop mac, cancel any scan request and clear
6628 * RXON_FILTER_ASSOC_MSK BIT
6629 */
5a66926a
ZY
6630 mutex_lock(&priv->mutex);
6631 iwl3945_scan_cancel_timeout(priv, 100);
6632 cancel_delayed_work(&priv->post_associate);
fde3571f 6633 mutex_unlock(&priv->mutex);
fde3571f
MA
6634 }
6635
5a66926a
ZY
6636 iwl3945_down(priv);
6637
6638 flush_workqueue(priv->workqueue);
6639 free_irq(priv->pci_dev->irq, priv);
6640 pci_disable_msi(priv->pci_dev);
6641 pci_save_state(priv->pci_dev);
6642 pci_disable_device(priv->pci_dev);
6ef89d0a 6643
b481de9c 6644 IWL_DEBUG_MAC80211("leave\n");
b481de9c
ZY
6645}
6646
bb8c093b 6647static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
b481de9c
ZY
6648 struct ieee80211_tx_control *ctl)
6649{
bb8c093b 6650 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
6651
6652 IWL_DEBUG_MAC80211("enter\n");
6653
6654 if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) {
6655 IWL_DEBUG_MAC80211("leave - monitor\n");
6656 return -1;
6657 }
6658
6659 IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
8318d78a 6660 ctl->tx_rate->bitrate);
b481de9c 6661
bb8c093b 6662 if (iwl3945_tx_skb(priv, skb, ctl))
b481de9c
ZY
6663 dev_kfree_skb_any(skb);
6664
6665 IWL_DEBUG_MAC80211("leave\n");
6666 return 0;
6667}
6668
bb8c093b 6669static int iwl3945_mac_add_interface(struct ieee80211_hw *hw,
b481de9c
ZY
6670 struct ieee80211_if_init_conf *conf)
6671{
bb8c093b 6672 struct iwl3945_priv *priv = hw->priv;
b481de9c 6673 unsigned long flags;
0795af57 6674 DECLARE_MAC_BUF(mac);
b481de9c 6675
32bfd35d 6676 IWL_DEBUG_MAC80211("enter: type %d\n", conf->type);
b481de9c 6677
32bfd35d
JB
6678 if (priv->vif) {
6679 IWL_DEBUG_MAC80211("leave - vif != NULL\n");
864792e3 6680 return -EOPNOTSUPP;
b481de9c
ZY
6681 }
6682
6683 spin_lock_irqsave(&priv->lock, flags);
32bfd35d 6684 priv->vif = conf->vif;
b481de9c
ZY
6685
6686 spin_unlock_irqrestore(&priv->lock, flags);
6687
6688 mutex_lock(&priv->mutex);
864792e3
TW
6689
6690 if (conf->mac_addr) {
6691 IWL_DEBUG_MAC80211("Set: %s\n", print_mac(mac, conf->mac_addr));
6692 memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
6693 }
6694
5a66926a
ZY
6695 if (iwl3945_is_ready(priv))
6696 iwl3945_set_mode(priv, conf->type);
b481de9c 6697
b481de9c
ZY
6698 mutex_unlock(&priv->mutex);
6699
5a66926a 6700 IWL_DEBUG_MAC80211("leave\n");
b481de9c
ZY
6701 return 0;
6702}
6703
6704/**
bb8c093b 6705 * iwl3945_mac_config - mac80211 config callback
b481de9c
ZY
6706 *
6707 * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
6708 * be set inappropriately and the driver currently sets the hardware up to
6709 * use it whenever needed.
6710 */
bb8c093b 6711static int iwl3945_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf)
b481de9c 6712{
bb8c093b
CH
6713 struct iwl3945_priv *priv = hw->priv;
6714 const struct iwl3945_channel_info *ch_info;
b481de9c 6715 unsigned long flags;
76bb77e0 6716 int ret = 0;
b481de9c
ZY
6717
6718 mutex_lock(&priv->mutex);
8318d78a 6719 IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel->hw_value);
b481de9c 6720
12342c47
ZY
6721 priv->add_radiotap = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
6722
bb8c093b 6723 if (!iwl3945_is_ready(priv)) {
b481de9c 6724 IWL_DEBUG_MAC80211("leave - not ready\n");
76bb77e0
ZY
6725 ret = -EIO;
6726 goto out;
b481de9c
ZY
6727 }
6728
bb8c093b 6729 if (unlikely(!iwl3945_param_disable_hw_scan &&
b481de9c 6730 test_bit(STATUS_SCANNING, &priv->status))) {
a0646470
ZY
6731 IWL_DEBUG_MAC80211("leave - scanning\n");
6732 set_bit(STATUS_CONF_PENDING, &priv->status);
b481de9c 6733 mutex_unlock(&priv->mutex);
a0646470 6734 return 0;
b481de9c
ZY
6735 }
6736
6737 spin_lock_irqsave(&priv->lock, flags);
6738
8318d78a
JB
6739 ch_info = iwl3945_get_channel_info(priv, conf->channel->band,
6740 conf->channel->hw_value);
b481de9c
ZY
6741 if (!is_channel_valid(ch_info)) {
6742 IWL_DEBUG_SCAN("Channel %d [%d] is INVALID for this SKU.\n",
8318d78a 6743 conf->channel->hw_value, conf->channel->band);
b481de9c
ZY
6744 IWL_DEBUG_MAC80211("leave - invalid channel\n");
6745 spin_unlock_irqrestore(&priv->lock, flags);
76bb77e0
ZY
6746 ret = -EINVAL;
6747 goto out;
b481de9c
ZY
6748 }
6749
8318d78a 6750 iwl3945_set_rxon_channel(priv, conf->channel->band, conf->channel->hw_value);
b481de9c 6751
8318d78a 6752 iwl3945_set_flags_for_phymode(priv, conf->channel->band);
b481de9c
ZY
6753
6754 /* The list of supported rates and rate mask can be different
6755 * for each phymode; since the phymode may have changed, reset
6756 * the rate mask to what mac80211 lists */
bb8c093b 6757 iwl3945_set_rate(priv);
b481de9c
ZY
6758
6759 spin_unlock_irqrestore(&priv->lock, flags);
6760
6761#ifdef IEEE80211_CONF_CHANNEL_SWITCH
6762 if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
bb8c093b 6763 iwl3945_hw_channel_switch(priv, conf->channel);
76bb77e0 6764 goto out;
b481de9c
ZY
6765 }
6766#endif
6767
bb8c093b 6768 iwl3945_radio_kill_sw(priv, !conf->radio_enabled);
b481de9c
ZY
6769
6770 if (!conf->radio_enabled) {
6771 IWL_DEBUG_MAC80211("leave - radio disabled\n");
76bb77e0 6772 goto out;
b481de9c
ZY
6773 }
6774
bb8c093b 6775 if (iwl3945_is_rfkill(priv)) {
b481de9c 6776 IWL_DEBUG_MAC80211("leave - RF kill\n");
76bb77e0
ZY
6777 ret = -EIO;
6778 goto out;
b481de9c
ZY
6779 }
6780
bb8c093b 6781 iwl3945_set_rate(priv);
b481de9c
ZY
6782
6783 if (memcmp(&priv->active_rxon,
6784 &priv->staging_rxon, sizeof(priv->staging_rxon)))
bb8c093b 6785 iwl3945_commit_rxon(priv);
b481de9c
ZY
6786 else
6787 IWL_DEBUG_INFO("No re-sending same RXON configuration.\n");
6788
6789 IWL_DEBUG_MAC80211("leave\n");
6790
76bb77e0 6791out:
a0646470 6792 clear_bit(STATUS_CONF_PENDING, &priv->status);
b481de9c 6793 mutex_unlock(&priv->mutex);
76bb77e0 6794 return ret;
b481de9c
ZY
6795}
6796
bb8c093b 6797static void iwl3945_config_ap(struct iwl3945_priv *priv)
b481de9c
ZY
6798{
6799 int rc = 0;
6800
d986bcd1 6801 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
b481de9c
ZY
6802 return;
6803
6804 /* The following should be done only at AP bring up */
6805 if ((priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) == 0) {
6806
6807 /* RXON - unassoc (to set timing command) */
6808 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
bb8c093b 6809 iwl3945_commit_rxon(priv);
b481de9c
ZY
6810
6811 /* RXON Timing */
bb8c093b
CH
6812 memset(&priv->rxon_timing, 0, sizeof(struct iwl3945_rxon_time_cmd));
6813 iwl3945_setup_rxon_timing(priv);
6814 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON_TIMING,
b481de9c
ZY
6815 sizeof(priv->rxon_timing), &priv->rxon_timing);
6816 if (rc)
6817 IWL_WARNING("REPLY_RXON_TIMING failed - "
6818 "Attempting to continue.\n");
6819
6820 /* FIXME: what should be the assoc_id for AP? */
6821 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
6822 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
6823 priv->staging_rxon.flags |=
6824 RXON_FLG_SHORT_PREAMBLE_MSK;
6825 else
6826 priv->staging_rxon.flags &=
6827 ~RXON_FLG_SHORT_PREAMBLE_MSK;
6828
6829 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
6830 if (priv->assoc_capability &
6831 WLAN_CAPABILITY_SHORT_SLOT_TIME)
6832 priv->staging_rxon.flags |=
6833 RXON_FLG_SHORT_SLOT_MSK;
6834 else
6835 priv->staging_rxon.flags &=
6836 ~RXON_FLG_SHORT_SLOT_MSK;
6837
6838 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
6839 priv->staging_rxon.flags &=
6840 ~RXON_FLG_SHORT_SLOT_MSK;
6841 }
6842 /* restore RXON assoc */
6843 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
bb8c093b
CH
6844 iwl3945_commit_rxon(priv);
6845 iwl3945_add_station(priv, iwl3945_broadcast_addr, 0, 0);
556f8db7 6846 }
bb8c093b 6847 iwl3945_send_beacon_cmd(priv);
b481de9c
ZY
6848
6849 /* FIXME - we need to add code here to detect a totally new
6850 * configuration, reset the AP, unassoc, rxon timing, assoc,
6851 * clear sta table, add BCAST sta... */
6852}
6853
32bfd35d
JB
6854static int iwl3945_mac_config_interface(struct ieee80211_hw *hw,
6855 struct ieee80211_vif *vif,
b481de9c
ZY
6856 struct ieee80211_if_conf *conf)
6857{
bb8c093b 6858 struct iwl3945_priv *priv = hw->priv;
0795af57 6859 DECLARE_MAC_BUF(mac);
b481de9c
ZY
6860 unsigned long flags;
6861 int rc;
6862
6863 if (conf == NULL)
6864 return -EIO;
6865
b716bb91
EG
6866 if (priv->vif != vif) {
6867 IWL_DEBUG_MAC80211("leave - priv->vif != vif\n");
6868 mutex_unlock(&priv->mutex);
6869 return 0;
6870 }
6871
4150c572
JB
6872 /* XXX: this MUST use conf->mac_addr */
6873
b481de9c
ZY
6874 if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
6875 (!conf->beacon || !conf->ssid_len)) {
6876 IWL_DEBUG_MAC80211
6877 ("Leaving in AP mode because HostAPD is not ready.\n");
6878 return 0;
6879 }
6880
5a66926a
ZY
6881 if (!iwl3945_is_alive(priv))
6882 return -EAGAIN;
6883
b481de9c
ZY
6884 mutex_lock(&priv->mutex);
6885
b481de9c 6886 if (conf->bssid)
0795af57
JP
6887 IWL_DEBUG_MAC80211("bssid: %s\n",
6888 print_mac(mac, conf->bssid));
b481de9c 6889
4150c572
JB
6890/*
6891 * very dubious code was here; the probe filtering flag is never set:
6892 *
b481de9c
ZY
6893 if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
6894 !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
4150c572 6895 */
b481de9c
ZY
6896
6897 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
6898 if (!conf->bssid) {
6899 conf->bssid = priv->mac_addr;
6900 memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
0795af57
JP
6901 IWL_DEBUG_MAC80211("bssid was set to: %s\n",
6902 print_mac(mac, conf->bssid));
b481de9c
ZY
6903 }
6904 if (priv->ibss_beacon)
6905 dev_kfree_skb(priv->ibss_beacon);
6906
6907 priv->ibss_beacon = conf->beacon;
6908 }
6909
fde3571f
MA
6910 if (iwl3945_is_rfkill(priv))
6911 goto done;
6912
b481de9c
ZY
6913 if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
6914 !is_multicast_ether_addr(conf->bssid)) {
6915 /* If there is currently a HW scan going on in the background
6916 * then we need to cancel it else the RXON below will fail. */
bb8c093b 6917 if (iwl3945_scan_cancel_timeout(priv, 100)) {
b481de9c
ZY
6918 IWL_WARNING("Aborted scan still in progress "
6919 "after 100ms\n");
6920 IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
6921 mutex_unlock(&priv->mutex);
6922 return -EAGAIN;
6923 }
6924 memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
6925
6926 /* TODO: Audit driver for usage of these members and see
6927 * if mac80211 deprecates them (priv->bssid looks like it
6928 * shouldn't be there, but I haven't scanned the IBSS code
6929 * to verify) - jpk */
6930 memcpy(priv->bssid, conf->bssid, ETH_ALEN);
6931
6932 if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
bb8c093b 6933 iwl3945_config_ap(priv);
b481de9c 6934 else {
bb8c093b 6935 rc = iwl3945_commit_rxon(priv);
b481de9c 6936 if ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && rc)
bb8c093b 6937 iwl3945_add_station(priv,
556f8db7 6938 priv->active_rxon.bssid_addr, 1, 0);
b481de9c
ZY
6939 }
6940
6941 } else {
bb8c093b 6942 iwl3945_scan_cancel_timeout(priv, 100);
b481de9c 6943 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
bb8c093b 6944 iwl3945_commit_rxon(priv);
b481de9c
ZY
6945 }
6946
fde3571f 6947 done:
b481de9c
ZY
6948 spin_lock_irqsave(&priv->lock, flags);
6949 if (!conf->ssid_len)
6950 memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
6951 else
6952 memcpy(priv->essid, conf->ssid, conf->ssid_len);
6953
6954 priv->essid_len = conf->ssid_len;
6955 spin_unlock_irqrestore(&priv->lock, flags);
6956
6957 IWL_DEBUG_MAC80211("leave\n");
6958 mutex_unlock(&priv->mutex);
6959
6960 return 0;
6961}
6962
bb8c093b 6963static void iwl3945_configure_filter(struct ieee80211_hw *hw,
4150c572
JB
6964 unsigned int changed_flags,
6965 unsigned int *total_flags,
6966 int mc_count, struct dev_addr_list *mc_list)
6967{
6968 /*
6969 * XXX: dummy
bb8c093b 6970 * see also iwl3945_connection_init_rx_config
4150c572
JB
6971 */
6972 *total_flags = 0;
6973}
6974
bb8c093b 6975static void iwl3945_mac_remove_interface(struct ieee80211_hw *hw,
b481de9c
ZY
6976 struct ieee80211_if_init_conf *conf)
6977{
bb8c093b 6978 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
6979
6980 IWL_DEBUG_MAC80211("enter\n");
6981
6982 mutex_lock(&priv->mutex);
6ef89d0a 6983
fde3571f
MA
6984 if (iwl3945_is_ready_rf(priv)) {
6985 iwl3945_scan_cancel_timeout(priv, 100);
6986 cancel_delayed_work(&priv->post_associate);
6987 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
6988 iwl3945_commit_rxon(priv);
6989 }
32bfd35d
JB
6990 if (priv->vif == conf->vif) {
6991 priv->vif = NULL;
b481de9c
ZY
6992 memset(priv->bssid, 0, ETH_ALEN);
6993 memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
6994 priv->essid_len = 0;
6995 }
6996 mutex_unlock(&priv->mutex);
6997
6998 IWL_DEBUG_MAC80211("leave\n");
b481de9c
ZY
6999}
7000
bb8c093b 7001static int iwl3945_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t len)
b481de9c
ZY
7002{
7003 int rc = 0;
7004 unsigned long flags;
bb8c093b 7005 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
7006
7007 IWL_DEBUG_MAC80211("enter\n");
7008
15e869d8 7009 mutex_lock(&priv->mutex);
b481de9c
ZY
7010 spin_lock_irqsave(&priv->lock, flags);
7011
bb8c093b 7012 if (!iwl3945_is_ready_rf(priv)) {
b481de9c
ZY
7013 rc = -EIO;
7014 IWL_DEBUG_MAC80211("leave - not ready or exit pending\n");
7015 goto out_unlock;
7016 }
7017
7018 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { /* APs don't scan */
7019 rc = -EIO;
7020 IWL_ERROR("ERROR: APs don't scan\n");
7021 goto out_unlock;
7022 }
7023
7878a5a4
MA
7024 /* we don't schedule scan within next_scan_jiffies period */
7025 if (priv->next_scan_jiffies &&
7026 time_after(priv->next_scan_jiffies, jiffies)) {
7027 rc = -EAGAIN;
7028 goto out_unlock;
7029 }
b481de9c 7030 /* if we just finished scan ask for delay */
7878a5a4
MA
7031 if (priv->last_scan_jiffies && time_after(priv->last_scan_jiffies +
7032 IWL_DELAY_NEXT_SCAN, jiffies)) {
b481de9c
ZY
7033 rc = -EAGAIN;
7034 goto out_unlock;
7035 }
7036 if (len) {
7878a5a4 7037 IWL_DEBUG_SCAN("direct scan for %s [%d]\n ",
bb8c093b 7038 iwl3945_escape_essid(ssid, len), (int)len);
b481de9c
ZY
7039
7040 priv->one_direct_scan = 1;
7041 priv->direct_ssid_len = (u8)
7042 min((u8) len, (u8) IW_ESSID_MAX_SIZE);
7043 memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
6ef89d0a
MA
7044 } else
7045 priv->one_direct_scan = 0;
b481de9c 7046
bb8c093b 7047 rc = iwl3945_scan_initiate(priv);
b481de9c
ZY
7048
7049 IWL_DEBUG_MAC80211("leave\n");
7050
7051out_unlock:
7052 spin_unlock_irqrestore(&priv->lock, flags);
15e869d8 7053 mutex_unlock(&priv->mutex);
b481de9c
ZY
7054
7055 return rc;
7056}
7057
bb8c093b 7058static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
b481de9c
ZY
7059 const u8 *local_addr, const u8 *addr,
7060 struct ieee80211_key_conf *key)
7061{
bb8c093b 7062 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
7063 int rc = 0;
7064 u8 sta_id;
7065
7066 IWL_DEBUG_MAC80211("enter\n");
7067
bb8c093b 7068 if (!iwl3945_param_hwcrypto) {
b481de9c
ZY
7069 IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n");
7070 return -EOPNOTSUPP;
7071 }
7072
7073 if (is_zero_ether_addr(addr))
7074 /* only support pairwise keys */
7075 return -EOPNOTSUPP;
7076
bb8c093b 7077 sta_id = iwl3945_hw_find_station(priv, addr);
b481de9c 7078 if (sta_id == IWL_INVALID_STATION) {
0795af57
JP
7079 DECLARE_MAC_BUF(mac);
7080
7081 IWL_DEBUG_MAC80211("leave - %s not in station map.\n",
7082 print_mac(mac, addr));
b481de9c
ZY
7083 return -EINVAL;
7084 }
7085
7086 mutex_lock(&priv->mutex);
7087
bb8c093b 7088 iwl3945_scan_cancel_timeout(priv, 100);
15e869d8 7089
b481de9c
ZY
7090 switch (cmd) {
7091 case SET_KEY:
bb8c093b 7092 rc = iwl3945_update_sta_key_info(priv, key, sta_id);
b481de9c 7093 if (!rc) {
bb8c093b
CH
7094 iwl3945_set_rxon_hwcrypto(priv, 1);
7095 iwl3945_commit_rxon(priv);
b481de9c
ZY
7096 key->hw_key_idx = sta_id;
7097 IWL_DEBUG_MAC80211("set_key success, using hwcrypto\n");
7098 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
7099 }
7100 break;
7101 case DISABLE_KEY:
bb8c093b 7102 rc = iwl3945_clear_sta_key_info(priv, sta_id);
b481de9c 7103 if (!rc) {
bb8c093b
CH
7104 iwl3945_set_rxon_hwcrypto(priv, 0);
7105 iwl3945_commit_rxon(priv);
b481de9c
ZY
7106 IWL_DEBUG_MAC80211("disable hwcrypto key\n");
7107 }
7108 break;
7109 default:
7110 rc = -EINVAL;
7111 }
7112
7113 IWL_DEBUG_MAC80211("leave\n");
7114 mutex_unlock(&priv->mutex);
7115
7116 return rc;
7117}
7118
bb8c093b 7119static int iwl3945_mac_conf_tx(struct ieee80211_hw *hw, int queue,
b481de9c
ZY
7120 const struct ieee80211_tx_queue_params *params)
7121{
bb8c093b 7122 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
7123 unsigned long flags;
7124 int q;
b481de9c
ZY
7125
7126 IWL_DEBUG_MAC80211("enter\n");
7127
bb8c093b 7128 if (!iwl3945_is_ready_rf(priv)) {
b481de9c
ZY
7129 IWL_DEBUG_MAC80211("leave - RF not ready\n");
7130 return -EIO;
7131 }
7132
7133 if (queue >= AC_NUM) {
7134 IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue);
7135 return 0;
7136 }
7137
b481de9c
ZY
7138 if (!priv->qos_data.qos_enable) {
7139 priv->qos_data.qos_active = 0;
7140 IWL_DEBUG_MAC80211("leave - qos not enabled\n");
7141 return 0;
7142 }
7143 q = AC_NUM - 1 - queue;
7144
7145 spin_lock_irqsave(&priv->lock, flags);
7146
7147 priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
7148 priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
7149 priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
7150 priv->qos_data.def_qos_parm.ac[q].edca_txop =
3330d7be 7151 cpu_to_le16((params->txop * 32));
b481de9c
ZY
7152
7153 priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
7154 priv->qos_data.qos_active = 1;
7155
7156 spin_unlock_irqrestore(&priv->lock, flags);
7157
7158 mutex_lock(&priv->mutex);
7159 if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
bb8c093b
CH
7160 iwl3945_activate_qos(priv, 1);
7161 else if (priv->assoc_id && iwl3945_is_associated(priv))
7162 iwl3945_activate_qos(priv, 0);
b481de9c
ZY
7163
7164 mutex_unlock(&priv->mutex);
7165
b481de9c
ZY
7166 IWL_DEBUG_MAC80211("leave\n");
7167 return 0;
7168}
7169
bb8c093b 7170static int iwl3945_mac_get_tx_stats(struct ieee80211_hw *hw,
b481de9c
ZY
7171 struct ieee80211_tx_queue_stats *stats)
7172{
bb8c093b 7173 struct iwl3945_priv *priv = hw->priv;
b481de9c 7174 int i, avail;
bb8c093b
CH
7175 struct iwl3945_tx_queue *txq;
7176 struct iwl3945_queue *q;
b481de9c
ZY
7177 unsigned long flags;
7178
7179 IWL_DEBUG_MAC80211("enter\n");
7180
bb8c093b 7181 if (!iwl3945_is_ready_rf(priv)) {
b481de9c
ZY
7182 IWL_DEBUG_MAC80211("leave - RF not ready\n");
7183 return -EIO;
7184 }
7185
7186 spin_lock_irqsave(&priv->lock, flags);
7187
7188 for (i = 0; i < AC_NUM; i++) {
7189 txq = &priv->txq[i];
7190 q = &txq->q;
bb8c093b 7191 avail = iwl3945_queue_space(q);
b481de9c
ZY
7192
7193 stats->data[i].len = q->n_window - avail;
7194 stats->data[i].limit = q->n_window - q->high_mark;
7195 stats->data[i].count = q->n_window;
7196
7197 }
7198 spin_unlock_irqrestore(&priv->lock, flags);
7199
7200 IWL_DEBUG_MAC80211("leave\n");
7201
7202 return 0;
7203}
7204
bb8c093b 7205static int iwl3945_mac_get_stats(struct ieee80211_hw *hw,
b481de9c
ZY
7206 struct ieee80211_low_level_stats *stats)
7207{
7208 IWL_DEBUG_MAC80211("enter\n");
7209 IWL_DEBUG_MAC80211("leave\n");
7210
7211 return 0;
7212}
7213
bb8c093b 7214static u64 iwl3945_mac_get_tsf(struct ieee80211_hw *hw)
b481de9c
ZY
7215{
7216 IWL_DEBUG_MAC80211("enter\n");
7217 IWL_DEBUG_MAC80211("leave\n");
7218
7219 return 0;
7220}
7221
bb8c093b 7222static void iwl3945_mac_reset_tsf(struct ieee80211_hw *hw)
b481de9c 7223{
bb8c093b 7224 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
7225 unsigned long flags;
7226
7227 mutex_lock(&priv->mutex);
7228 IWL_DEBUG_MAC80211("enter\n");
7229
bb8c093b 7230 iwl3945_reset_qos(priv);
292ae174 7231
b481de9c
ZY
7232 cancel_delayed_work(&priv->post_associate);
7233
7234 spin_lock_irqsave(&priv->lock, flags);
7235 priv->assoc_id = 0;
7236 priv->assoc_capability = 0;
7237 priv->call_post_assoc_from_beacon = 0;
7238
7239 /* new association get rid of ibss beacon skb */
7240 if (priv->ibss_beacon)
7241 dev_kfree_skb(priv->ibss_beacon);
7242
7243 priv->ibss_beacon = NULL;
7244
7245 priv->beacon_int = priv->hw->conf.beacon_int;
7246 priv->timestamp1 = 0;
7247 priv->timestamp0 = 0;
7248 if ((priv->iw_mode == IEEE80211_IF_TYPE_STA))
7249 priv->beacon_int = 0;
7250
7251 spin_unlock_irqrestore(&priv->lock, flags);
7252
fde3571f
MA
7253 if (!iwl3945_is_ready_rf(priv)) {
7254 IWL_DEBUG_MAC80211("leave - not ready\n");
7255 mutex_unlock(&priv->mutex);
7256 return;
7257 }
7258
15e869d8
MA
7259 /* we are restarting association process
7260 * clear RXON_FILTER_ASSOC_MSK bit
7261 */
7262 if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
bb8c093b 7263 iwl3945_scan_cancel_timeout(priv, 100);
15e869d8 7264 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
bb8c093b 7265 iwl3945_commit_rxon(priv);
15e869d8
MA
7266 }
7267
b481de9c
ZY
7268 /* Per mac80211.h: This is only used in IBSS mode... */
7269 if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
15e869d8 7270
b481de9c
ZY
7271 IWL_DEBUG_MAC80211("leave - not in IBSS\n");
7272 mutex_unlock(&priv->mutex);
7273 return;
b481de9c
ZY
7274 }
7275
7276 priv->only_active_channel = 0;
7277
bb8c093b 7278 iwl3945_set_rate(priv);
b481de9c
ZY
7279
7280 mutex_unlock(&priv->mutex);
7281
7282 IWL_DEBUG_MAC80211("leave\n");
7283
7284}
7285
bb8c093b 7286static int iwl3945_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb,
b481de9c
ZY
7287 struct ieee80211_tx_control *control)
7288{
bb8c093b 7289 struct iwl3945_priv *priv = hw->priv;
b481de9c
ZY
7290 unsigned long flags;
7291
7292 mutex_lock(&priv->mutex);
7293 IWL_DEBUG_MAC80211("enter\n");
7294
bb8c093b 7295 if (!iwl3945_is_ready_rf(priv)) {
b481de9c
ZY
7296 IWL_DEBUG_MAC80211("leave - RF not ready\n");
7297 mutex_unlock(&priv->mutex);
7298 return -EIO;
7299 }
7300
7301 if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
7302 IWL_DEBUG_MAC80211("leave - not IBSS\n");
7303 mutex_unlock(&priv->mutex);
7304 return -EIO;
7305 }
7306
7307 spin_lock_irqsave(&priv->lock, flags);
7308
7309 if (priv->ibss_beacon)
7310 dev_kfree_skb(priv->ibss_beacon);
7311
7312 priv->ibss_beacon = skb;
7313
7314 priv->assoc_id = 0;
7315
7316 IWL_DEBUG_MAC80211("leave\n");
7317 spin_unlock_irqrestore(&priv->lock, flags);
7318
bb8c093b 7319 iwl3945_reset_qos(priv);
b481de9c
ZY
7320
7321 queue_work(priv->workqueue, &priv->post_associate.work);
7322
7323 mutex_unlock(&priv->mutex);
7324
7325 return 0;
7326}
7327
7328/*****************************************************************************
7329 *
7330 * sysfs attributes
7331 *
7332 *****************************************************************************/
7333
c8b0e6e1 7334#ifdef CONFIG_IWL3945_DEBUG
b481de9c
ZY
7335
7336/*
7337 * The following adds a new attribute to the sysfs representation
7338 * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
7339 * used for controlling the debug level.
7340 *
7341 * See the level definitions in iwl for details.
7342 */
7343
7344static ssize_t show_debug_level(struct device_driver *d, char *buf)
7345{
bb8c093b 7346 return sprintf(buf, "0x%08X\n", iwl3945_debug_level);
b481de9c
ZY
7347}
7348static ssize_t store_debug_level(struct device_driver *d,
7349 const char *buf, size_t count)
7350{
7351 char *p = (char *)buf;
7352 u32 val;
7353
7354 val = simple_strtoul(p, &p, 0);
7355 if (p == buf)
7356 printk(KERN_INFO DRV_NAME
7357 ": %s is not in hex or decimal form.\n", buf);
7358 else
bb8c093b 7359 iwl3945_debug_level = val;
b481de9c
ZY
7360
7361 return strnlen(buf, count);
7362}
7363
7364static DRIVER_ATTR(debug_level, S_IWUSR | S_IRUGO,
7365 show_debug_level, store_debug_level);
7366
c8b0e6e1 7367#endif /* CONFIG_IWL3945_DEBUG */
b481de9c
ZY
7368
7369static ssize_t show_rf_kill(struct device *d,
7370 struct device_attribute *attr, char *buf)
7371{
7372 /*
7373 * 0 - RF kill not enabled
7374 * 1 - SW based RF kill active (sysfs)
7375 * 2 - HW based RF kill active
7376 * 3 - Both HW and SW based RF kill active
7377 */
bb8c093b 7378 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7379 int val = (test_bit(STATUS_RF_KILL_SW, &priv->status) ? 0x1 : 0x0) |
7380 (test_bit(STATUS_RF_KILL_HW, &priv->status) ? 0x2 : 0x0);
7381
7382 return sprintf(buf, "%i\n", val);
7383}
7384
7385static ssize_t store_rf_kill(struct device *d,
7386 struct device_attribute *attr,
7387 const char *buf, size_t count)
7388{
bb8c093b 7389 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7390
7391 mutex_lock(&priv->mutex);
bb8c093b 7392 iwl3945_radio_kill_sw(priv, buf[0] == '1');
b481de9c
ZY
7393 mutex_unlock(&priv->mutex);
7394
7395 return count;
7396}
7397
7398static DEVICE_ATTR(rf_kill, S_IWUSR | S_IRUGO, show_rf_kill, store_rf_kill);
7399
7400static ssize_t show_temperature(struct device *d,
7401 struct device_attribute *attr, char *buf)
7402{
bb8c093b 7403 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c 7404
bb8c093b 7405 if (!iwl3945_is_alive(priv))
b481de9c
ZY
7406 return -EAGAIN;
7407
bb8c093b 7408 return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
b481de9c
ZY
7409}
7410
7411static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
7412
7413static ssize_t show_rs_window(struct device *d,
7414 struct device_attribute *attr,
7415 char *buf)
7416{
bb8c093b
CH
7417 struct iwl3945_priv *priv = d->driver_data;
7418 return iwl3945_fill_rs_info(priv->hw, buf, IWL_AP_ID);
b481de9c
ZY
7419}
7420static DEVICE_ATTR(rs_window, S_IRUGO, show_rs_window, NULL);
7421
7422static ssize_t show_tx_power(struct device *d,
7423 struct device_attribute *attr, char *buf)
7424{
bb8c093b 7425 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7426 return sprintf(buf, "%d\n", priv->user_txpower_limit);
7427}
7428
7429static ssize_t store_tx_power(struct device *d,
7430 struct device_attribute *attr,
7431 const char *buf, size_t count)
7432{
bb8c093b 7433 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7434 char *p = (char *)buf;
7435 u32 val;
7436
7437 val = simple_strtoul(p, &p, 10);
7438 if (p == buf)
7439 printk(KERN_INFO DRV_NAME
7440 ": %s is not in decimal form.\n", buf);
7441 else
bb8c093b 7442 iwl3945_hw_reg_set_txpower(priv, val);
b481de9c
ZY
7443
7444 return count;
7445}
7446
7447static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
7448
7449static ssize_t show_flags(struct device *d,
7450 struct device_attribute *attr, char *buf)
7451{
bb8c093b 7452 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7453
7454 return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
7455}
7456
7457static ssize_t store_flags(struct device *d,
7458 struct device_attribute *attr,
7459 const char *buf, size_t count)
7460{
bb8c093b 7461 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7462 u32 flags = simple_strtoul(buf, NULL, 0);
7463
7464 mutex_lock(&priv->mutex);
7465 if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
7466 /* Cancel any currently running scans... */
bb8c093b 7467 if (iwl3945_scan_cancel_timeout(priv, 100))
b481de9c
ZY
7468 IWL_WARNING("Could not cancel scan.\n");
7469 else {
7470 IWL_DEBUG_INFO("Committing rxon.flags = 0x%04X\n",
7471 flags);
7472 priv->staging_rxon.flags = cpu_to_le32(flags);
bb8c093b 7473 iwl3945_commit_rxon(priv);
b481de9c
ZY
7474 }
7475 }
7476 mutex_unlock(&priv->mutex);
7477
7478 return count;
7479}
7480
7481static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
7482
7483static ssize_t show_filter_flags(struct device *d,
7484 struct device_attribute *attr, char *buf)
7485{
bb8c093b 7486 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7487
7488 return sprintf(buf, "0x%04X\n",
7489 le32_to_cpu(priv->active_rxon.filter_flags));
7490}
7491
7492static ssize_t store_filter_flags(struct device *d,
7493 struct device_attribute *attr,
7494 const char *buf, size_t count)
7495{
bb8c093b 7496 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
b481de9c
ZY
7497 u32 filter_flags = simple_strtoul(buf, NULL, 0);
7498
7499 mutex_lock(&priv->mutex);
7500 if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
7501 /* Cancel any currently running scans... */
bb8c093b 7502 if (iwl3945_scan_cancel_timeout(priv, 100))
b481de9c
ZY
7503 IWL_WARNING("Could not cancel scan.\n");
7504 else {
7505 IWL_DEBUG_INFO("Committing rxon.filter_flags = "
7506 "0x%04X\n", filter_flags);
7507 priv->staging_rxon.filter_flags =
7508 cpu_to_le32(filter_flags);
bb8c093b 7509 iwl3945_commit_rxon(priv);
b481de9c
ZY
7510 }
7511 }
7512 mutex_unlock(&priv->mutex);
7513
7514 return count;
7515}
7516
7517static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
7518 store_filter_flags);
7519
c8b0e6e1 7520#ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
b481de9c
ZY
7521
7522static ssize_t show_measurement(struct device *d,
7523 struct device_attribute *attr, char *buf)
7524{
bb8c093b
CH
7525 struct iwl3945_priv *priv = dev_get_drvdata(d);
7526 struct iwl3945_spectrum_notification measure_report;
b481de9c
ZY
7527 u32 size = sizeof(measure_report), len = 0, ofs = 0;
7528 u8 *data = (u8 *) & measure_report;
7529 unsigned long flags;
7530
7531 spin_lock_irqsave(&priv->lock, flags);
7532 if (!(priv->measurement_status & MEASUREMENT_READY)) {
7533 spin_unlock_irqrestore(&priv->lock, flags);
7534 return 0;
7535 }
7536 memcpy(&measure_report, &priv->measure_report, size);
7537 priv->measurement_status = 0;
7538 spin_unlock_irqrestore(&priv->lock, flags);
7539
7540 while (size && (PAGE_SIZE - len)) {
7541 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
7542 PAGE_SIZE - len, 1);
7543 len = strlen(buf);
7544 if (PAGE_SIZE - len)
7545 buf[len++] = '\n';
7546
7547 ofs += 16;
7548 size -= min(size, 16U);
7549 }
7550
7551 return len;
7552}
7553
7554static ssize_t store_measurement(struct device *d,
7555 struct device_attribute *attr,
7556 const char *buf, size_t count)
7557{
bb8c093b 7558 struct iwl3945_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
7559 struct ieee80211_measurement_params params = {
7560 .channel = le16_to_cpu(priv->active_rxon.channel),
7561 .start_time = cpu_to_le64(priv->last_tsf),
7562 .duration = cpu_to_le16(1),
7563 };
7564 u8 type = IWL_MEASURE_BASIC;
7565 u8 buffer[32];
7566 u8 channel;
7567
7568 if (count) {
7569 char *p = buffer;
7570 strncpy(buffer, buf, min(sizeof(buffer), count));
7571 channel = simple_strtoul(p, NULL, 0);
7572 if (channel)
7573 params.channel = channel;
7574
7575 p = buffer;
7576 while (*p && *p != ' ')
7577 p++;
7578 if (*p)
7579 type = simple_strtoul(p + 1, NULL, 0);
7580 }
7581
7582 IWL_DEBUG_INFO("Invoking measurement of type %d on "
7583 "channel %d (for '%s')\n", type, params.channel, buf);
bb8c093b 7584 iwl3945_get_measurement(priv, &params, type);
b481de9c
ZY
7585
7586 return count;
7587}
7588
7589static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
7590 show_measurement, store_measurement);
c8b0e6e1 7591#endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
b481de9c 7592
b481de9c
ZY
7593static ssize_t store_retry_rate(struct device *d,
7594 struct device_attribute *attr,
7595 const char *buf, size_t count)
7596{
bb8c093b 7597 struct iwl3945_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
7598
7599 priv->retry_rate = simple_strtoul(buf, NULL, 0);
7600 if (priv->retry_rate <= 0)
7601 priv->retry_rate = 1;
7602
7603 return count;
7604}
7605
7606static ssize_t show_retry_rate(struct device *d,
7607 struct device_attribute *attr, char *buf)
7608{
bb8c093b 7609 struct iwl3945_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
7610 return sprintf(buf, "%d", priv->retry_rate);
7611}
7612
7613static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
7614 store_retry_rate);
7615
7616static ssize_t store_power_level(struct device *d,
7617 struct device_attribute *attr,
7618 const char *buf, size_t count)
7619{
bb8c093b 7620 struct iwl3945_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
7621 int rc;
7622 int mode;
7623
7624 mode = simple_strtoul(buf, NULL, 0);
7625 mutex_lock(&priv->mutex);
7626
bb8c093b 7627 if (!iwl3945_is_ready(priv)) {
b481de9c
ZY
7628 rc = -EAGAIN;
7629 goto out;
7630 }
7631
7632 if ((mode < 1) || (mode > IWL_POWER_LIMIT) || (mode == IWL_POWER_AC))
7633 mode = IWL_POWER_AC;
7634 else
7635 mode |= IWL_POWER_ENABLED;
7636
7637 if (mode != priv->power_mode) {
bb8c093b 7638 rc = iwl3945_send_power_mode(priv, IWL_POWER_LEVEL(mode));
b481de9c
ZY
7639 if (rc) {
7640 IWL_DEBUG_MAC80211("failed setting power mode.\n");
7641 goto out;
7642 }
7643 priv->power_mode = mode;
7644 }
7645
7646 rc = count;
7647
7648 out:
7649 mutex_unlock(&priv->mutex);
7650 return rc;
7651}
7652
7653#define MAX_WX_STRING 80
7654
7655/* Values are in microsecond */
7656static const s32 timeout_duration[] = {
7657 350000,
7658 250000,
7659 75000,
7660 37000,
7661 25000,
7662};
7663static const s32 period_duration[] = {
7664 400000,
7665 700000,
7666 1000000,
7667 1000000,
7668 1000000
7669};
7670
7671static ssize_t show_power_level(struct device *d,
7672 struct device_attribute *attr, char *buf)
7673{
bb8c093b 7674 struct iwl3945_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
7675 int level = IWL_POWER_LEVEL(priv->power_mode);
7676 char *p = buf;
7677
7678 p += sprintf(p, "%d ", level);
7679 switch (level) {
7680 case IWL_POWER_MODE_CAM:
7681 case IWL_POWER_AC:
7682 p += sprintf(p, "(AC)");
7683 break;
7684 case IWL_POWER_BATTERY:
7685 p += sprintf(p, "(BATTERY)");
7686 break;
7687 default:
7688 p += sprintf(p,
7689 "(Timeout %dms, Period %dms)",
7690 timeout_duration[level - 1] / 1000,
7691 period_duration[level - 1] / 1000);
7692 }
7693
7694 if (!(priv->power_mode & IWL_POWER_ENABLED))
7695 p += sprintf(p, " OFF\n");
7696 else
7697 p += sprintf(p, " \n");
7698
7699 return (p - buf + 1);
7700
7701}
7702
7703static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
7704 store_power_level);
7705
7706static ssize_t show_channels(struct device *d,
7707 struct device_attribute *attr, char *buf)
7708{
8318d78a
JB
7709 /* all this shit doesn't belong into sysfs anyway */
7710 return 0;
b481de9c
ZY
7711}
7712
7713static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
7714
7715static ssize_t show_statistics(struct device *d,
7716 struct device_attribute *attr, char *buf)
7717{
bb8c093b
CH
7718 struct iwl3945_priv *priv = dev_get_drvdata(d);
7719 u32 size = sizeof(struct iwl3945_notif_statistics);
b481de9c
ZY
7720 u32 len = 0, ofs = 0;
7721 u8 *data = (u8 *) & priv->statistics;
7722 int rc = 0;
7723
bb8c093b 7724 if (!iwl3945_is_alive(priv))
b481de9c
ZY
7725 return -EAGAIN;
7726
7727 mutex_lock(&priv->mutex);
bb8c093b 7728 rc = iwl3945_send_statistics_request(priv);
b481de9c
ZY
7729 mutex_unlock(&priv->mutex);
7730
7731 if (rc) {
7732 len = sprintf(buf,
7733 "Error sending statistics request: 0x%08X\n", rc);
7734 return len;
7735 }
7736
7737 while (size && (PAGE_SIZE - len)) {
7738 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
7739 PAGE_SIZE - len, 1);
7740 len = strlen(buf);
7741 if (PAGE_SIZE - len)
7742 buf[len++] = '\n';
7743
7744 ofs += 16;
7745 size -= min(size, 16U);
7746 }
7747
7748 return len;
7749}
7750
7751static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
7752
7753static ssize_t show_antenna(struct device *d,
7754 struct device_attribute *attr, char *buf)
7755{
bb8c093b 7756 struct iwl3945_priv *priv = dev_get_drvdata(d);
b481de9c 7757
bb8c093b 7758 if (!iwl3945_is_alive(priv))
b481de9c
ZY
7759 return -EAGAIN;
7760
7761 return sprintf(buf, "%d\n", priv->antenna);
7762}
7763
7764static ssize_t store_antenna(struct device *d,
7765 struct device_attribute *attr,
7766 const char *buf, size_t count)
7767{
7768 int ant;
bb8c093b 7769 struct iwl3945_priv *priv = dev_get_drvdata(d);
b481de9c
ZY
7770
7771 if (count == 0)
7772 return 0;
7773
7774 if (sscanf(buf, "%1i", &ant) != 1) {
7775 IWL_DEBUG_INFO("not in hex or decimal form.\n");
7776 return count;
7777 }
7778
7779 if ((ant >= 0) && (ant <= 2)) {
7780 IWL_DEBUG_INFO("Setting antenna select to %d.\n", ant);
bb8c093b 7781 priv->antenna = (enum iwl3945_antenna)ant;
b481de9c
ZY
7782 } else
7783 IWL_DEBUG_INFO("Bad antenna select value %d.\n", ant);
7784
7785
7786 return count;
7787}
7788
7789static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
7790
7791static ssize_t show_status(struct device *d,
7792 struct device_attribute *attr, char *buf)
7793{
bb8c093b
CH
7794 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7795 if (!iwl3945_is_alive(priv))
b481de9c
ZY
7796 return -EAGAIN;
7797 return sprintf(buf, "0x%08x\n", (int)priv->status);
7798}
7799
7800static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
7801
7802static ssize_t dump_error_log(struct device *d,
7803 struct device_attribute *attr,
7804 const char *buf, size_t count)
7805{
7806 char *p = (char *)buf;
7807
7808 if (p[0] == '1')
bb8c093b 7809 iwl3945_dump_nic_error_log((struct iwl3945_priv *)d->driver_data);
b481de9c
ZY
7810
7811 return strnlen(buf, count);
7812}
7813
7814static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
7815
7816static ssize_t dump_event_log(struct device *d,
7817 struct device_attribute *attr,
7818 const char *buf, size_t count)
7819{
7820 char *p = (char *)buf;
7821
7822 if (p[0] == '1')
bb8c093b 7823 iwl3945_dump_nic_event_log((struct iwl3945_priv *)d->driver_data);
b481de9c
ZY
7824
7825 return strnlen(buf, count);
7826}
7827
7828static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
7829
7830/*****************************************************************************
7831 *
7832 * driver setup and teardown
7833 *
7834 *****************************************************************************/
7835
bb8c093b 7836static void iwl3945_setup_deferred_work(struct iwl3945_priv *priv)
b481de9c
ZY
7837{
7838 priv->workqueue = create_workqueue(DRV_NAME);
7839
7840 init_waitqueue_head(&priv->wait_command_queue);
7841
bb8c093b
CH
7842 INIT_WORK(&priv->up, iwl3945_bg_up);
7843 INIT_WORK(&priv->restart, iwl3945_bg_restart);
7844 INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
7845 INIT_WORK(&priv->scan_completed, iwl3945_bg_scan_completed);
7846 INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
7847 INIT_WORK(&priv->abort_scan, iwl3945_bg_abort_scan);
7848 INIT_WORK(&priv->rf_kill, iwl3945_bg_rf_kill);
7849 INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
7850 INIT_DELAYED_WORK(&priv->post_associate, iwl3945_bg_post_associate);
7851 INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
7852 INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
7853 INIT_DELAYED_WORK(&priv->scan_check, iwl3945_bg_scan_check);
7854
7855 iwl3945_hw_setup_deferred_work(priv);
b481de9c
ZY
7856
7857 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
bb8c093b 7858 iwl3945_irq_tasklet, (unsigned long)priv);
b481de9c
ZY
7859}
7860
bb8c093b 7861static void iwl3945_cancel_deferred_work(struct iwl3945_priv *priv)
b481de9c 7862{
bb8c093b 7863 iwl3945_hw_cancel_deferred_work(priv);
b481de9c 7864
e47eb6ad 7865 cancel_delayed_work_sync(&priv->init_alive_start);
b481de9c
ZY
7866 cancel_delayed_work(&priv->scan_check);
7867 cancel_delayed_work(&priv->alive_start);
7868 cancel_delayed_work(&priv->post_associate);
7869 cancel_work_sync(&priv->beacon_update);
7870}
7871
bb8c093b 7872static struct attribute *iwl3945_sysfs_entries[] = {
b481de9c
ZY
7873 &dev_attr_antenna.attr,
7874 &dev_attr_channels.attr,
7875 &dev_attr_dump_errors.attr,
7876 &dev_attr_dump_events.attr,
7877 &dev_attr_flags.attr,
7878 &dev_attr_filter_flags.attr,
c8b0e6e1 7879#ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
b481de9c
ZY
7880 &dev_attr_measurement.attr,
7881#endif
7882 &dev_attr_power_level.attr,
b481de9c
ZY
7883 &dev_attr_retry_rate.attr,
7884 &dev_attr_rf_kill.attr,
7885 &dev_attr_rs_window.attr,
7886 &dev_attr_statistics.attr,
7887 &dev_attr_status.attr,
7888 &dev_attr_temperature.attr,
b481de9c
ZY
7889 &dev_attr_tx_power.attr,
7890
7891 NULL
7892};
7893
bb8c093b 7894static struct attribute_group iwl3945_attribute_group = {
b481de9c 7895 .name = NULL, /* put in device directory */
bb8c093b 7896 .attrs = iwl3945_sysfs_entries,
b481de9c
ZY
7897};
7898
bb8c093b
CH
7899static struct ieee80211_ops iwl3945_hw_ops = {
7900 .tx = iwl3945_mac_tx,
7901 .start = iwl3945_mac_start,
7902 .stop = iwl3945_mac_stop,
7903 .add_interface = iwl3945_mac_add_interface,
7904 .remove_interface = iwl3945_mac_remove_interface,
7905 .config = iwl3945_mac_config,
7906 .config_interface = iwl3945_mac_config_interface,
7907 .configure_filter = iwl3945_configure_filter,
7908 .set_key = iwl3945_mac_set_key,
7909 .get_stats = iwl3945_mac_get_stats,
7910 .get_tx_stats = iwl3945_mac_get_tx_stats,
7911 .conf_tx = iwl3945_mac_conf_tx,
7912 .get_tsf = iwl3945_mac_get_tsf,
7913 .reset_tsf = iwl3945_mac_reset_tsf,
7914 .beacon_update = iwl3945_mac_beacon_update,
7915 .hw_scan = iwl3945_mac_hw_scan
b481de9c
ZY
7916};
7917
bb8c093b 7918static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
b481de9c
ZY
7919{
7920 int err = 0;
bb8c093b 7921 struct iwl3945_priv *priv;
b481de9c 7922 struct ieee80211_hw *hw;
82b9a121 7923 struct iwl_3945_cfg *cfg = (struct iwl_3945_cfg *)(ent->driver_data);
b481de9c 7924 int i;
5a66926a 7925 DECLARE_MAC_BUF(mac);
b481de9c 7926
6440adb5
CB
7927 /* Disabling hardware scan means that mac80211 will perform scans
7928 * "the hard way", rather than using device's scan. */
bb8c093b 7929 if (iwl3945_param_disable_hw_scan) {
b481de9c 7930 IWL_DEBUG_INFO("Disabling hw_scan\n");
bb8c093b 7931 iwl3945_hw_ops.hw_scan = NULL;
b481de9c
ZY
7932 }
7933
bb8c093b
CH
7934 if ((iwl3945_param_queues_num > IWL_MAX_NUM_QUEUES) ||
7935 (iwl3945_param_queues_num < IWL_MIN_NUM_QUEUES)) {
b481de9c
ZY
7936 IWL_ERROR("invalid queues_num, should be between %d and %d\n",
7937 IWL_MIN_NUM_QUEUES, IWL_MAX_NUM_QUEUES);
7938 err = -EINVAL;
7939 goto out;
7940 }
7941
7942 /* mac80211 allocates memory for this device instance, including
7943 * space for this driver's private structure */
bb8c093b 7944 hw = ieee80211_alloc_hw(sizeof(struct iwl3945_priv), &iwl3945_hw_ops);
b481de9c
ZY
7945 if (hw == NULL) {
7946 IWL_ERROR("Can not allocate network device\n");
7947 err = -ENOMEM;
7948 goto out;
7949 }
7950 SET_IEEE80211_DEV(hw, &pdev->dev);
7951
f51359a8
JB
7952 hw->rate_control_algorithm = "iwl-3945-rs";
7953
b481de9c
ZY
7954 IWL_DEBUG_INFO("*** LOAD DRIVER ***\n");
7955 priv = hw->priv;
7956 priv->hw = hw;
7957
7958 priv->pci_dev = pdev;
82b9a121 7959 priv->cfg = cfg;
6440adb5
CB
7960
7961 /* Select antenna (may be helpful if only one antenna is connected) */
bb8c093b 7962 priv->antenna = (enum iwl3945_antenna)iwl3945_param_antenna;
c8b0e6e1 7963#ifdef CONFIG_IWL3945_DEBUG
bb8c093b 7964 iwl3945_debug_level = iwl3945_param_debug;
b481de9c
ZY
7965 atomic_set(&priv->restrict_refcnt, 0);
7966#endif
7967 priv->retry_rate = 1;
7968
7969 priv->ibss_beacon = NULL;
7970
7971 /* Tell mac80211 and its clients (e.g. Wireless Extensions)
7972 * the range of signal quality values that we'll provide.
7973 * Negative values for level/noise indicate that we'll provide dBm.
7974 * For WE, at least, non-0 values here *enable* display of values
7975 * in app (iwconfig). */
7976 hw->max_rssi = -20; /* signal level, negative indicates dBm */
7977 hw->max_noise = -20; /* noise level, negative indicates dBm */
7978 hw->max_signal = 100; /* link quality indication (%) */
7979
7980 /* Tell mac80211 our Tx characteristics */
7981 hw->flags = IEEE80211_HW_HOST_GEN_BEACON_TEMPLATE;
7982
6440adb5 7983 /* 4 EDCA QOS priorities */
b481de9c
ZY
7984 hw->queues = 4;
7985
7986 spin_lock_init(&priv->lock);
7987 spin_lock_init(&priv->power_data.lock);
7988 spin_lock_init(&priv->sta_lock);
7989 spin_lock_init(&priv->hcmd_lock);
7990
7991 for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++)
7992 INIT_LIST_HEAD(&priv->ibss_mac_hash[i]);
7993
7994 INIT_LIST_HEAD(&priv->free_frames);
7995
7996 mutex_init(&priv->mutex);
7997 if (pci_enable_device(pdev)) {
7998 err = -ENODEV;
7999 goto out_ieee80211_free_hw;
8000 }
8001
8002 pci_set_master(pdev);
8003
6440adb5 8004 /* Clear the driver's (not device's) station table */
bb8c093b 8005 iwl3945_clear_stations_table(priv);
b481de9c
ZY
8006
8007 priv->data_retry_limit = -1;
8008 priv->ieee_channels = NULL;
8009 priv->ieee_rates = NULL;
8318d78a 8010 priv->band = IEEE80211_BAND_2GHZ;
b481de9c
ZY
8011
8012 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
8013 if (!err)
8014 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
8015 if (err) {
8016 printk(KERN_WARNING DRV_NAME ": No suitable DMA available.\n");
8017 goto out_pci_disable_device;
8018 }
8019
8020 pci_set_drvdata(pdev, priv);
8021 err = pci_request_regions(pdev, DRV_NAME);
8022 if (err)
8023 goto out_pci_disable_device;
6440adb5 8024
b481de9c
ZY
8025 /* We disable the RETRY_TIMEOUT register (0x41) to keep
8026 * PCI Tx retries from interfering with C3 CPU state */
8027 pci_write_config_byte(pdev, 0x41, 0x00);
6440adb5 8028
b481de9c
ZY
8029 priv->hw_base = pci_iomap(pdev, 0, 0);
8030 if (!priv->hw_base) {
8031 err = -ENODEV;
8032 goto out_pci_release_regions;
8033 }
8034
8035 IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n",
8036 (unsigned long long) pci_resource_len(pdev, 0));
8037 IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base);
8038
8039 /* Initialize module parameter values here */
8040
6440adb5 8041 /* Disable radio (SW RF KILL) via parameter when loading driver */
bb8c093b 8042 if (iwl3945_param_disable) {
b481de9c
ZY
8043 set_bit(STATUS_RF_KILL_SW, &priv->status);
8044 IWL_DEBUG_INFO("Radio disabled.\n");
8045 }
8046
8047 priv->iw_mode = IEEE80211_IF_TYPE_STA;
8048
b481de9c 8049 printk(KERN_INFO DRV_NAME
82b9a121 8050 ": Detected Intel Wireless WiFi Link %s\n", priv->cfg->name);
b481de9c
ZY
8051
8052 /* Device-specific setup */
bb8c093b 8053 if (iwl3945_hw_set_hw_setting(priv)) {
b481de9c 8054 IWL_ERROR("failed to set hw settings\n");
b481de9c
ZY
8055 goto out_iounmap;
8056 }
8057
bb8c093b 8058 if (iwl3945_param_qos_enable)
b481de9c
ZY
8059 priv->qos_data.qos_enable = 1;
8060
bb8c093b 8061 iwl3945_reset_qos(priv);
b481de9c
ZY
8062
8063 priv->qos_data.qos_active = 0;
8064 priv->qos_data.qos_cap.val = 0;
b481de9c 8065
8318d78a 8066 iwl3945_set_rxon_channel(priv, IEEE80211_BAND_2GHZ, 6);
bb8c093b
CH
8067 iwl3945_setup_deferred_work(priv);
8068 iwl3945_setup_rx_handlers(priv);
b481de9c
ZY
8069
8070 priv->rates_mask = IWL_RATES_MASK;
8071 /* If power management is turned on, default to AC mode */
8072 priv->power_mode = IWL_POWER_AC;
8073 priv->user_txpower_limit = IWL_DEFAULT_TX_POWER;
8074
bb8c093b 8075 iwl3945_disable_interrupts(priv);
49df2b33 8076
bb8c093b 8077 err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
b481de9c
ZY
8078 if (err) {
8079 IWL_ERROR("failed to create sysfs device attributes\n");
b481de9c
ZY
8080 goto out_release_irq;
8081 }
8082
5a66926a
ZY
8083 /* nic init */
8084 iwl3945_set_bit(priv, CSR_GIO_CHICKEN_BITS,
8085 CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
8086
8087 iwl3945_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
8088 err = iwl3945_poll_bit(priv, CSR_GP_CNTRL,
8089 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
8090 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
8091 if (err < 0) {
8092 IWL_DEBUG_INFO("Failed to init the card\n");
8093 goto out_remove_sysfs;
8094 }
8095 /* Read the EEPROM */
8096 err = iwl3945_eeprom_init(priv);
b481de9c 8097 if (err) {
5a66926a
ZY
8098 IWL_ERROR("Unable to init EEPROM\n");
8099 goto out_remove_sysfs;
b481de9c 8100 }
5a66926a
ZY
8101 /* MAC Address location in EEPROM same for 3945/4965 */
8102 get_eeprom_mac(priv, priv->mac_addr);
8103 IWL_DEBUG_INFO("MAC address: %s\n", print_mac(mac, priv->mac_addr));
8104 SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
b481de9c 8105
849e0dce
RC
8106 err = iwl3945_init_channel_map(priv);
8107 if (err) {
8108 IWL_ERROR("initializing regulatory failed: %d\n", err);
8109 goto out_remove_sysfs;
8110 }
8111
8112 err = iwl3945_init_geos(priv);
8113 if (err) {
8114 IWL_ERROR("initializing geos failed: %d\n", err);
8115 goto out_free_channel_map;
8116 }
849e0dce 8117
5a66926a
ZY
8118 iwl3945_rate_control_register(priv->hw);
8119 err = ieee80211_register_hw(priv->hw);
8120 if (err) {
8121 IWL_ERROR("Failed to register network device (error %d)\n", err);
849e0dce 8122 goto out_free_geos;
5a66926a 8123 }
b481de9c 8124
5a66926a
ZY
8125 priv->hw->conf.beacon_int = 100;
8126 priv->mac80211_registered = 1;
8127 pci_save_state(pdev);
8128 pci_disable_device(pdev);
b481de9c
ZY
8129
8130 return 0;
8131
849e0dce
RC
8132 out_free_geos:
8133 iwl3945_free_geos(priv);
8134 out_free_channel_map:
8135 iwl3945_free_channel_map(priv);
5a66926a 8136 out_remove_sysfs:
bb8c093b 8137 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
b481de9c
ZY
8138
8139 out_release_irq:
b481de9c
ZY
8140 destroy_workqueue(priv->workqueue);
8141 priv->workqueue = NULL;
bb8c093b 8142 iwl3945_unset_hw_setting(priv);
b481de9c
ZY
8143
8144 out_iounmap:
8145 pci_iounmap(pdev, priv->hw_base);
8146 out_pci_release_regions:
8147 pci_release_regions(pdev);
8148 out_pci_disable_device:
8149 pci_disable_device(pdev);
8150 pci_set_drvdata(pdev, NULL);
8151 out_ieee80211_free_hw:
8152 ieee80211_free_hw(priv->hw);
8153 out:
8154 return err;
8155}
8156
bb8c093b 8157static void iwl3945_pci_remove(struct pci_dev *pdev)
b481de9c 8158{
bb8c093b 8159 struct iwl3945_priv *priv = pci_get_drvdata(pdev);
b481de9c
ZY
8160 struct list_head *p, *q;
8161 int i;
8162
8163 if (!priv)
8164 return;
8165
8166 IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n");
8167
b481de9c 8168 set_bit(STATUS_EXIT_PENDING, &priv->status);
b24d22b1 8169
bb8c093b 8170 iwl3945_down(priv);
b481de9c
ZY
8171
8172 /* Free MAC hash list for ADHOC */
8173 for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++) {
8174 list_for_each_safe(p, q, &priv->ibss_mac_hash[i]) {
8175 list_del(p);
bb8c093b 8176 kfree(list_entry(p, struct iwl3945_ibss_seq, list));
b481de9c
ZY
8177 }
8178 }
8179
bb8c093b 8180 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
b481de9c 8181
bb8c093b 8182 iwl3945_dealloc_ucode_pci(priv);
b481de9c
ZY
8183
8184 if (priv->rxq.bd)
bb8c093b
CH
8185 iwl3945_rx_queue_free(priv, &priv->rxq);
8186 iwl3945_hw_txq_ctx_free(priv);
b481de9c 8187
bb8c093b
CH
8188 iwl3945_unset_hw_setting(priv);
8189 iwl3945_clear_stations_table(priv);
b481de9c
ZY
8190
8191 if (priv->mac80211_registered) {
8192 ieee80211_unregister_hw(priv->hw);
bb8c093b 8193 iwl3945_rate_control_unregister(priv->hw);
b481de9c
ZY
8194 }
8195
6ef89d0a
MA
8196 /*netif_stop_queue(dev); */
8197 flush_workqueue(priv->workqueue);
8198
bb8c093b 8199 /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
b481de9c
ZY
8200 * priv->workqueue... so we can't take down the workqueue
8201 * until now... */
8202 destroy_workqueue(priv->workqueue);
8203 priv->workqueue = NULL;
8204
b481de9c
ZY
8205 pci_iounmap(pdev, priv->hw_base);
8206 pci_release_regions(pdev);
8207 pci_disable_device(pdev);
8208 pci_set_drvdata(pdev, NULL);
8209
849e0dce
RC
8210 iwl3945_free_channel_map(priv);
8211 iwl3945_free_geos(priv);
b481de9c
ZY
8212
8213 if (priv->ibss_beacon)
8214 dev_kfree_skb(priv->ibss_beacon);
8215
8216 ieee80211_free_hw(priv->hw);
8217}
8218
8219#ifdef CONFIG_PM
8220
bb8c093b 8221static int iwl3945_pci_suspend(struct pci_dev *pdev, pm_message_t state)
b481de9c 8222{
bb8c093b 8223 struct iwl3945_priv *priv = pci_get_drvdata(pdev);
b481de9c 8224
e655b9f0
ZY
8225 if (priv->is_open) {
8226 set_bit(STATUS_IN_SUSPEND, &priv->status);
8227 iwl3945_mac_stop(priv->hw);
8228 priv->is_open = 1;
8229 }
b481de9c 8230
b481de9c
ZY
8231 pci_set_power_state(pdev, PCI_D3hot);
8232
b481de9c
ZY
8233 return 0;
8234}
8235
bb8c093b 8236static int iwl3945_pci_resume(struct pci_dev *pdev)
b481de9c 8237{
bb8c093b 8238 struct iwl3945_priv *priv = pci_get_drvdata(pdev);
b481de9c 8239
b481de9c 8240 pci_set_power_state(pdev, PCI_D0);
b481de9c 8241
e655b9f0
ZY
8242 if (priv->is_open)
8243 iwl3945_mac_start(priv->hw);
b481de9c 8244
e655b9f0 8245 clear_bit(STATUS_IN_SUSPEND, &priv->status);
b481de9c
ZY
8246 return 0;
8247}
8248
8249#endif /* CONFIG_PM */
8250
8251/*****************************************************************************
8252 *
8253 * driver and module entry point
8254 *
8255 *****************************************************************************/
8256
bb8c093b 8257static struct pci_driver iwl3945_driver = {
b481de9c 8258 .name = DRV_NAME,
bb8c093b
CH
8259 .id_table = iwl3945_hw_card_ids,
8260 .probe = iwl3945_pci_probe,
8261 .remove = __devexit_p(iwl3945_pci_remove),
b481de9c 8262#ifdef CONFIG_PM
bb8c093b
CH
8263 .suspend = iwl3945_pci_suspend,
8264 .resume = iwl3945_pci_resume,
b481de9c
ZY
8265#endif
8266};
8267
bb8c093b 8268static int __init iwl3945_init(void)
b481de9c
ZY
8269{
8270
8271 int ret;
8272 printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
8273 printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
bb8c093b 8274 ret = pci_register_driver(&iwl3945_driver);
b481de9c
ZY
8275 if (ret) {
8276 IWL_ERROR("Unable to initialize PCI module\n");
8277 return ret;
8278 }
c8b0e6e1 8279#ifdef CONFIG_IWL3945_DEBUG
bb8c093b 8280 ret = driver_create_file(&iwl3945_driver.driver, &driver_attr_debug_level);
b481de9c
ZY
8281 if (ret) {
8282 IWL_ERROR("Unable to create driver sysfs file\n");
bb8c093b 8283 pci_unregister_driver(&iwl3945_driver);
b481de9c
ZY
8284 return ret;
8285 }
8286#endif
8287
8288 return ret;
8289}
8290
bb8c093b 8291static void __exit iwl3945_exit(void)
b481de9c 8292{
c8b0e6e1 8293#ifdef CONFIG_IWL3945_DEBUG
bb8c093b 8294 driver_remove_file(&iwl3945_driver.driver, &driver_attr_debug_level);
b481de9c 8295#endif
bb8c093b 8296 pci_unregister_driver(&iwl3945_driver);
b481de9c
ZY
8297}
8298
bb8c093b 8299module_param_named(antenna, iwl3945_param_antenna, int, 0444);
b481de9c 8300MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
bb8c093b 8301module_param_named(disable, iwl3945_param_disable, int, 0444);
b481de9c 8302MODULE_PARM_DESC(disable, "manually disable the radio (default 0 [radio on])");
bb8c093b 8303module_param_named(hwcrypto, iwl3945_param_hwcrypto, int, 0444);
b481de9c
ZY
8304MODULE_PARM_DESC(hwcrypto,
8305 "using hardware crypto engine (default 0 [software])\n");
bb8c093b 8306module_param_named(debug, iwl3945_param_debug, int, 0444);
b481de9c 8307MODULE_PARM_DESC(debug, "debug output mask");
bb8c093b 8308module_param_named(disable_hw_scan, iwl3945_param_disable_hw_scan, int, 0444);
b481de9c
ZY
8309MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
8310
bb8c093b 8311module_param_named(queues_num, iwl3945_param_queues_num, int, 0444);
b481de9c
ZY
8312MODULE_PARM_DESC(queues_num, "number of hw queues.");
8313
8314/* QoS */
bb8c093b 8315module_param_named(qos_enable, iwl3945_param_qos_enable, int, 0444);
b481de9c
ZY
8316MODULE_PARM_DESC(qos_enable, "enable all QoS functionality");
8317
bb8c093b
CH
8318module_exit(iwl3945_exit);
8319module_init(iwl3945_init);
This page took 0.830673 seconds and 5 git commands to generate.