Commit | Line | Data |
---|---|---|
931d4160 EG |
1 | /****************************************************************************** |
2 | * | |
3 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
4 | * redistributing this file, you may do so under either license. | |
5 | * | |
6 | * GPL LICENSE SUMMARY | |
7 | * | |
51368bf7 | 8 | * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved. |
931d4160 EG |
9 | * |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of version 2 of the GNU General Public License as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, but | |
15 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
17 | * General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, | |
22 | * USA | |
23 | * | |
24 | * The full GNU General Public License is included in this distribution | |
25 | * in the file called COPYING. | |
26 | * | |
27 | * Contact Information: | |
28 | * Intel Linux Wireless <ilw@linux.intel.com> | |
29 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
30 | * | |
31 | * BSD LICENSE | |
32 | * | |
51368bf7 | 33 | * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved. |
931d4160 EG |
34 | * All rights reserved. |
35 | * | |
36 | * Redistribution and use in source and binary forms, with or without | |
37 | * modification, are permitted provided that the following conditions | |
38 | * are met: | |
39 | * | |
40 | * * Redistributions of source code must retain the above copyright | |
41 | * notice, this list of conditions and the following disclaimer. | |
42 | * * Redistributions in binary form must reproduce the above copyright | |
43 | * notice, this list of conditions and the following disclaimer in | |
44 | * the documentation and/or other materials provided with the | |
45 | * distribution. | |
46 | * * Neither the name Intel Corporation nor the names of its | |
47 | * contributors may be used to endorse or promote products derived | |
48 | * from this software without specific prior written permission. | |
49 | * | |
50 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
51 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
52 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
53 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
54 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
55 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
56 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
57 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
58 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
59 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
60 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
61 | * | |
62 | *****************************************************************************/ | |
63 | ||
ee7bea58 EG |
64 | #include <linux/ieee80211.h> |
65 | #include <linux/etherdevice.h> | |
2b76ef13 EG |
66 | #include <net/mac80211.h> |
67 | ||
5b7ff615 | 68 | #include "fw-api-coex.h" |
931d4160 EG |
69 | #include "iwl-modparams.h" |
70 | #include "mvm.h" | |
f421f9c3 | 71 | #include "iwl-debug.h" |
931d4160 EG |
72 | |
73 | #define EVENT_PRIO_ANT(_evt, _prio, _shrd_ant) \ | |
74 | [(_evt)] = (((_prio) << BT_COEX_PRIO_TBL_PRIO_POS) | \ | |
75 | ((_shrd_ant) << BT_COEX_PRIO_TBL_SHRD_ANT_POS)) | |
76 | ||
77 | static const u8 iwl_bt_prio_tbl[BT_COEX_PRIO_TBL_EVT_MAX] = { | |
78 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_INIT_CALIB1, | |
79 | BT_COEX_PRIO_TBL_PRIO_BYPASS, 0), | |
80 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_INIT_CALIB2, | |
81 | BT_COEX_PRIO_TBL_PRIO_BYPASS, 1), | |
82 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_LOW1, | |
83 | BT_COEX_PRIO_TBL_PRIO_LOW, 0), | |
84 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_LOW2, | |
85 | BT_COEX_PRIO_TBL_PRIO_LOW, 1), | |
86 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_HIGH1, | |
87 | BT_COEX_PRIO_TBL_PRIO_HIGH, 0), | |
88 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_HIGH2, | |
89 | BT_COEX_PRIO_TBL_PRIO_HIGH, 1), | |
90 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_DTIM, | |
91 | BT_COEX_PRIO_TBL_DISABLED, 0), | |
92 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_SCAN52, | |
93 | BT_COEX_PRIO_TBL_PRIO_COEX_OFF, 0), | |
94 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_SCAN24, | |
95 | BT_COEX_PRIO_TBL_PRIO_COEX_ON, 0), | |
96 | EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_IDLE, | |
97 | BT_COEX_PRIO_TBL_PRIO_COEX_IDLE, 0), | |
98 | 0, 0, 0, 0, 0, 0, | |
99 | }; | |
100 | ||
101 | #undef EVENT_PRIO_ANT | |
102 | ||
dac94da8 | 103 | #define BT_ANTENNA_COUPLING_THRESHOLD (30) |
2b76ef13 | 104 | |
ae397472 | 105 | static int iwl_send_bt_prio_tbl(struct iwl_mvm *mvm) |
931d4160 | 106 | { |
a39979a8 EG |
107 | if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS)) |
108 | return 0; | |
109 | ||
a1022927 | 110 | return iwl_mvm_send_cmd_pdu(mvm, BT_COEX_PRIO_TABLE, 0, |
931d4160 EG |
111 | sizeof(struct iwl_bt_coex_prio_tbl_cmd), |
112 | &iwl_bt_prio_tbl); | |
113 | } | |
114 | ||
2de13cae | 115 | const u32 iwl_bt_ack_kill_msk[BT_KILL_MSK_MAX] = { |
5b7e662b EG |
116 | [BT_KILL_MSK_DEFAULT] = 0xffff0000, |
117 | [BT_KILL_MSK_SCO_HID_A2DP] = 0xffffffff, | |
118 | [BT_KILL_MSK_REDUCED_TXPOW] = 0, | |
931d4160 EG |
119 | }; |
120 | ||
2de13cae | 121 | const u32 iwl_bt_cts_kill_msk[BT_KILL_MSK_MAX] = { |
5b7e662b EG |
122 | [BT_KILL_MSK_DEFAULT] = 0xffff0000, |
123 | [BT_KILL_MSK_SCO_HID_A2DP] = 0xffffffff, | |
124 | [BT_KILL_MSK_REDUCED_TXPOW] = 0, | |
931d4160 EG |
125 | }; |
126 | ||
dac94da8 | 127 | static const __le32 iwl_bt_prio_boost[BT_COEX_BOOST_SIZE] = { |
2adc8949 EG |
128 | cpu_to_le32(0xf0f0f0f0), /* 50% */ |
129 | cpu_to_le32(0xc0c0c0c0), /* 25% */ | |
130 | cpu_to_le32(0xfcfcfcfc), /* 75% */ | |
131 | cpu_to_le32(0xfefefefe), /* 87.5% */ | |
931d4160 EG |
132 | }; |
133 | ||
d1d5e3cd EG |
134 | static const __le32 iwl_single_shared_ant[BT_COEX_MAX_LUT][BT_COEX_LUT_SIZE] = { |
135 | { | |
136 | cpu_to_le32(0x40000000), | |
137 | cpu_to_le32(0x00000000), | |
138 | cpu_to_le32(0x44000000), | |
139 | cpu_to_le32(0x00000000), | |
140 | cpu_to_le32(0x40000000), | |
141 | cpu_to_le32(0x00000000), | |
142 | cpu_to_le32(0x44000000), | |
143 | cpu_to_le32(0x00000000), | |
144 | cpu_to_le32(0xc0004000), | |
145 | cpu_to_le32(0xf0005000), | |
146 | cpu_to_le32(0xc0004000), | |
147 | cpu_to_le32(0xf0005000), | |
148 | }, | |
149 | { | |
150 | cpu_to_le32(0x40000000), | |
151 | cpu_to_le32(0x00000000), | |
152 | cpu_to_le32(0x44000000), | |
153 | cpu_to_le32(0x00000000), | |
154 | cpu_to_le32(0x40000000), | |
155 | cpu_to_le32(0x00000000), | |
156 | cpu_to_le32(0x44000000), | |
157 | cpu_to_le32(0x00000000), | |
158 | cpu_to_le32(0xc0004000), | |
159 | cpu_to_le32(0xf0005000), | |
160 | cpu_to_le32(0xc0004000), | |
161 | cpu_to_le32(0xf0005000), | |
162 | }, | |
163 | { | |
164 | cpu_to_le32(0x40000000), | |
165 | cpu_to_le32(0x00000000), | |
166 | cpu_to_le32(0x44000000), | |
167 | cpu_to_le32(0x00000000), | |
168 | cpu_to_le32(0x40000000), | |
169 | cpu_to_le32(0x00000000), | |
170 | cpu_to_le32(0x44000000), | |
171 | cpu_to_le32(0x00000000), | |
172 | cpu_to_le32(0xc0004000), | |
173 | cpu_to_le32(0xf0005000), | |
174 | cpu_to_le32(0xc0004000), | |
175 | cpu_to_le32(0xf0005000), | |
176 | }, | |
177 | }; | |
178 | ||
dac94da8 EG |
179 | static const __le32 iwl_combined_lookup[BT_COEX_MAX_LUT][BT_COEX_LUT_SIZE] = { |
180 | { | |
181 | /* Tight */ | |
182 | cpu_to_le32(0xaaaaaaaa), | |
183 | cpu_to_le32(0xaaaaaaaa), | |
184 | cpu_to_le32(0xaeaaaaaa), | |
185 | cpu_to_le32(0xaaaaaaaa), | |
186 | cpu_to_le32(0xcc00ff28), | |
187 | cpu_to_le32(0x0000aaaa), | |
188 | cpu_to_le32(0xcc00aaaa), | |
189 | cpu_to_le32(0x0000aaaa), | |
190 | cpu_to_le32(0xc0004000), | |
a6bc9280 | 191 | cpu_to_le32(0x00004000), |
dac94da8 EG |
192 | cpu_to_le32(0xf0005000), |
193 | cpu_to_le32(0xf0005000), | |
194 | }, | |
195 | { | |
196 | /* Loose */ | |
197 | cpu_to_le32(0xaaaaaaaa), | |
198 | cpu_to_le32(0xaaaaaaaa), | |
199 | cpu_to_le32(0xaaaaaaaa), | |
200 | cpu_to_le32(0xaaaaaaaa), | |
201 | cpu_to_le32(0xcc00ff28), | |
202 | cpu_to_le32(0x0000aaaa), | |
203 | cpu_to_le32(0xcc00aaaa), | |
204 | cpu_to_le32(0x0000aaaa), | |
205 | cpu_to_le32(0x00000000), | |
206 | cpu_to_le32(0x00000000), | |
207 | cpu_to_le32(0xf0005000), | |
208 | cpu_to_le32(0xf0005000), | |
209 | }, | |
210 | { | |
211 | /* Tx Tx disabled */ | |
212 | cpu_to_le32(0xaaaaaaaa), | |
213 | cpu_to_le32(0xaaaaaaaa), | |
a6bc9280 | 214 | cpu_to_le32(0xeeaaaaaa), |
dac94da8 EG |
215 | cpu_to_le32(0xaaaaaaaa), |
216 | cpu_to_le32(0xcc00ff28), | |
217 | cpu_to_le32(0x0000aaaa), | |
218 | cpu_to_le32(0xcc00aaaa), | |
219 | cpu_to_le32(0x0000aaaa), | |
a6bc9280 EG |
220 | cpu_to_le32(0xc0004000), |
221 | cpu_to_le32(0xc0004000), | |
222 | cpu_to_le32(0xf0005000), | |
223 | cpu_to_le32(0xf0005000), | |
dac94da8 | 224 | }, |
931d4160 EG |
225 | }; |
226 | ||
dac94da8 EG |
227 | /* 20MHz / 40MHz below / 40Mhz above*/ |
228 | static const __le64 iwl_ci_mask[][3] = { | |
229 | /* dummy entry for channel 0 */ | |
230 | {cpu_to_le64(0), cpu_to_le64(0), cpu_to_le64(0)}, | |
231 | { | |
232 | cpu_to_le64(0x0000001FFFULL), | |
233 | cpu_to_le64(0x0ULL), | |
234 | cpu_to_le64(0x00007FFFFFULL), | |
235 | }, | |
236 | { | |
237 | cpu_to_le64(0x000000FFFFULL), | |
238 | cpu_to_le64(0x0ULL), | |
239 | cpu_to_le64(0x0003FFFFFFULL), | |
240 | }, | |
241 | { | |
242 | cpu_to_le64(0x000003FFFCULL), | |
243 | cpu_to_le64(0x0ULL), | |
244 | cpu_to_le64(0x000FFFFFFCULL), | |
245 | }, | |
246 | { | |
247 | cpu_to_le64(0x00001FFFE0ULL), | |
248 | cpu_to_le64(0x0ULL), | |
249 | cpu_to_le64(0x007FFFFFE0ULL), | |
250 | }, | |
251 | { | |
252 | cpu_to_le64(0x00007FFF80ULL), | |
253 | cpu_to_le64(0x00007FFFFFULL), | |
254 | cpu_to_le64(0x01FFFFFF80ULL), | |
255 | }, | |
256 | { | |
257 | cpu_to_le64(0x0003FFFC00ULL), | |
258 | cpu_to_le64(0x0003FFFFFFULL), | |
259 | cpu_to_le64(0x0FFFFFFC00ULL), | |
260 | }, | |
261 | { | |
262 | cpu_to_le64(0x000FFFF000ULL), | |
263 | cpu_to_le64(0x000FFFFFFCULL), | |
264 | cpu_to_le64(0x3FFFFFF000ULL), | |
265 | }, | |
266 | { | |
267 | cpu_to_le64(0x007FFF8000ULL), | |
268 | cpu_to_le64(0x007FFFFFE0ULL), | |
269 | cpu_to_le64(0xFFFFFF8000ULL), | |
270 | }, | |
271 | { | |
272 | cpu_to_le64(0x01FFFE0000ULL), | |
273 | cpu_to_le64(0x01FFFFFF80ULL), | |
274 | cpu_to_le64(0xFFFFFE0000ULL), | |
275 | }, | |
276 | { | |
277 | cpu_to_le64(0x0FFFF00000ULL), | |
278 | cpu_to_le64(0x0FFFFFFC00ULL), | |
279 | cpu_to_le64(0x0ULL), | |
280 | }, | |
281 | { | |
282 | cpu_to_le64(0x3FFFC00000ULL), | |
283 | cpu_to_le64(0x3FFFFFF000ULL), | |
284 | cpu_to_le64(0x0) | |
285 | }, | |
286 | { | |
287 | cpu_to_le64(0xFFFE000000ULL), | |
288 | cpu_to_le64(0xFFFFFF8000ULL), | |
289 | cpu_to_le64(0x0) | |
290 | }, | |
291 | { | |
292 | cpu_to_le64(0xFFF8000000ULL), | |
293 | cpu_to_le64(0xFFFFFE0000ULL), | |
294 | cpu_to_le64(0x0) | |
295 | }, | |
296 | { | |
d2ccc902 | 297 | cpu_to_le64(0xFFC0000000ULL), |
dac94da8 | 298 | cpu_to_le64(0x0ULL), |
d2ccc902 | 299 | cpu_to_le64(0x0ULL) |
dac94da8 | 300 | }, |
931d4160 EG |
301 | }; |
302 | ||
dac94da8 | 303 | static const __le32 iwl_bt_mprio_lut[BT_COEX_MULTI_PRIO_LUT_SIZE] = { |
2adc8949 EG |
304 | cpu_to_le32(0x28412201), |
305 | cpu_to_le32(0x11118451), | |
e715c3a9 EG |
306 | }; |
307 | ||
b9fae2d5 EG |
308 | struct corunning_block_luts { |
309 | u8 range; | |
310 | __le32 lut20[BT_COEX_CORUN_LUT_SIZE]; | |
311 | }; | |
312 | ||
313 | /* | |
314 | * Ranges for the antenna coupling calibration / co-running block LUT: | |
315 | * LUT0: [ 0, 12[ | |
316 | * LUT1: [12, 20[ | |
317 | * LUT2: [20, 21[ | |
318 | * LUT3: [21, 23[ | |
319 | * LUT4: [23, 27[ | |
320 | * LUT5: [27, 30[ | |
321 | * LUT6: [30, 32[ | |
322 | * LUT7: [32, 33[ | |
323 | * LUT8: [33, - [ | |
324 | */ | |
325 | static const struct corunning_block_luts antenna_coupling_ranges[] = { | |
326 | { | |
327 | .range = 0, | |
328 | .lut20 = { | |
329 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
330 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
331 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
332 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
333 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
334 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
335 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
336 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
337 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
338 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
339 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
340 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
341 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
342 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
343 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
344 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
345 | }, | |
346 | }, | |
347 | { | |
348 | .range = 12, | |
349 | .lut20 = { | |
350 | cpu_to_le32(0x00000001), cpu_to_le32(0x00000000), | |
351 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
352 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
353 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
354 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
355 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
356 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
357 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
358 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
359 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
360 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
361 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
362 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
363 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
364 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
365 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
366 | }, | |
367 | }, | |
368 | { | |
369 | .range = 20, | |
370 | .lut20 = { | |
371 | cpu_to_le32(0x00000002), cpu_to_le32(0x00000000), | |
372 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
373 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
374 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
375 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
376 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
377 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
378 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
379 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
380 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
381 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
382 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
383 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
384 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
385 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
386 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
387 | }, | |
388 | }, | |
389 | { | |
390 | .range = 21, | |
391 | .lut20 = { | |
392 | cpu_to_le32(0x00000003), cpu_to_le32(0x00000000), | |
393 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
394 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
395 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
396 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
397 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
398 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
399 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
400 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
401 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
402 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
403 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
404 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
405 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
406 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
407 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
408 | }, | |
409 | }, | |
410 | { | |
411 | .range = 23, | |
412 | .lut20 = { | |
413 | cpu_to_le32(0x00000004), cpu_to_le32(0x00000000), | |
414 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
415 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
416 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
417 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
418 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
419 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
420 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
421 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
422 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
423 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
424 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
425 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
426 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
427 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
428 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
429 | }, | |
430 | }, | |
431 | { | |
432 | .range = 27, | |
433 | .lut20 = { | |
434 | cpu_to_le32(0x00000005), cpu_to_le32(0x00000000), | |
435 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
436 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
437 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
438 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
439 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
440 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
441 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
442 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
443 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
444 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
445 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
446 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
447 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
448 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
449 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
450 | }, | |
451 | }, | |
452 | { | |
453 | .range = 30, | |
454 | .lut20 = { | |
455 | cpu_to_le32(0x00000006), cpu_to_le32(0x00000000), | |
456 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
457 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
458 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
459 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
460 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
461 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
462 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
463 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
464 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
465 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
466 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
467 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
468 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
469 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
470 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
471 | }, | |
472 | }, | |
473 | { | |
474 | .range = 32, | |
475 | .lut20 = { | |
476 | cpu_to_le32(0x00000007), cpu_to_le32(0x00000000), | |
477 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
478 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
479 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
480 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
481 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
482 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
483 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
484 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
485 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
486 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
487 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
488 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
489 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
490 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
491 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
492 | }, | |
493 | }, | |
494 | { | |
495 | .range = 33, | |
496 | .lut20 = { | |
497 | cpu_to_le32(0x00000008), cpu_to_le32(0x00000000), | |
498 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
499 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
500 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
501 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
502 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
503 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
504 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
505 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
506 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
507 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
508 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
509 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
510 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
511 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
512 | cpu_to_le32(0x00000000), cpu_to_le32(0x00000000), | |
513 | }, | |
514 | }, | |
515 | }; | |
516 | ||
4515f30f EG |
517 | static enum iwl_bt_coex_lut_type |
518 | iwl_get_coex_type(struct iwl_mvm *mvm, const struct ieee80211_vif *vif) | |
519 | { | |
520 | struct ieee80211_chanctx_conf *chanctx_conf; | |
521 | enum iwl_bt_coex_lut_type ret; | |
522 | u16 phy_ctx_id; | |
523 | ||
9145d151 EG |
524 | /* |
525 | * Checking that we hold mvm->mutex is a good idea, but the rate | |
526 | * control can't acquire the mutex since it runs in Tx path. | |
527 | * So this is racy in that case, but in the worst case, the AMPDU | |
528 | * size limit will be wrong for a short time which is not a big | |
529 | * issue. | |
530 | */ | |
4515f30f EG |
531 | |
532 | rcu_read_lock(); | |
533 | ||
534 | chanctx_conf = rcu_dereference(vif->chanctx_conf); | |
535 | ||
536 | if (!chanctx_conf || | |
537 | chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ) { | |
538 | rcu_read_unlock(); | |
7fa4fa0c | 539 | return BT_COEX_INVALID_LUT; |
4515f30f EG |
540 | } |
541 | ||
542 | ret = BT_COEX_TX_DIS_LUT; | |
543 | ||
39149911 EG |
544 | if (mvm->cfg->bt_shared_single_ant) { |
545 | rcu_read_unlock(); | |
546 | return ret; | |
547 | } | |
548 | ||
4515f30f EG |
549 | phy_ctx_id = *((u16 *)chanctx_conf->drv_priv); |
550 | ||
551 | if (mvm->last_bt_ci_cmd.primary_ch_phy_id == phy_ctx_id) | |
552 | ret = le32_to_cpu(mvm->last_bt_notif.primary_ch_lut); | |
553 | else if (mvm->last_bt_ci_cmd.secondary_ch_phy_id == phy_ctx_id) | |
554 | ret = le32_to_cpu(mvm->last_bt_notif.secondary_ch_lut); | |
555 | /* else - default = TX TX disallowed */ | |
556 | ||
557 | rcu_read_unlock(); | |
558 | ||
559 | return ret; | |
560 | } | |
561 | ||
931d4160 EG |
562 | int iwl_send_bt_init_conf(struct iwl_mvm *mvm) |
563 | { | |
0ea8d043 | 564 | struct iwl_bt_coex_cmd_old *bt_cmd; |
03e304e4 EG |
565 | struct iwl_host_cmd cmd = { |
566 | .id = BT_CONFIG, | |
567 | .len = { sizeof(*bt_cmd), }, | |
568 | .dataflags = { IWL_HCMD_DFL_NOCOPY, }, | |
931d4160 EG |
569 | }; |
570 | int ret; | |
dac94da8 EG |
571 | u32 flags; |
572 | ||
0ea8d043 EG |
573 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) |
574 | return iwl_send_bt_init_conf_old(mvm); | |
575 | ||
576 | /* TODO */ | |
577 | return 0; | |
578 | ||
ae397472 EG |
579 | ret = iwl_send_bt_prio_tbl(mvm); |
580 | if (ret) | |
581 | return ret; | |
582 | ||
03e304e4 EG |
583 | bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_KERNEL); |
584 | if (!bt_cmd) | |
585 | return -ENOMEM; | |
586 | cmd.data[0] = bt_cmd; | |
587 | ||
a39979a8 EG |
588 | lockdep_assert_held(&mvm->mutex); |
589 | ||
590 | if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS)) { | |
591 | switch (mvm->bt_force_ant_mode) { | |
592 | case BT_FORCE_ANT_AUTO: | |
0ea8d043 | 593 | flags = BT_COEX_AUTO_OLD; |
a39979a8 EG |
594 | break; |
595 | case BT_FORCE_ANT_BT: | |
0ea8d043 | 596 | flags = BT_COEX_BT_OLD; |
a39979a8 EG |
597 | break; |
598 | case BT_FORCE_ANT_WIFI: | |
0ea8d043 | 599 | flags = BT_COEX_WIFI_OLD; |
a39979a8 EG |
600 | break; |
601 | default: | |
602 | WARN_ON(1); | |
603 | flags = 0; | |
604 | } | |
605 | ||
606 | bt_cmd->flags = cpu_to_le32(flags); | |
607 | bt_cmd->valid_bit_msk = cpu_to_le32(BT_VALID_ENABLE); | |
608 | goto send_cmd; | |
609 | } | |
610 | ||
03e304e4 | 611 | bt_cmd->max_kill = 5; |
8a0063a0 EG |
612 | bt_cmd->bt4_antenna_isolation_thr = BT_ANTENNA_COUPLING_THRESHOLD; |
613 | bt_cmd->bt4_antenna_isolation = iwlwifi_mod_params.ant_coupling; | |
614 | bt_cmd->bt4_tx_tx_delta_freq_thr = 15; | |
615 | bt_cmd->bt4_tx_rx_max_freq0 = 15; | |
e78973ef EG |
616 | bt_cmd->override_primary_lut = BT_COEX_INVALID_LUT; |
617 | bt_cmd->override_secondary_lut = BT_COEX_INVALID_LUT; | |
03e304e4 | 618 | |
dac94da8 | 619 | flags = iwlwifi_mod_params.bt_coex_active ? |
0ea8d043 | 620 | BT_COEX_NW_OLD : BT_COEX_DISABLE_OLD; |
dac94da8 | 621 | bt_cmd->flags = cpu_to_le32(flags); |
931d4160 | 622 | |
dac94da8 | 623 | bt_cmd->valid_bit_msk = cpu_to_le32(BT_VALID_ENABLE | |
03e304e4 EG |
624 | BT_VALID_BT_PRIO_BOOST | |
625 | BT_VALID_MAX_KILL | | |
626 | BT_VALID_3W_TMRS | | |
627 | BT_VALID_KILL_ACK | | |
628 | BT_VALID_KILL_CTS | | |
629 | BT_VALID_REDUCED_TX_POWER | | |
dac94da8 EG |
630 | BT_VALID_LUT | |
631 | BT_VALID_WIFI_RX_SW_PRIO_BOOST | | |
632 | BT_VALID_WIFI_TX_SW_PRIO_BOOST | | |
dac94da8 EG |
633 | BT_VALID_ANT_ISOLATION | |
634 | BT_VALID_ANT_ISOLATION_THRS | | |
635 | BT_VALID_TXTX_DELTA_FREQ_THRS | | |
b9c509cc EG |
636 | BT_VALID_TXRX_MAX_FREQ_0 | |
637 | BT_VALID_SYNC_TO_SCO); | |
dac94da8 | 638 | |
741e703b EG |
639 | if (IWL_MVM_BT_COEX_SYNC2SCO) |
640 | bt_cmd->flags |= cpu_to_le32(BT_COEX_SYNC2SCO); | |
641 | ||
b9fae2d5 | 642 | if (IWL_MVM_BT_COEX_CORUNNING) { |
0fed2bcf EG |
643 | bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_CORUN_LUT_20 | |
644 | BT_VALID_CORUN_LUT_40); | |
b9fae2d5 EG |
645 | bt_cmd->flags |= cpu_to_le32(BT_COEX_CORUNNING); |
646 | } | |
647 | ||
cdb00563 EG |
648 | if (IWL_MVM_BT_COEX_MPLUT) { |
649 | bt_cmd->flags |= cpu_to_le32(BT_COEX_MPLUT); | |
0fed2bcf | 650 | bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_MULTI_PRIO_LUT); |
cdb00563 EG |
651 | } |
652 | ||
d1d5e3cd EG |
653 | if (mvm->cfg->bt_shared_single_ant) |
654 | memcpy(&bt_cmd->decision_lut, iwl_single_shared_ant, | |
655 | sizeof(iwl_single_shared_ant)); | |
656 | else | |
657 | memcpy(&bt_cmd->decision_lut, iwl_combined_lookup, | |
658 | sizeof(iwl_combined_lookup)); | |
659 | ||
b9fae2d5 EG |
660 | /* Take first Co-running block LUT to get started */ |
661 | memcpy(bt_cmd->bt4_corun_lut20, antenna_coupling_ranges[0].lut20, | |
662 | sizeof(bt_cmd->bt4_corun_lut20)); | |
663 | memcpy(bt_cmd->bt4_corun_lut40, antenna_coupling_ranges[0].lut20, | |
664 | sizeof(bt_cmd->bt4_corun_lut40)); | |
665 | ||
dac94da8 EG |
666 | memcpy(&bt_cmd->bt_prio_boost, iwl_bt_prio_boost, |
667 | sizeof(iwl_bt_prio_boost)); | |
668 | memcpy(&bt_cmd->bt4_multiprio_lut, iwl_bt_mprio_lut, | |
669 | sizeof(iwl_bt_mprio_lut)); | |
03e304e4 | 670 | bt_cmd->kill_ack_msk = |
931d4160 | 671 | cpu_to_le32(iwl_bt_ack_kill_msk[BT_KILL_MSK_DEFAULT]); |
03e304e4 | 672 | bt_cmd->kill_cts_msk = |
931d4160 EG |
673 | cpu_to_le32(iwl_bt_cts_kill_msk[BT_KILL_MSK_DEFAULT]); |
674 | ||
a39979a8 | 675 | send_cmd: |
2b76ef13 | 676 | memset(&mvm->last_bt_notif, 0, sizeof(mvm->last_bt_notif)); |
dac94da8 | 677 | memset(&mvm->last_bt_ci_cmd, 0, sizeof(mvm->last_bt_ci_cmd)); |
2b76ef13 | 678 | |
03e304e4 | 679 | ret = iwl_mvm_send_cmd(mvm, &cmd); |
931d4160 | 680 | |
03e304e4 EG |
681 | kfree(bt_cmd); |
682 | return ret; | |
931d4160 | 683 | } |
f421f9c3 | 684 | |
2b76ef13 EG |
685 | static int iwl_mvm_bt_udpate_ctrl_kill_msk(struct iwl_mvm *mvm, |
686 | bool reduced_tx_power) | |
687 | { | |
688 | enum iwl_bt_kill_msk bt_kill_msk; | |
0ea8d043 EG |
689 | struct iwl_bt_coex_cmd_old *bt_cmd; |
690 | struct iwl_bt_coex_profile_notif_old *notif = &mvm->last_bt_notif; | |
03e304e4 EG |
691 | struct iwl_host_cmd cmd = { |
692 | .id = BT_CONFIG, | |
693 | .data[0] = &bt_cmd, | |
694 | .len = { sizeof(*bt_cmd), }, | |
695 | .dataflags = { IWL_HCMD_DFL_NOCOPY, }, | |
03e304e4 EG |
696 | }; |
697 | int ret = 0; | |
2b76ef13 EG |
698 | |
699 | lockdep_assert_held(&mvm->mutex); | |
700 | ||
701 | if (reduced_tx_power) { | |
702 | /* Reduced Tx power has precedence on the type of the profile */ | |
703 | bt_kill_msk = BT_KILL_MSK_REDUCED_TXPOW; | |
704 | } else { | |
705 | /* Low latency BT profile is active: give higher prio to BT */ | |
706 | if (BT_MBOX_MSG(notif, 3, SCO_STATE) || | |
707 | BT_MBOX_MSG(notif, 3, A2DP_STATE) || | |
708 | BT_MBOX_MSG(notif, 3, SNIFF_STATE)) | |
709 | bt_kill_msk = BT_KILL_MSK_SCO_HID_A2DP; | |
710 | else | |
711 | bt_kill_msk = BT_KILL_MSK_DEFAULT; | |
712 | } | |
713 | ||
714 | IWL_DEBUG_COEX(mvm, | |
715 | "Update kill_msk: %d - SCO %sactive A2DP %sactive SNIFF %sactive\n", | |
716 | bt_kill_msk, | |
717 | BT_MBOX_MSG(notif, 3, SCO_STATE) ? "" : "in", | |
718 | BT_MBOX_MSG(notif, 3, A2DP_STATE) ? "" : "in", | |
719 | BT_MBOX_MSG(notif, 3, SNIFF_STATE) ? "" : "in"); | |
720 | ||
721 | /* Don't send HCMD if there is no update */ | |
722 | if (bt_kill_msk == mvm->bt_kill_msk) | |
723 | return 0; | |
724 | ||
725 | mvm->bt_kill_msk = bt_kill_msk; | |
03e304e4 EG |
726 | |
727 | bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_KERNEL); | |
728 | if (!bt_cmd) | |
729 | return -ENOMEM; | |
730 | cmd.data[0] = bt_cmd; | |
0ea8d043 | 731 | bt_cmd->flags = cpu_to_le32(BT_COEX_NW_OLD); |
03e304e4 EG |
732 | |
733 | bt_cmd->kill_ack_msk = cpu_to_le32(iwl_bt_ack_kill_msk[bt_kill_msk]); | |
734 | bt_cmd->kill_cts_msk = cpu_to_le32(iwl_bt_cts_kill_msk[bt_kill_msk]); | |
7352cac0 EG |
735 | bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_ENABLE | |
736 | BT_VALID_KILL_ACK | | |
737 | BT_VALID_KILL_CTS); | |
2b76ef13 | 738 | |
dac94da8 EG |
739 | IWL_DEBUG_COEX(mvm, "ACK Kill msk = 0x%08x, CTS Kill msk = 0x%08x\n", |
740 | iwl_bt_ack_kill_msk[bt_kill_msk], | |
741 | iwl_bt_cts_kill_msk[bt_kill_msk]); | |
03e304e4 EG |
742 | |
743 | ret = iwl_mvm_send_cmd(mvm, &cmd); | |
744 | ||
745 | kfree(bt_cmd); | |
746 | return ret; | |
2b76ef13 EG |
747 | } |
748 | ||
1fa477c6 EG |
749 | static int iwl_mvm_bt_coex_reduced_txp(struct iwl_mvm *mvm, u8 sta_id, |
750 | bool enable) | |
2b76ef13 | 751 | { |
0ea8d043 | 752 | struct iwl_bt_coex_cmd_old *bt_cmd; |
03e304e4 EG |
753 | /* Send ASYNC since this can be sent from an atomic context */ |
754 | struct iwl_host_cmd cmd = { | |
755 | .id = BT_CONFIG, | |
756 | .len = { sizeof(*bt_cmd), }, | |
b9fae2d5 | 757 | .dataflags = { IWL_HCMD_DFL_NOCOPY, }, |
03e304e4 | 758 | .flags = CMD_ASYNC, |
2b76ef13 | 759 | }; |
2b76ef13 | 760 | struct iwl_mvm_sta *mvmsta; |
03e304e4 | 761 | int ret; |
2b76ef13 | 762 | |
f327b04c EG |
763 | mvmsta = iwl_mvm_sta_from_staid_protected(mvm, sta_id); |
764 | if (!mvmsta) | |
2b76ef13 EG |
765 | return 0; |
766 | ||
2b76ef13 | 767 | /* nothing to do */ |
1fa477c6 | 768 | if (mvmsta->bt_reduced_txpower == enable) |
2b76ef13 EG |
769 | return 0; |
770 | ||
03e304e4 EG |
771 | bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_ATOMIC); |
772 | if (!bt_cmd) | |
773 | return -ENOMEM; | |
774 | cmd.data[0] = bt_cmd; | |
0ea8d043 | 775 | bt_cmd->flags = cpu_to_le32(BT_COEX_NW_OLD); |
03e304e4 | 776 | |
7352cac0 EG |
777 | bt_cmd->valid_bit_msk = |
778 | cpu_to_le32(BT_VALID_ENABLE | BT_VALID_REDUCED_TX_POWER); | |
03e304e4 EG |
779 | bt_cmd->bt_reduced_tx_power = sta_id; |
780 | ||
2b76ef13 | 781 | if (enable) |
03e304e4 | 782 | bt_cmd->bt_reduced_tx_power |= BT_REDUCED_TX_POWER_BIT; |
2b76ef13 EG |
783 | |
784 | IWL_DEBUG_COEX(mvm, "%sable reduced Tx Power for sta %d\n", | |
785 | enable ? "en" : "dis", sta_id); | |
786 | ||
787 | mvmsta->bt_reduced_txpower = enable; | |
788 | ||
03e304e4 EG |
789 | ret = iwl_mvm_send_cmd(mvm, &cmd); |
790 | ||
791 | kfree(bt_cmd); | |
792 | return ret; | |
2b76ef13 EG |
793 | } |
794 | ||
795 | struct iwl_bt_iterator_data { | |
0ea8d043 | 796 | struct iwl_bt_coex_profile_notif_old *notif; |
2b76ef13 EG |
797 | struct iwl_mvm *mvm; |
798 | u32 num_bss_ifaces; | |
9e511c31 | 799 | bool reduced_tx_power; |
dac94da8 EG |
800 | struct ieee80211_chanctx_conf *primary; |
801 | struct ieee80211_chanctx_conf *secondary; | |
0ee5bcdd | 802 | bool primary_ll; |
7da052b8 EG |
803 | }; |
804 | ||
f6fc5775 EG |
805 | static inline |
806 | void iwl_mvm_bt_coex_enable_rssi_event(struct iwl_mvm *mvm, | |
807 | struct ieee80211_vif *vif, | |
808 | bool enable, int rssi) | |
809 | { | |
810 | struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif); | |
811 | ||
812 | mvmvif->bf_data.last_bt_coex_event = rssi; | |
813 | mvmvif->bf_data.bt_coex_max_thold = | |
8286d9f5 | 814 | enable ? -IWL_MVM_BT_COEX_EN_RED_TXP_THRESH : 0; |
f6fc5775 | 815 | mvmvif->bf_data.bt_coex_min_thold = |
8286d9f5 | 816 | enable ? -IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH : 0; |
f6fc5775 EG |
817 | } |
818 | ||
dac94da8 | 819 | /* must be called under rcu_read_lock */ |
7da052b8 EG |
820 | static void iwl_mvm_bt_notif_iterator(void *_data, u8 *mac, |
821 | struct ieee80211_vif *vif) | |
822 | { | |
823 | struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif); | |
2b76ef13 EG |
824 | struct iwl_bt_iterator_data *data = _data; |
825 | struct iwl_mvm *mvm = data->mvm; | |
7da052b8 EG |
826 | struct ieee80211_chanctx_conf *chanctx_conf; |
827 | enum ieee80211_smps_mode smps_mode; | |
f6415f6b | 828 | u32 bt_activity_grading; |
2b76ef13 | 829 | int ave_rssi; |
7da052b8 | 830 | |
9ee718aa | 831 | lockdep_assert_held(&mvm->mutex); |
7da052b8 | 832 | |
f6415f6b EG |
833 | switch (vif->type) { |
834 | case NL80211_IFTYPE_STATION: | |
4d66449a EG |
835 | /* Count BSSes vifs */ |
836 | data->num_bss_ifaces++; | |
f6415f6b EG |
837 | /* default smps_mode for BSS / P2P client is AUTOMATIC */ |
838 | smps_mode = IEEE80211_SMPS_AUTOMATIC; | |
f6415f6b EG |
839 | break; |
840 | case NL80211_IFTYPE_AP: | |
841 | /* default smps_mode for AP / GO is OFF */ | |
842 | smps_mode = IEEE80211_SMPS_OFF; | |
843 | if (!mvmvif->ap_ibss_active) { | |
844 | iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX, | |
845 | smps_mode); | |
846 | return; | |
847 | } | |
7da052b8 | 848 | |
f6415f6b EG |
849 | /* the Ack / Cts kill mask must be default if AP / GO */ |
850 | data->reduced_tx_power = false; | |
851 | break; | |
852 | default: | |
853 | return; | |
854 | } | |
7da052b8 | 855 | |
dac94da8 EG |
856 | chanctx_conf = rcu_dereference(vif->chanctx_conf); |
857 | ||
858 | /* If channel context is invalid or not on 2.4GHz .. */ | |
859 | if ((!chanctx_conf || | |
860 | chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ)) { | |
f6415f6b EG |
861 | /* ... relax constraints and disable rssi events */ |
862 | iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX, | |
863 | smps_mode); | |
4d66449a | 864 | data->reduced_tx_power = false; |
0f618e6e EG |
865 | if (vif->type == NL80211_IFTYPE_STATION) { |
866 | iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, | |
867 | false); | |
f6415f6b | 868 | iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0); |
0f618e6e | 869 | } |
41069b46 | 870 | return; |
dac94da8 EG |
871 | } |
872 | ||
f6415f6b EG |
873 | bt_activity_grading = le32_to_cpu(data->notif->bt_activity_grading); |
874 | if (bt_activity_grading >= BT_HIGH_TRAFFIC) | |
875 | smps_mode = IEEE80211_SMPS_STATIC; | |
876 | else if (bt_activity_grading >= BT_LOW_TRAFFIC) | |
877 | smps_mode = vif->type == NL80211_IFTYPE_AP ? | |
878 | IEEE80211_SMPS_OFF : | |
879 | IEEE80211_SMPS_DYNAMIC; | |
4d66449a EG |
880 | |
881 | /* relax SMPS contraints for next association */ | |
882 | if (!vif->bss_conf.assoc) | |
883 | smps_mode = IEEE80211_SMPS_AUTOMATIC; | |
884 | ||
f6415f6b EG |
885 | IWL_DEBUG_COEX(data->mvm, |
886 | "mac %d: bt_status %d bt_activity_grading %d smps_req %d\n", | |
887 | mvmvif->id, data->notif->bt_status, bt_activity_grading, | |
888 | smps_mode); | |
889 | ||
890 | iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX, smps_mode); | |
891 | ||
0ee5bcdd EG |
892 | /* low latency is always primary */ |
893 | if (iwl_mvm_vif_low_latency(mvmvif)) { | |
894 | data->primary_ll = true; | |
895 | ||
896 | data->secondary = data->primary; | |
897 | data->primary = chanctx_conf; | |
898 | } | |
899 | ||
dac94da8 | 900 | if (vif->type == NL80211_IFTYPE_AP) { |
5023d966 | 901 | if (!mvmvif->ap_ibss_active) |
dac94da8 EG |
902 | return; |
903 | ||
dac94da8 EG |
904 | if (chanctx_conf == data->primary) |
905 | return; | |
906 | ||
0ee5bcdd EG |
907 | if (!data->primary_ll) { |
908 | /* | |
909 | * downgrade the current primary no matter what its | |
910 | * type is. | |
911 | */ | |
912 | data->secondary = data->primary; | |
913 | data->primary = chanctx_conf; | |
914 | } else { | |
915 | /* there is low latency vif - we will be secondary */ | |
916 | data->secondary = chanctx_conf; | |
917 | } | |
9166b1ee EG |
918 | return; |
919 | } | |
920 | ||
0ee5bcdd EG |
921 | /* |
922 | * STA / P2P Client, try to be primary if first vif. If we are in low | |
923 | * latency mode, we are already in primary and just don't do much | |
924 | */ | |
dac94da8 EG |
925 | if (!data->primary || data->primary == chanctx_conf) |
926 | data->primary = chanctx_conf; | |
927 | else if (!data->secondary) | |
928 | /* if secondary is not NULL, it might be a GO */ | |
929 | data->secondary = chanctx_conf; | |
930 | ||
4d66449a EG |
931 | /* |
932 | * don't reduce the Tx power if one of these is true: | |
933 | * we are in LOOSE | |
934 | * single share antenna product | |
935 | * BT is active | |
936 | * we are associated | |
937 | */ | |
39149911 | 938 | if (iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT || |
4d66449a EG |
939 | mvm->cfg->bt_shared_single_ant || !vif->bss_conf.assoc || |
940 | !data->notif->bt_status) { | |
39149911 | 941 | data->reduced_tx_power = false; |
0f618e6e | 942 | iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false); |
f6fc5775 | 943 | iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0); |
2b76ef13 | 944 | return; |
39149911 | 945 | } |
2b76ef13 | 946 | |
911222b5 AO |
947 | /* try to get the avg rssi from fw */ |
948 | ave_rssi = mvmvif->bf_data.ave_beacon_signal; | |
2b76ef13 EG |
949 | |
950 | /* if the RSSI isn't valid, fake it is very low */ | |
951 | if (!ave_rssi) | |
952 | ave_rssi = -100; | |
8286d9f5 | 953 | if (ave_rssi > -IWL_MVM_BT_COEX_EN_RED_TXP_THRESH) { |
2b76ef13 EG |
954 | if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true)) |
955 | IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n"); | |
956 | ||
957 | /* | |
958 | * bt_kill_msk can be BT_KILL_MSK_REDUCED_TXPOW only if all the | |
959 | * BSS / P2P clients have rssi above threshold. | |
960 | * We set the bt_kill_msk to BT_KILL_MSK_REDUCED_TXPOW before | |
961 | * the iteration, if one interface's rssi isn't good enough, | |
962 | * bt_kill_msk will be set to default values. | |
963 | */ | |
8286d9f5 | 964 | } else if (ave_rssi < -IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH) { |
2b76ef13 EG |
965 | if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false)) |
966 | IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n"); | |
967 | ||
968 | /* | |
969 | * One interface hasn't rssi above threshold, bt_kill_msk must | |
970 | * be set to default values. | |
971 | */ | |
9e511c31 | 972 | data->reduced_tx_power = false; |
2b76ef13 EG |
973 | } |
974 | ||
975 | /* Begin to monitor the RSSI: it may influence the reduced Tx power */ | |
f6fc5775 | 976 | iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, true, ave_rssi); |
7da052b8 EG |
977 | } |
978 | ||
d37cac98 | 979 | static void iwl_mvm_bt_coex_notif_handle(struct iwl_mvm *mvm) |
f421f9c3 | 980 | { |
2b76ef13 | 981 | struct iwl_bt_iterator_data data = { |
7da052b8 | 982 | .mvm = mvm, |
d37cac98 | 983 | .notif = &mvm->last_bt_notif, |
9e511c31 | 984 | .reduced_tx_power = true, |
7da052b8 | 985 | }; |
0ea8d043 | 986 | struct iwl_bt_coex_ci_cmd_old cmd = {}; |
dac94da8 | 987 | u8 ci_bw_idx; |
f421f9c3 | 988 | |
a39979a8 EG |
989 | /* Ignore updates if we are in force mode */ |
990 | if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS)) | |
991 | return; | |
992 | ||
dac94da8 | 993 | rcu_read_lock(); |
7da052b8 EG |
994 | ieee80211_iterate_active_interfaces_atomic( |
995 | mvm->hw, IEEE80211_IFACE_ITER_NORMAL, | |
996 | iwl_mvm_bt_notif_iterator, &data); | |
997 | ||
dac94da8 EG |
998 | if (data.primary) { |
999 | struct ieee80211_chanctx_conf *chan = data.primary; | |
1000 | if (WARN_ON(!chan->def.chan)) { | |
1001 | rcu_read_unlock(); | |
1002 | return; | |
1003 | } | |
1004 | ||
1005 | if (chan->def.width < NL80211_CHAN_WIDTH_40) { | |
1006 | ci_bw_idx = 0; | |
1007 | cmd.co_run_bw_primary = 0; | |
1008 | } else { | |
1009 | cmd.co_run_bw_primary = 1; | |
1010 | if (chan->def.center_freq1 > | |
1011 | chan->def.chan->center_freq) | |
1012 | ci_bw_idx = 2; | |
1013 | else | |
1014 | ci_bw_idx = 1; | |
1015 | } | |
1016 | ||
1017 | cmd.bt_primary_ci = | |
1018 | iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx]; | |
1019 | cmd.primary_ch_phy_id = *((u16 *)data.primary->drv_priv); | |
1020 | } | |
1021 | ||
1022 | if (data.secondary) { | |
1023 | struct ieee80211_chanctx_conf *chan = data.secondary; | |
1024 | if (WARN_ON(!data.secondary->def.chan)) { | |
1025 | rcu_read_unlock(); | |
1026 | return; | |
1027 | } | |
1028 | ||
1029 | if (chan->def.width < NL80211_CHAN_WIDTH_40) { | |
1030 | ci_bw_idx = 0; | |
1031 | cmd.co_run_bw_secondary = 0; | |
1032 | } else { | |
1033 | cmd.co_run_bw_secondary = 1; | |
1034 | if (chan->def.center_freq1 > | |
1035 | chan->def.chan->center_freq) | |
1036 | ci_bw_idx = 2; | |
1037 | else | |
1038 | ci_bw_idx = 1; | |
1039 | } | |
1040 | ||
1041 | cmd.bt_secondary_ci = | |
1042 | iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx]; | |
c92f06a1 | 1043 | cmd.secondary_ch_phy_id = *((u16 *)data.secondary->drv_priv); |
dac94da8 EG |
1044 | } |
1045 | ||
1046 | rcu_read_unlock(); | |
1047 | ||
1048 | /* Don't spam the fw with the same command over and over */ | |
1049 | if (memcmp(&cmd, &mvm->last_bt_ci_cmd, sizeof(cmd))) { | |
a1022927 | 1050 | if (iwl_mvm_send_cmd_pdu(mvm, BT_COEX_CI, 0, |
dac94da8 | 1051 | sizeof(cmd), &cmd)) |
3c6acb61 | 1052 | IWL_ERR(mvm, "Failed to send BT_CI cmd\n"); |
dac94da8 EG |
1053 | memcpy(&mvm->last_bt_ci_cmd, &cmd, sizeof(cmd)); |
1054 | } | |
1055 | ||
2b76ef13 EG |
1056 | /* |
1057 | * If there are no BSS / P2P client interfaces, reduced Tx Power is | |
1058 | * irrelevant since it is based on the RSSI coming from the beacon. | |
1059 | * Use BT_KILL_MSK_DEFAULT in that case. | |
1060 | */ | |
9e511c31 | 1061 | data.reduced_tx_power = data.reduced_tx_power && data.num_bss_ifaces; |
2b76ef13 | 1062 | |
9e511c31 | 1063 | if (iwl_mvm_bt_udpate_ctrl_kill_msk(mvm, data.reduced_tx_power)) |
2b76ef13 | 1064 | IWL_ERR(mvm, "Failed to update the ctrl_kill_msk\n"); |
9166b1ee EG |
1065 | } |
1066 | ||
9166b1ee EG |
1067 | int iwl_mvm_rx_bt_coex_notif(struct iwl_mvm *mvm, |
1068 | struct iwl_rx_cmd_buffer *rxb, | |
1069 | struct iwl_device_cmd *dev_cmd) | |
1070 | { | |
1071 | struct iwl_rx_packet *pkt = rxb_addr(rxb); | |
0ea8d043 | 1072 | struct iwl_bt_coex_profile_notif_old *notif = (void *)pkt->data; |
9166b1ee | 1073 | |
0ea8d043 EG |
1074 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) |
1075 | return iwl_mvm_rx_bt_coex_notif_old(mvm, rxb, dev_cmd); | |
1076 | ||
1077 | /* TODO */ | |
1078 | return 0; | |
9166b1ee EG |
1079 | |
1080 | IWL_DEBUG_COEX(mvm, "BT Coex Notification received\n"); | |
dac94da8 EG |
1081 | IWL_DEBUG_COEX(mvm, "\tBT status: %s\n", |
1082 | notif->bt_status ? "ON" : "OFF"); | |
9166b1ee | 1083 | IWL_DEBUG_COEX(mvm, "\tBT open conn %d\n", notif->bt_open_conn); |
dac94da8 EG |
1084 | IWL_DEBUG_COEX(mvm, "\tBT ci compliance %d\n", notif->bt_ci_compliance); |
1085 | IWL_DEBUG_COEX(mvm, "\tBT primary_ch_lut %d\n", | |
1086 | le32_to_cpu(notif->primary_ch_lut)); | |
1087 | IWL_DEBUG_COEX(mvm, "\tBT secondary_ch_lut %d\n", | |
1088 | le32_to_cpu(notif->secondary_ch_lut)); | |
1089 | IWL_DEBUG_COEX(mvm, "\tBT activity grading %d\n", | |
1090 | le32_to_cpu(notif->bt_activity_grading)); | |
9166b1ee EG |
1091 | IWL_DEBUG_COEX(mvm, "\tBT agg traffic load %d\n", |
1092 | notif->bt_agg_traffic_load); | |
9166b1ee | 1093 | |
d37cac98 EG |
1094 | /* remember this notification for future use: rssi fluctuations */ |
1095 | memcpy(&mvm->last_bt_notif, notif, sizeof(mvm->last_bt_notif)); | |
1096 | ||
1097 | iwl_mvm_bt_coex_notif_handle(mvm); | |
2b76ef13 EG |
1098 | |
1099 | /* | |
1100 | * This is an async handler for a notification, returning anything other | |
1101 | * than 0 doesn't make sense even if HCMD failed. | |
1102 | */ | |
1103 | return 0; | |
1104 | } | |
1105 | ||
1106 | static void iwl_mvm_bt_rssi_iterator(void *_data, u8 *mac, | |
1107 | struct ieee80211_vif *vif) | |
1108 | { | |
1109 | struct iwl_mvm_vif *mvmvif = (void *)vif->drv_priv; | |
1110 | struct iwl_bt_iterator_data *data = _data; | |
1111 | struct iwl_mvm *mvm = data->mvm; | |
1112 | ||
1113 | struct ieee80211_sta *sta; | |
1114 | struct iwl_mvm_sta *mvmsta; | |
1115 | ||
f6fc5775 EG |
1116 | struct ieee80211_chanctx_conf *chanctx_conf; |
1117 | ||
1118 | rcu_read_lock(); | |
1119 | chanctx_conf = rcu_dereference(vif->chanctx_conf); | |
1120 | /* If channel context is invalid or not on 2.4GHz - don't count it */ | |
1121 | if (!chanctx_conf || | |
1122 | chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ) { | |
1123 | rcu_read_unlock(); | |
1124 | return; | |
1125 | } | |
1126 | rcu_read_unlock(); | |
1127 | ||
2b76ef13 EG |
1128 | if (vif->type != NL80211_IFTYPE_STATION || |
1129 | mvmvif->ap_sta_id == IWL_MVM_STATION_COUNT) | |
1130 | return; | |
1131 | ||
1132 | sta = rcu_dereference_protected(mvm->fw_id_to_mac_id[mvmvif->ap_sta_id], | |
1133 | lockdep_is_held(&mvm->mutex)); | |
56c07a9c EG |
1134 | |
1135 | /* This can happen if the station has been removed right now */ | |
1136 | if (IS_ERR_OR_NULL(sta)) | |
1137 | return; | |
1138 | ||
5b577a90 | 1139 | mvmsta = iwl_mvm_sta_from_mac80211(sta); |
2b76ef13 | 1140 | |
8e0366f9 EG |
1141 | data->num_bss_ifaces++; |
1142 | ||
2b76ef13 EG |
1143 | /* |
1144 | * This interface doesn't support reduced Tx power (because of low | |
1145 | * RSSI probably), then set bt_kill_msk to default values. | |
1146 | */ | |
1147 | if (!mvmsta->bt_reduced_txpower) | |
9e511c31 | 1148 | data->reduced_tx_power = false; |
2b76ef13 EG |
1149 | /* else - possibly leave it to BT_KILL_MSK_REDUCED_TXPOW */ |
1150 | } | |
1151 | ||
1152 | void iwl_mvm_bt_rssi_event(struct iwl_mvm *mvm, struct ieee80211_vif *vif, | |
1153 | enum ieee80211_rssi_event rssi_event) | |
1154 | { | |
1155 | struct iwl_mvm_vif *mvmvif = (void *)vif->drv_priv; | |
2b76ef13 EG |
1156 | struct iwl_bt_iterator_data data = { |
1157 | .mvm = mvm, | |
9e511c31 | 1158 | .reduced_tx_power = true, |
2b76ef13 EG |
1159 | }; |
1160 | int ret; | |
1161 | ||
0ea8d043 EG |
1162 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) { |
1163 | iwl_mvm_bt_rssi_event_old(mvm, vif, rssi_event); | |
1164 | return; | |
1165 | } | |
1166 | ||
1167 | /* TODO */ | |
1168 | return; | |
1169 | ||
3dd1cd2d | 1170 | lockdep_assert_held(&mvm->mutex); |
2b76ef13 | 1171 | |
a39979a8 EG |
1172 | /* Ignore updates if we are in force mode */ |
1173 | if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS)) | |
1174 | return; | |
1175 | ||
1e929199 EG |
1176 | /* |
1177 | * Rssi update while not associated - can happen since the statistics | |
1178 | * are handled asynchronously | |
1179 | */ | |
1180 | if (mvmvif->ap_sta_id == IWL_MVM_STATION_COUNT) | |
3dd1cd2d | 1181 | return; |
2b76ef13 | 1182 | |
4515f30f | 1183 | /* No BT - reports should be disabled */ |
0af8835e | 1184 | if (!mvm->last_bt_notif.bt_status) |
3dd1cd2d | 1185 | return; |
2b76ef13 EG |
1186 | |
1187 | IWL_DEBUG_COEX(mvm, "RSSI for %pM is now %s\n", vif->bss_conf.bssid, | |
1188 | rssi_event == RSSI_EVENT_HIGH ? "HIGH" : "LOW"); | |
1189 | ||
1190 | /* | |
1191 | * Check if rssi is good enough for reduced Tx power, but not in loose | |
1192 | * scheme. | |
1193 | */ | |
39149911 | 1194 | if (rssi_event == RSSI_EVENT_LOW || mvm->cfg->bt_shared_single_ant || |
4515f30f | 1195 | iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT) |
2b76ef13 EG |
1196 | ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, |
1197 | false); | |
f421f9c3 | 1198 | else |
2b76ef13 | 1199 | ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true); |
f421f9c3 | 1200 | |
2b76ef13 EG |
1201 | if (ret) |
1202 | IWL_ERR(mvm, "couldn't send BT_CONFIG HCMD upon RSSI event\n"); | |
f421f9c3 | 1203 | |
2b76ef13 EG |
1204 | ieee80211_iterate_active_interfaces_atomic( |
1205 | mvm->hw, IEEE80211_IFACE_ITER_NORMAL, | |
1206 | iwl_mvm_bt_rssi_iterator, &data); | |
f421f9c3 | 1207 | |
2b76ef13 EG |
1208 | /* |
1209 | * If there are no BSS / P2P client interfaces, reduced Tx Power is | |
1210 | * irrelevant since it is based on the RSSI coming from the beacon. | |
1211 | * Use BT_KILL_MSK_DEFAULT in that case. | |
1212 | */ | |
9e511c31 | 1213 | data.reduced_tx_power = data.reduced_tx_power && data.num_bss_ifaces; |
f421f9c3 | 1214 | |
9e511c31 | 1215 | if (iwl_mvm_bt_udpate_ctrl_kill_msk(mvm, data.reduced_tx_power)) |
2b76ef13 | 1216 | IWL_ERR(mvm, "Failed to update the ctrl_kill_msk\n"); |
f421f9c3 | 1217 | } |
9166b1ee | 1218 | |
9145d151 EG |
1219 | #define LINK_QUAL_AGG_TIME_LIMIT_DEF (4000) |
1220 | #define LINK_QUAL_AGG_TIME_LIMIT_BT_ACT (1200) | |
1221 | ||
5b7ff615 EG |
1222 | u16 iwl_mvm_coex_agg_time_limit(struct iwl_mvm *mvm, |
1223 | struct ieee80211_sta *sta) | |
9145d151 | 1224 | { |
5b577a90 | 1225 | struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta); |
9145d151 EG |
1226 | enum iwl_bt_coex_lut_type lut_type; |
1227 | ||
0ea8d043 EG |
1228 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) |
1229 | return iwl_mvm_coex_agg_time_limit_old(mvm, sta); | |
1230 | ||
1231 | /* TODO */ | |
1232 | return LINK_QUAL_AGG_TIME_LIMIT_DEF; | |
1233 | ||
9145d151 | 1234 | if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) < |
c2119351 | 1235 | BT_HIGH_TRAFFIC) |
9145d151 EG |
1236 | return LINK_QUAL_AGG_TIME_LIMIT_DEF; |
1237 | ||
35fbf5d0 EG |
1238 | if (mvm->last_bt_notif.ttc_enabled) |
1239 | return LINK_QUAL_AGG_TIME_LIMIT_DEF; | |
1240 | ||
9145d151 EG |
1241 | lut_type = iwl_get_coex_type(mvm, mvmsta->vif); |
1242 | ||
7fa4fa0c | 1243 | if (lut_type == BT_COEX_LOOSE_LUT || lut_type == BT_COEX_INVALID_LUT) |
9145d151 EG |
1244 | return LINK_QUAL_AGG_TIME_LIMIT_DEF; |
1245 | ||
1246 | /* tight coex, high bt traffic, reduce AGG time limit */ | |
1247 | return LINK_QUAL_AGG_TIME_LIMIT_BT_ACT; | |
1248 | } | |
1249 | ||
ffa6c707 EG |
1250 | bool iwl_mvm_bt_coex_is_mimo_allowed(struct iwl_mvm *mvm, |
1251 | struct ieee80211_sta *sta) | |
1252 | { | |
5b577a90 | 1253 | struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta); |
7fa4fa0c | 1254 | enum iwl_bt_coex_lut_type lut_type; |
ffa6c707 | 1255 | |
0ea8d043 EG |
1256 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) |
1257 | return iwl_mvm_coex_agg_time_limit_old(mvm, sta); | |
1258 | ||
1259 | return true; | |
1260 | ||
1261 | /* TODO */ | |
35fbf5d0 EG |
1262 | if (mvm->last_bt_notif.ttc_enabled) |
1263 | return true; | |
1264 | ||
ffa6c707 EG |
1265 | if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) < |
1266 | BT_HIGH_TRAFFIC) | |
1267 | return true; | |
1268 | ||
1269 | /* | |
7fa4fa0c EG |
1270 | * In Tight / TxTxDis, BT can't Rx while we Tx, so use both antennas |
1271 | * since BT is already killed. | |
1272 | * In Loose, BT can Rx while we Tx, so forbid MIMO to let BT Rx while | |
1273 | * we Tx. | |
1274 | * When we are in 5GHz, we'll get BT_COEX_INVALID_LUT allowing MIMO. | |
ffa6c707 | 1275 | */ |
7fa4fa0c EG |
1276 | lut_type = iwl_get_coex_type(mvm, mvmsta->vif); |
1277 | return lut_type != BT_COEX_LOOSE_LUT; | |
ffa6c707 EG |
1278 | } |
1279 | ||
34c8b24f EG |
1280 | bool iwl_mvm_bt_coex_is_shared_ant_avail(struct iwl_mvm *mvm) |
1281 | { | |
0ea8d043 EG |
1282 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) |
1283 | return iwl_mvm_bt_coex_is_shared_ant_avail_old(mvm); | |
1284 | ||
34c8b24f EG |
1285 | return le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) == BT_OFF; |
1286 | } | |
1287 | ||
2fd647f8 EP |
1288 | bool iwl_mvm_bt_coex_is_tpc_allowed(struct iwl_mvm *mvm, |
1289 | enum ieee80211_band band) | |
1290 | { | |
1291 | u32 bt_activity = le32_to_cpu(mvm->last_bt_notif.bt_activity_grading); | |
1292 | ||
0ea8d043 EG |
1293 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) |
1294 | return iwl_mvm_bt_coex_is_tpc_allowed_old(mvm, band); | |
1295 | ||
1296 | /* TODO */ | |
1297 | return false; | |
1298 | ||
2fd647f8 EP |
1299 | if (band != IEEE80211_BAND_2GHZ) |
1300 | return false; | |
1301 | ||
1302 | return bt_activity >= BT_LOW_TRAFFIC; | |
1303 | } | |
1304 | ||
ee7bea58 | 1305 | u8 iwl_mvm_bt_coex_tx_prio(struct iwl_mvm *mvm, struct ieee80211_hdr *hdr, |
b797e3fb | 1306 | struct ieee80211_tx_info *info, u8 ac) |
ee7bea58 EG |
1307 | { |
1308 | __le16 fc = hdr->frame_control; | |
1309 | ||
b797e3fb EG |
1310 | if (info->band != IEEE80211_BAND_2GHZ) |
1311 | return 0; | |
1312 | ||
cdb00563 EG |
1313 | if (unlikely(mvm->bt_tx_prio)) |
1314 | return mvm->bt_tx_prio - 1; | |
1315 | ||
ee7bea58 | 1316 | /* High prio packet (wrt. BT coex) if it is EAPOL, MCAST or MGMT */ |
b797e3fb | 1317 | if (info->control.flags & IEEE80211_TX_CTRL_PORT_CTRL_PROTO || |
ee7bea58 | 1318 | is_multicast_ether_addr(hdr->addr1) || |
b797e3fb EG |
1319 | ieee80211_is_ctl(fc) || ieee80211_is_mgmt(fc) || |
1320 | ieee80211_is_nullfunc(fc) || ieee80211_is_qos_nullfunc(fc)) | |
1321 | return 3; | |
1322 | ||
1323 | switch (ac) { | |
1324 | case IEEE80211_AC_BE: | |
1325 | return 1; | |
1326 | case IEEE80211_AC_VO: | |
1327 | return 3; | |
1328 | case IEEE80211_AC_VI: | |
ee7bea58 | 1329 | return 2; |
b797e3fb EG |
1330 | default: |
1331 | break; | |
1332 | } | |
ee7bea58 EG |
1333 | |
1334 | return 0; | |
1335 | } | |
1336 | ||
8e484f0b | 1337 | void iwl_mvm_bt_coex_vif_change(struct iwl_mvm *mvm) |
9166b1ee | 1338 | { |
0ea8d043 EG |
1339 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) { |
1340 | iwl_mvm_bt_coex_vif_change_old(mvm); | |
1341 | return; | |
1342 | } | |
1343 | ||
1344 | /* TODO */ | |
1345 | return; | |
1346 | ||
d37cac98 | 1347 | iwl_mvm_bt_coex_notif_handle(mvm); |
9166b1ee | 1348 | } |
b9fae2d5 EG |
1349 | |
1350 | int iwl_mvm_rx_ant_coupling_notif(struct iwl_mvm *mvm, | |
1351 | struct iwl_rx_cmd_buffer *rxb, | |
1352 | struct iwl_device_cmd *dev_cmd) | |
1353 | { | |
1354 | struct iwl_rx_packet *pkt = rxb_addr(rxb); | |
1355 | u32 ant_isolation = le32_to_cpup((void *)pkt->data); | |
1356 | u8 __maybe_unused lower_bound, upper_bound; | |
fff47eb0 | 1357 | int ret; |
b9fae2d5 EG |
1358 | u8 lut; |
1359 | ||
0ea8d043 | 1360 | struct iwl_bt_coex_cmd_old *bt_cmd; |
b9fae2d5 EG |
1361 | struct iwl_host_cmd cmd = { |
1362 | .id = BT_CONFIG, | |
1363 | .len = { sizeof(*bt_cmd), }, | |
1364 | .dataflags = { IWL_HCMD_DFL_NOCOPY, }, | |
b9fae2d5 EG |
1365 | }; |
1366 | ||
0ea8d043 EG |
1367 | if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_BT_COEX_SPLIT)) |
1368 | return iwl_mvm_rx_ant_coupling_notif_old(mvm, rxb, dev_cmd); | |
1369 | ||
1370 | /* TODO */ | |
1371 | return 0; | |
1372 | ||
b9fae2d5 EG |
1373 | if (!IWL_MVM_BT_COEX_CORUNNING) |
1374 | return 0; | |
1375 | ||
1376 | lockdep_assert_held(&mvm->mutex); | |
1377 | ||
a39979a8 EG |
1378 | /* Ignore updates if we are in force mode */ |
1379 | if (unlikely(mvm->bt_force_ant_mode != BT_FORCE_ANT_DIS)) | |
1380 | return 0; | |
1381 | ||
b9fae2d5 EG |
1382 | if (ant_isolation == mvm->last_ant_isol) |
1383 | return 0; | |
1384 | ||
1385 | for (lut = 0; lut < ARRAY_SIZE(antenna_coupling_ranges) - 1; lut++) | |
1386 | if (ant_isolation < antenna_coupling_ranges[lut + 1].range) | |
1387 | break; | |
1388 | ||
1389 | lower_bound = antenna_coupling_ranges[lut].range; | |
1390 | ||
1391 | if (lut < ARRAY_SIZE(antenna_coupling_ranges) - 1) | |
1392 | upper_bound = antenna_coupling_ranges[lut + 1].range; | |
1393 | else | |
1394 | upper_bound = antenna_coupling_ranges[lut].range; | |
1395 | ||
1396 | IWL_DEBUG_COEX(mvm, "Antenna isolation=%d in range [%d,%d[, lut=%d\n", | |
1397 | ant_isolation, lower_bound, upper_bound, lut); | |
1398 | ||
1399 | mvm->last_ant_isol = ant_isolation; | |
1400 | ||
1401 | if (mvm->last_corun_lut == lut) | |
1402 | return 0; | |
1403 | ||
1404 | mvm->last_corun_lut = lut; | |
1405 | ||
1406 | bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_KERNEL); | |
1407 | if (!bt_cmd) | |
1408 | return 0; | |
1409 | cmd.data[0] = bt_cmd; | |
1410 | ||
0ea8d043 | 1411 | bt_cmd->flags = cpu_to_le32(BT_COEX_NW_OLD); |
b9fae2d5 EG |
1412 | bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_ENABLE | |
1413 | BT_VALID_CORUN_LUT_20 | | |
1414 | BT_VALID_CORUN_LUT_40); | |
1415 | ||
1416 | /* For the moment, use the same LUT for 20GHz and 40GHz */ | |
1417 | memcpy(bt_cmd->bt4_corun_lut20, antenna_coupling_ranges[lut].lut20, | |
1418 | sizeof(bt_cmd->bt4_corun_lut20)); | |
1419 | ||
1420 | memcpy(bt_cmd->bt4_corun_lut40, antenna_coupling_ranges[lut].lut20, | |
1421 | sizeof(bt_cmd->bt4_corun_lut40)); | |
1422 | ||
fff47eb0 EG |
1423 | ret = iwl_mvm_send_cmd(mvm, &cmd); |
1424 | ||
1425 | kfree(bt_cmd); | |
1426 | return ret; | |
b9fae2d5 | 1427 | } |