projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
iwlwifi: remove CMD_SYNC
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / mvm / coex.c
CommitLineData
931d4160
EG		 1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
51368bf7 8 * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved.
931d4160
EG		 9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of version 2 of the GNU General Public License as
12 * published by the Free Software Foundation.
13 *
14 * This program is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
22 * USA
23 *
24 * The full GNU General Public License is included in this distribution
25 * in the file called COPYING.
26 *
27 * Contact Information:
28 * Intel Linux Wireless <ilw@linux.intel.com>
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 *
31 * BSD LICENSE
32 *
51368bf7 33 * Copyright(c) 2013 - 2014 Intel Corporation. All rights reserved.
931d4160
EG		 34 * All rights reserved.
35 *
36 * Redistribution and use in source and binary forms, with or without
37 * modification, are permitted provided that the following conditions
38 * are met:
39 *
40 * * Redistributions of source code must retain the above copyright
41 * notice, this list of conditions and the following disclaimer.
42 * * Redistributions in binary form must reproduce the above copyright
43 * notice, this list of conditions and the following disclaimer in
44 * the documentation and/or other materials provided with the
45 * distribution.
46 * * Neither the name Intel Corporation nor the names of its
47 * contributors may be used to endorse or promote products derived
48 * from this software without specific prior written permission.
49 *
50 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
51 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
52 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
53 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
54 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
55 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
56 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
57 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
58 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
59 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
60 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
61 *
62 *****************************************************************************/
63
ee7bea58
EG		 64#include <linux/ieee80211.h>
65#include <linux/etherdevice.h>
2b76ef13
EG		 66#include <net/mac80211.h>
67
5b7ff615 68#include "fw-api-coex.h"
931d4160
EG		 69#include "iwl-modparams.h"
70#include "mvm.h"
f421f9c3 71#include "iwl-debug.h"
931d4160
EG		 72
73#define EVENT_PRIO_ANT(_evt, _prio, _shrd_ant) \
74 [(_evt)] = (((_prio) << BT_COEX_PRIO_TBL_PRIO_POS) | \
75 ((_shrd_ant) << BT_COEX_PRIO_TBL_SHRD_ANT_POS))
76
77static const u8 iwl_bt_prio_tbl[BT_COEX_PRIO_TBL_EVT_MAX] = {
78 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_INIT_CALIB1,
79 BT_COEX_PRIO_TBL_PRIO_BYPASS, 0),
80 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_INIT_CALIB2,
81 BT_COEX_PRIO_TBL_PRIO_BYPASS, 1),
82 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_LOW1,
83 BT_COEX_PRIO_TBL_PRIO_LOW, 0),
84 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_LOW2,
85 BT_COEX_PRIO_TBL_PRIO_LOW, 1),
86 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_HIGH1,
87 BT_COEX_PRIO_TBL_PRIO_HIGH, 0),
88 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_HIGH2,
89 BT_COEX_PRIO_TBL_PRIO_HIGH, 1),
90 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_DTIM,
91 BT_COEX_PRIO_TBL_DISABLED, 0),
92 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_SCAN52,
93 BT_COEX_PRIO_TBL_PRIO_COEX_OFF, 0),
94 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_SCAN24,
95 BT_COEX_PRIO_TBL_PRIO_COEX_ON, 0),
96 EVENT_PRIO_ANT(BT_COEX_PRIO_TBL_EVT_IDLE,
97 BT_COEX_PRIO_TBL_PRIO_COEX_IDLE, 0),
98 0, 0, 0, 0, 0, 0,
99};
100
101#undef EVENT_PRIO_ANT
102
2b76ef13
EG		 103#define BT_ENABLE_REDUCED_TXPOWER_THRESHOLD (-62)
104#define BT_DISABLE_REDUCED_TXPOWER_THRESHOLD (-65)
dac94da8 105#define BT_ANTENNA_COUPLING_THRESHOLD (30)
2b76ef13 106
ae397472 107static int iwl_send_bt_prio_tbl(struct iwl_mvm *mvm)
931d4160 108{
a1022927 109 return iwl_mvm_send_cmd_pdu(mvm, BT_COEX_PRIO_TABLE, 0,
931d4160
EG		 110 sizeof(struct iwl_bt_coex_prio_tbl_cmd),
111 &iwl_bt_prio_tbl);
112}
113
2de13cae 114const u32 iwl_bt_ack_kill_msk[BT_KILL_MSK_MAX] = {
5b7e662b
EG		 115 [BT_KILL_MSK_DEFAULT] = 0xffff0000,
116 [BT_KILL_MSK_SCO_HID_A2DP] = 0xffffffff,
117 [BT_KILL_MSK_REDUCED_TXPOW] = 0,
931d4160
EG		 118};
119
2de13cae 120const u32 iwl_bt_cts_kill_msk[BT_KILL_MSK_MAX] = {
5b7e662b
EG		 121 [BT_KILL_MSK_DEFAULT] = 0xffff0000,
122 [BT_KILL_MSK_SCO_HID_A2DP] = 0xffffffff,
123 [BT_KILL_MSK_REDUCED_TXPOW] = 0,
931d4160
EG		 124};
125
dac94da8
EG		 126static const __le32 iwl_bt_prio_boost[BT_COEX_BOOST_SIZE] = {
127 cpu_to_le32(0xf0f0f0f0),
128 cpu_to_le32(0xc0c0c0c0),
129 cpu_to_le32(0xfcfcfcfc),
130 cpu_to_le32(0xff00ff00),
931d4160
EG		 131};
132
d1d5e3cd
EG		 133static const __le32 iwl_single_shared_ant[BT_COEX_MAX_LUT][BT_COEX_LUT_SIZE] = {
134 {
135 cpu_to_le32(0x40000000),
136 cpu_to_le32(0x00000000),
137 cpu_to_le32(0x44000000),
138 cpu_to_le32(0x00000000),
139 cpu_to_le32(0x40000000),
140 cpu_to_le32(0x00000000),
141 cpu_to_le32(0x44000000),
142 cpu_to_le32(0x00000000),
143 cpu_to_le32(0xc0004000),
144 cpu_to_le32(0xf0005000),
145 cpu_to_le32(0xc0004000),
146 cpu_to_le32(0xf0005000),
147 },
148 {
149 cpu_to_le32(0x40000000),
150 cpu_to_le32(0x00000000),
151 cpu_to_le32(0x44000000),
152 cpu_to_le32(0x00000000),
153 cpu_to_le32(0x40000000),
154 cpu_to_le32(0x00000000),
155 cpu_to_le32(0x44000000),
156 cpu_to_le32(0x00000000),
157 cpu_to_le32(0xc0004000),
158 cpu_to_le32(0xf0005000),
159 cpu_to_le32(0xc0004000),
160 cpu_to_le32(0xf0005000),
161 },
162 {
163 cpu_to_le32(0x40000000),
164 cpu_to_le32(0x00000000),
165 cpu_to_le32(0x44000000),
166 cpu_to_le32(0x00000000),
167 cpu_to_le32(0x40000000),
168 cpu_to_le32(0x00000000),
169 cpu_to_le32(0x44000000),
170 cpu_to_le32(0x00000000),
171 cpu_to_le32(0xc0004000),
172 cpu_to_le32(0xf0005000),
173 cpu_to_le32(0xc0004000),
174 cpu_to_le32(0xf0005000),
175 },
176};
177
dac94da8
EG		 178static const __le32 iwl_combined_lookup[BT_COEX_MAX_LUT][BT_COEX_LUT_SIZE] = {
179 {
180 /* Tight */
181 cpu_to_le32(0xaaaaaaaa),
182 cpu_to_le32(0xaaaaaaaa),
183 cpu_to_le32(0xaeaaaaaa),
184 cpu_to_le32(0xaaaaaaaa),
185 cpu_to_le32(0xcc00ff28),
186 cpu_to_le32(0x0000aaaa),
187 cpu_to_le32(0xcc00aaaa),
188 cpu_to_le32(0x0000aaaa),
189 cpu_to_le32(0xc0004000),
a6bc9280 190 cpu_to_le32(0x00004000),
dac94da8
EG		 191 cpu_to_le32(0xf0005000),
192 cpu_to_le32(0xf0005000),
193 },
194 {
195 /* Loose */
196 cpu_to_le32(0xaaaaaaaa),
197 cpu_to_le32(0xaaaaaaaa),
198 cpu_to_le32(0xaaaaaaaa),
199 cpu_to_le32(0xaaaaaaaa),
200 cpu_to_le32(0xcc00ff28),
201 cpu_to_le32(0x0000aaaa),
202 cpu_to_le32(0xcc00aaaa),
203 cpu_to_le32(0x0000aaaa),
204 cpu_to_le32(0x00000000),
205 cpu_to_le32(0x00000000),
206 cpu_to_le32(0xf0005000),
207 cpu_to_le32(0xf0005000),
208 },
209 {
210 /* Tx Tx disabled */
211 cpu_to_le32(0xaaaaaaaa),
212 cpu_to_le32(0xaaaaaaaa),
a6bc9280 213 cpu_to_le32(0xeeaaaaaa),
dac94da8
EG		 214 cpu_to_le32(0xaaaaaaaa),
215 cpu_to_le32(0xcc00ff28),
216 cpu_to_le32(0x0000aaaa),
217 cpu_to_le32(0xcc00aaaa),
218 cpu_to_le32(0x0000aaaa),
a6bc9280
EG		 219 cpu_to_le32(0xc0004000),
220 cpu_to_le32(0xc0004000),
221 cpu_to_le32(0xf0005000),
222 cpu_to_le32(0xf0005000),
dac94da8 223 },
931d4160
EG		 224};
225
dac94da8
EG		 226/* 20MHz / 40MHz below / 40Mhz above*/
227static const __le64 iwl_ci_mask[][3] = {
228 /* dummy entry for channel 0 */
229 {cpu_to_le64(0), cpu_to_le64(0), cpu_to_le64(0)},
230 {
231 cpu_to_le64(0x0000001FFFULL),
232 cpu_to_le64(0x0ULL),
233 cpu_to_le64(0x00007FFFFFULL),
234 },
235 {
236 cpu_to_le64(0x000000FFFFULL),
237 cpu_to_le64(0x0ULL),
238 cpu_to_le64(0x0003FFFFFFULL),
239 },
240 {
241 cpu_to_le64(0x000003FFFCULL),
242 cpu_to_le64(0x0ULL),
243 cpu_to_le64(0x000FFFFFFCULL),
244 },
245 {
246 cpu_to_le64(0x00001FFFE0ULL),
247 cpu_to_le64(0x0ULL),
248 cpu_to_le64(0x007FFFFFE0ULL),
249 },
250 {
251 cpu_to_le64(0x00007FFF80ULL),
252 cpu_to_le64(0x00007FFFFFULL),
253 cpu_to_le64(0x01FFFFFF80ULL),
254 },
255 {
256 cpu_to_le64(0x0003FFFC00ULL),
257 cpu_to_le64(0x0003FFFFFFULL),
258 cpu_to_le64(0x0FFFFFFC00ULL),
259 },
260 {
261 cpu_to_le64(0x000FFFF000ULL),
262 cpu_to_le64(0x000FFFFFFCULL),
263 cpu_to_le64(0x3FFFFFF000ULL),
264 },
265 {
266 cpu_to_le64(0x007FFF8000ULL),
267 cpu_to_le64(0x007FFFFFE0ULL),
268 cpu_to_le64(0xFFFFFF8000ULL),
269 },
270 {
271 cpu_to_le64(0x01FFFE0000ULL),
272 cpu_to_le64(0x01FFFFFF80ULL),
273 cpu_to_le64(0xFFFFFE0000ULL),
274 },
275 {
276 cpu_to_le64(0x0FFFF00000ULL),
277 cpu_to_le64(0x0FFFFFFC00ULL),
278 cpu_to_le64(0x0ULL),
279 },
280 {
281 cpu_to_le64(0x3FFFC00000ULL),
282 cpu_to_le64(0x3FFFFFF000ULL),
283 cpu_to_le64(0x0)
284 },
285 {
286 cpu_to_le64(0xFFFE000000ULL),
287 cpu_to_le64(0xFFFFFF8000ULL),
288 cpu_to_le64(0x0)
289 },
290 {
291 cpu_to_le64(0xFFF8000000ULL),
292 cpu_to_le64(0xFFFFFE0000ULL),
293 cpu_to_le64(0x0)
294 },
295 {
d2ccc902 296 cpu_to_le64(0xFFC0000000ULL),
dac94da8 297 cpu_to_le64(0x0ULL),
d2ccc902 298 cpu_to_le64(0x0ULL)
dac94da8 299 },
931d4160
EG		 300};
301
dac94da8
EG		 302static const __le32 iwl_bt_mprio_lut[BT_COEX_MULTI_PRIO_LUT_SIZE] = {
303 cpu_to_le32(0x22002200),
304 cpu_to_le32(0x33113311),
e715c3a9
EG		 305};
306
b9fae2d5
EG		 307struct corunning_block_luts {
308 u8 range;
309 __le32 lut20[BT_COEX_CORUN_LUT_SIZE];
310};
311
312/*
313 * Ranges for the antenna coupling calibration / co-running block LUT:
314 * LUT0: [ 0, 12[
315 * LUT1: [12, 20[
316 * LUT2: [20, 21[
317 * LUT3: [21, 23[
318 * LUT4: [23, 27[
319 * LUT5: [27, 30[
320 * LUT6: [30, 32[
321 * LUT7: [32, 33[
322 * LUT8: [33, - [
323 */
324static const struct corunning_block_luts antenna_coupling_ranges[] = {
325 {
326 .range = 0,
327 .lut20 = {
328 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
329 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
330 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
331 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
332 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
333 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
334 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
335 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
336 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
337 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
338 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
339 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
340 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
341 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
342 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
343 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
344 },
345 },
346 {
347 .range = 12,
348 .lut20 = {
349 cpu_to_le32(0x00000001), cpu_to_le32(0x00000000),
350 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
351 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
352 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
353 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
354 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
355 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
356 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
357 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
358 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
359 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
360 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
361 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
362 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
363 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
364 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
365 },
366 },
367 {
368 .range = 20,
369 .lut20 = {
370 cpu_to_le32(0x00000002), cpu_to_le32(0x00000000),
371 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
372 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
373 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
374 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
375 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
376 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
377 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
378 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
379 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
380 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
381 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
382 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
383 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
384 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
385 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
386 },
387 },
388 {
389 .range = 21,
390 .lut20 = {
391 cpu_to_le32(0x00000003), cpu_to_le32(0x00000000),
392 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
393 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
394 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
395 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
396 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
397 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
398 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
399 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
400 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
401 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
402 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
403 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
404 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
405 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
406 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
407 },
408 },
409 {
410 .range = 23,
411 .lut20 = {
412 cpu_to_le32(0x00000004), cpu_to_le32(0x00000000),
413 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
414 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
415 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
416 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
417 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
418 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
419 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
420 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
421 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
422 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
423 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
424 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
425 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
426 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
427 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
428 },
429 },
430 {
431 .range = 27,
432 .lut20 = {
433 cpu_to_le32(0x00000005), cpu_to_le32(0x00000000),
434 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
435 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
436 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
437 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
438 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
439 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
440 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
441 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
442 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
443 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
444 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
445 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
446 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
447 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
448 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
449 },
450 },
451 {
452 .range = 30,
453 .lut20 = {
454 cpu_to_le32(0x00000006), cpu_to_le32(0x00000000),
455 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
456 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
457 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
458 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
459 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
460 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
461 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
462 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
463 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
464 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
465 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
466 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
467 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
468 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
469 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
470 },
471 },
472 {
473 .range = 32,
474 .lut20 = {
475 cpu_to_le32(0x00000007), cpu_to_le32(0x00000000),
476 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
477 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
478 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
479 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
480 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
481 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
482 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
483 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
484 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
485 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
486 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
487 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
488 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
489 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
490 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
491 },
492 },
493 {
494 .range = 33,
495 .lut20 = {
496 cpu_to_le32(0x00000008), cpu_to_le32(0x00000000),
497 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
498 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
499 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
500 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
501 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
502 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
503 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
504 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
505 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
506 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
507 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
508 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
509 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
510 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
511 cpu_to_le32(0x00000000), cpu_to_le32(0x00000000),
512 },
513 },
514};
515
4515f30f
EG		 516static enum iwl_bt_coex_lut_type
517iwl_get_coex_type(struct iwl_mvm *mvm, const struct ieee80211_vif *vif)
518{
519 struct ieee80211_chanctx_conf *chanctx_conf;
520 enum iwl_bt_coex_lut_type ret;
521 u16 phy_ctx_id;
522
9145d151
EG		 523 /*
524 * Checking that we hold mvm->mutex is a good idea, but the rate
525 * control can't acquire the mutex since it runs in Tx path.
526 * So this is racy in that case, but in the worst case, the AMPDU
527 * size limit will be wrong for a short time which is not a big
528 * issue.
529 */
4515f30f
EG		 530
531 rcu_read_lock();
532
533 chanctx_conf = rcu_dereference(vif->chanctx_conf);
534
535 if (!chanctx_conf ||
536 chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ) {
537 rcu_read_unlock();
538 return BT_COEX_LOOSE_LUT;
539 }
540
541 ret = BT_COEX_TX_DIS_LUT;
542
39149911
EG		 543 if (mvm->cfg->bt_shared_single_ant) {
544 rcu_read_unlock();
545 return ret;
546 }
547
4515f30f
EG		 548 phy_ctx_id = *((u16 *)chanctx_conf->drv_priv);
549
550 if (mvm->last_bt_ci_cmd.primary_ch_phy_id == phy_ctx_id)
551 ret = le32_to_cpu(mvm->last_bt_notif.primary_ch_lut);
552 else if (mvm->last_bt_ci_cmd.secondary_ch_phy_id == phy_ctx_id)
553 ret = le32_to_cpu(mvm->last_bt_notif.secondary_ch_lut);
554 /* else - default = TX TX disallowed */
555
556 rcu_read_unlock();
557
558 return ret;
559}
560
931d4160
EG		 561int iwl_send_bt_init_conf(struct iwl_mvm *mvm)
562{
03e304e4
EG		 563 struct iwl_bt_coex_cmd *bt_cmd;
564 struct iwl_host_cmd cmd = {
565 .id = BT_CONFIG,
566 .len = { sizeof(*bt_cmd), },
567 .dataflags = { IWL_HCMD_DFL_NOCOPY, },
931d4160
EG		 568 };
569 int ret;
dac94da8
EG		 570 u32 flags;
571
ae397472
EG		 572 ret = iwl_send_bt_prio_tbl(mvm);
573 if (ret)
574 return ret;
575
03e304e4
EG		 576 bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_KERNEL);
577 if (!bt_cmd)
578 return -ENOMEM;
579 cmd.data[0] = bt_cmd;
580
581 bt_cmd->max_kill = 5;
8a0063a0
EG		 582 bt_cmd->bt4_antenna_isolation_thr = BT_ANTENNA_COUPLING_THRESHOLD;
583 bt_cmd->bt4_antenna_isolation = iwlwifi_mod_params.ant_coupling;
584 bt_cmd->bt4_tx_tx_delta_freq_thr = 15;
585 bt_cmd->bt4_tx_rx_max_freq0 = 15;
e78973ef
EG		 586 bt_cmd->override_primary_lut = BT_COEX_INVALID_LUT;
587 bt_cmd->override_secondary_lut = BT_COEX_INVALID_LUT;
03e304e4 588
dac94da8 589 flags = iwlwifi_mod_params.bt_coex_active ?
931d4160 590 BT_COEX_NW : BT_COEX_DISABLE;
dac94da8 591 bt_cmd->flags = cpu_to_le32(flags);
931d4160 592
dac94da8 593 bt_cmd->valid_bit_msk = cpu_to_le32(BT_VALID_ENABLE |
03e304e4
EG		 594 BT_VALID_BT_PRIO_BOOST |
595 BT_VALID_MAX_KILL |
596 BT_VALID_3W_TMRS |
597 BT_VALID_KILL_ACK |
598 BT_VALID_KILL_CTS |
599 BT_VALID_REDUCED_TX_POWER |
dac94da8
EG		 600 BT_VALID_LUT |
601 BT_VALID_WIFI_RX_SW_PRIO_BOOST |
602 BT_VALID_WIFI_TX_SW_PRIO_BOOST |
dac94da8
EG		 603 BT_VALID_ANT_ISOLATION |
604 BT_VALID_ANT_ISOLATION_THRS |
605 BT_VALID_TXTX_DELTA_FREQ_THRS |
b9c509cc
EG		 606 BT_VALID_TXRX_MAX_FREQ_0 |
607 BT_VALID_SYNC_TO_SCO);
dac94da8 608
741e703b
EG		 609 if (IWL_MVM_BT_COEX_SYNC2SCO)
610 bt_cmd->flags |= cpu_to_le32(BT_COEX_SYNC2SCO);
611
b9fae2d5 612 if (IWL_MVM_BT_COEX_CORUNNING) {
0fed2bcf
EG		 613 bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_CORUN_LUT_20 |
614 BT_VALID_CORUN_LUT_40);
b9fae2d5
EG		 615 bt_cmd->flags |= cpu_to_le32(BT_COEX_CORUNNING);
616 }
617
cdb00563
EG		 618 if (IWL_MVM_BT_COEX_MPLUT) {
619 bt_cmd->flags |= cpu_to_le32(BT_COEX_MPLUT);
0fed2bcf 620 bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_MULTI_PRIO_LUT);
cdb00563
EG		 621 }
622
d1d5e3cd
EG		 623 if (mvm->cfg->bt_shared_single_ant)
624 memcpy(&bt_cmd->decision_lut, iwl_single_shared_ant,
625 sizeof(iwl_single_shared_ant));
626 else
627 memcpy(&bt_cmd->decision_lut, iwl_combined_lookup,
628 sizeof(iwl_combined_lookup));
629
b9fae2d5
EG		 630 /* Take first Co-running block LUT to get started */
631 memcpy(bt_cmd->bt4_corun_lut20, antenna_coupling_ranges[0].lut20,
632 sizeof(bt_cmd->bt4_corun_lut20));
633 memcpy(bt_cmd->bt4_corun_lut40, antenna_coupling_ranges[0].lut20,
634 sizeof(bt_cmd->bt4_corun_lut40));
635
dac94da8
EG		 636 memcpy(&bt_cmd->bt_prio_boost, iwl_bt_prio_boost,
637 sizeof(iwl_bt_prio_boost));
638 memcpy(&bt_cmd->bt4_multiprio_lut, iwl_bt_mprio_lut,
639 sizeof(iwl_bt_mprio_lut));
03e304e4 640 bt_cmd->kill_ack_msk =
931d4160 641 cpu_to_le32(iwl_bt_ack_kill_msk[BT_KILL_MSK_DEFAULT]);
03e304e4 642 bt_cmd->kill_cts_msk =
931d4160
EG		 643 cpu_to_le32(iwl_bt_cts_kill_msk[BT_KILL_MSK_DEFAULT]);
644
2b76ef13 645 memset(&mvm->last_bt_notif, 0, sizeof(mvm->last_bt_notif));
dac94da8 646 memset(&mvm->last_bt_ci_cmd, 0, sizeof(mvm->last_bt_ci_cmd));
2b76ef13 647
03e304e4 648 ret = iwl_mvm_send_cmd(mvm, &cmd);
931d4160 649
03e304e4
EG		 650 kfree(bt_cmd);
651 return ret;
931d4160 652}
f421f9c3 653
2b76ef13
EG		 654static int iwl_mvm_bt_udpate_ctrl_kill_msk(struct iwl_mvm *mvm,
655 bool reduced_tx_power)
656{
657 enum iwl_bt_kill_msk bt_kill_msk;
03e304e4 658 struct iwl_bt_coex_cmd *bt_cmd;
2b76ef13 659 struct iwl_bt_coex_profile_notif *notif = &mvm->last_bt_notif;
03e304e4
EG		 660 struct iwl_host_cmd cmd = {
661 .id = BT_CONFIG,
662 .data[0] = &bt_cmd,
663 .len = { sizeof(*bt_cmd), },
664 .dataflags = { IWL_HCMD_DFL_NOCOPY, },
03e304e4
EG		 665 };
666 int ret = 0;
2b76ef13
EG		 667
668 lockdep_assert_held(&mvm->mutex);
669
670 if (reduced_tx_power) {
671 /* Reduced Tx power has precedence on the type of the profile */
672 bt_kill_msk = BT_KILL_MSK_REDUCED_TXPOW;
673 } else {
674 /* Low latency BT profile is active: give higher prio to BT */
675 if (BT_MBOX_MSG(notif, 3, SCO_STATE) ||
676 BT_MBOX_MSG(notif, 3, A2DP_STATE) ||
677 BT_MBOX_MSG(notif, 3, SNIFF_STATE))
678 bt_kill_msk = BT_KILL_MSK_SCO_HID_A2DP;
679 else
680 bt_kill_msk = BT_KILL_MSK_DEFAULT;
681 }
682
683 IWL_DEBUG_COEX(mvm,
684 "Update kill_msk: %d - SCO %sactive A2DP %sactive SNIFF %sactive\n",
685 bt_kill_msk,
686 BT_MBOX_MSG(notif, 3, SCO_STATE) ? "" : "in",
687 BT_MBOX_MSG(notif, 3, A2DP_STATE) ? "" : "in",
688 BT_MBOX_MSG(notif, 3, SNIFF_STATE) ? "" : "in");
689
690 /* Don't send HCMD if there is no update */
691 if (bt_kill_msk == mvm->bt_kill_msk)
692 return 0;
693
694 mvm->bt_kill_msk = bt_kill_msk;
03e304e4
EG		 695
696 bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_KERNEL);
697 if (!bt_cmd)
698 return -ENOMEM;
699 cmd.data[0] = bt_cmd;
7352cac0 700 bt_cmd->flags = cpu_to_le32(BT_COEX_NW);
03e304e4
EG		 701
702 bt_cmd->kill_ack_msk = cpu_to_le32(iwl_bt_ack_kill_msk[bt_kill_msk]);
703 bt_cmd->kill_cts_msk = cpu_to_le32(iwl_bt_cts_kill_msk[bt_kill_msk]);
7352cac0
EG		 704 bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_ENABLE |
705 BT_VALID_KILL_ACK |
706 BT_VALID_KILL_CTS);
2b76ef13 707
dac94da8
EG		 708 IWL_DEBUG_COEX(mvm, "ACK Kill msk = 0x%08x, CTS Kill msk = 0x%08x\n",
709 iwl_bt_ack_kill_msk[bt_kill_msk],
710 iwl_bt_cts_kill_msk[bt_kill_msk]);
03e304e4
EG		 711
712 ret = iwl_mvm_send_cmd(mvm, &cmd);
713
714 kfree(bt_cmd);
715 return ret;
2b76ef13
EG		 716}
717
32a65c34 718int iwl_mvm_bt_coex_reduced_txp(struct iwl_mvm *mvm, u8 sta_id, bool enable)
2b76ef13 719{
03e304e4
EG		 720 struct iwl_bt_coex_cmd *bt_cmd;
721 /* Send ASYNC since this can be sent from an atomic context */
722 struct iwl_host_cmd cmd = {
723 .id = BT_CONFIG,
724 .len = { sizeof(*bt_cmd), },
b9fae2d5 725 .dataflags = { IWL_HCMD_DFL_NOCOPY, },
03e304e4 726 .flags = CMD_ASYNC,
2b76ef13 727 };
2b76ef13 728 struct iwl_mvm_sta *mvmsta;
03e304e4 729 int ret;
2b76ef13 730
f327b04c
EG		 731 mvmsta = iwl_mvm_sta_from_staid_protected(mvm, sta_id);
732 if (!mvmsta)
2b76ef13
EG		 733 return 0;
734
2b76ef13 735 /* nothing to do */
32a65c34
EG		 736 if (mvmsta->bt_reduced_txpower_dbg ||
737 mvmsta->bt_reduced_txpower == enable)
2b76ef13
EG		 738 return 0;
739
03e304e4
EG		 740 bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_ATOMIC);
741 if (!bt_cmd)
742 return -ENOMEM;
743 cmd.data[0] = bt_cmd;
7352cac0 744 bt_cmd->flags = cpu_to_le32(BT_COEX_NW);
03e304e4 745
7352cac0
EG		 746 bt_cmd->valid_bit_msk =
747 cpu_to_le32(BT_VALID_ENABLE | BT_VALID_REDUCED_TX_POWER);
03e304e4
EG		 748 bt_cmd->bt_reduced_tx_power = sta_id;
749
2b76ef13 750 if (enable)
03e304e4 751 bt_cmd->bt_reduced_tx_power |= BT_REDUCED_TX_POWER_BIT;
2b76ef13
EG		 752
753 IWL_DEBUG_COEX(mvm, "%sable reduced Tx Power for sta %d\n",
754 enable ? "en" : "dis", sta_id);
755
756 mvmsta->bt_reduced_txpower = enable;
757
03e304e4
EG		 758 ret = iwl_mvm_send_cmd(mvm, &cmd);
759
760 kfree(bt_cmd);
761 return ret;
2b76ef13
EG		 762}
763
764struct iwl_bt_iterator_data {
7da052b8 765 struct iwl_bt_coex_profile_notif *notif;
2b76ef13
EG		 766 struct iwl_mvm *mvm;
767 u32 num_bss_ifaces;
9e511c31 768 bool reduced_tx_power;
dac94da8
EG		 769 struct ieee80211_chanctx_conf *primary;
770 struct ieee80211_chanctx_conf *secondary;
0ee5bcdd 771 bool primary_ll;
7da052b8
EG		 772};
773
f6fc5775
EG		 774static inline
775void iwl_mvm_bt_coex_enable_rssi_event(struct iwl_mvm *mvm,
776 struct ieee80211_vif *vif,
777 bool enable, int rssi)
778{
779 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
780
781 mvmvif->bf_data.last_bt_coex_event = rssi;
782 mvmvif->bf_data.bt_coex_max_thold =
783 enable ? BT_ENABLE_REDUCED_TXPOWER_THRESHOLD : 0;
784 mvmvif->bf_data.bt_coex_min_thold =
785 enable ? BT_DISABLE_REDUCED_TXPOWER_THRESHOLD : 0;
786}
787
dac94da8 788/* must be called under rcu_read_lock */
7da052b8
EG		 789static void iwl_mvm_bt_notif_iterator(void *_data, u8 *mac,
790 struct ieee80211_vif *vif)
791{
792 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
2b76ef13
EG		 793 struct iwl_bt_iterator_data *data = _data;
794 struct iwl_mvm *mvm = data->mvm;
7da052b8
EG		 795 struct ieee80211_chanctx_conf *chanctx_conf;
796 enum ieee80211_smps_mode smps_mode;
f6415f6b 797 u32 bt_activity_grading;
2b76ef13 798 int ave_rssi;
7da052b8 799
9ee718aa 800 lockdep_assert_held(&mvm->mutex);
7da052b8 801
f6415f6b
EG		 802 switch (vif->type) {
803 case NL80211_IFTYPE_STATION:
804 /* default smps_mode for BSS / P2P client is AUTOMATIC */
805 smps_mode = IEEE80211_SMPS_AUTOMATIC;
806 data->num_bss_ifaces++;
807
808 /*
809 * Count unassoc BSSes, relax SMSP constraints
810 * and disable reduced Tx Power
811 */
812 if (!vif->bss_conf.assoc) {
813 iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX,
814 smps_mode);
815 if (iwl_mvm_bt_coex_reduced_txp(mvm,
816 mvmvif->ap_sta_id,
817 false))
818 IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
819 return;
820 }
821 break;
822 case NL80211_IFTYPE_AP:
823 /* default smps_mode for AP / GO is OFF */
824 smps_mode = IEEE80211_SMPS_OFF;
825 if (!mvmvif->ap_ibss_active) {
826 iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX,
827 smps_mode);
828 return;
829 }
7da052b8 830
f6415f6b
EG		 831 /* the Ack / Cts kill mask must be default if AP / GO */
832 data->reduced_tx_power = false;
833 break;
834 default:
835 return;
836 }
7da052b8 837
dac94da8
EG		 838 chanctx_conf = rcu_dereference(vif->chanctx_conf);
839
840 /* If channel context is invalid or not on 2.4GHz .. */
841 if ((!chanctx_conf ||
842 chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ)) {
f6415f6b
EG		 843 /* ... relax constraints and disable rssi events */
844 iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX,
845 smps_mode);
846 if (vif->type == NL80211_IFTYPE_STATION)
847 iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0);
41069b46 848 return;
dac94da8
EG		 849 }
850
f6415f6b
EG		 851 bt_activity_grading = le32_to_cpu(data->notif->bt_activity_grading);
852 if (bt_activity_grading >= BT_HIGH_TRAFFIC)
853 smps_mode = IEEE80211_SMPS_STATIC;
854 else if (bt_activity_grading >= BT_LOW_TRAFFIC)
855 smps_mode = vif->type == NL80211_IFTYPE_AP ?
856 IEEE80211_SMPS_OFF :
857 IEEE80211_SMPS_DYNAMIC;
858 IWL_DEBUG_COEX(data->mvm,
859 "mac %d: bt_status %d bt_activity_grading %d smps_req %d\n",
860 mvmvif->id, data->notif->bt_status, bt_activity_grading,
861 smps_mode);
862
863 iwl_mvm_update_smps(mvm, vif, IWL_MVM_SMPS_REQ_BT_COEX, smps_mode);
864
0ee5bcdd
EG		 865 /* low latency is always primary */
866 if (iwl_mvm_vif_low_latency(mvmvif)) {
867 data->primary_ll = true;
868
869 data->secondary = data->primary;
870 data->primary = chanctx_conf;
871 }
872
dac94da8 873 if (vif->type == NL80211_IFTYPE_AP) {
5023d966 874 if (!mvmvif->ap_ibss_active)
dac94da8
EG		 875 return;
876
dac94da8
EG		 877 if (chanctx_conf == data->primary)
878 return;
879
0ee5bcdd
EG		 880 if (!data->primary_ll) {
881 /*
882 * downgrade the current primary no matter what its
883 * type is.
884 */
885 data->secondary = data->primary;
886 data->primary = chanctx_conf;
887 } else {
888 /* there is low latency vif - we will be secondary */
889 data->secondary = chanctx_conf;
890 }
9166b1ee
EG		 891 return;
892 }
893
0ee5bcdd
EG		 894 /*
895 * STA / P2P Client, try to be primary if first vif. If we are in low
896 * latency mode, we are already in primary and just don't do much
897 */
dac94da8
EG		 898 if (!data->primary || data->primary == chanctx_conf)
899 data->primary = chanctx_conf;
900 else if (!data->secondary)
901 /* if secondary is not NULL, it might be a GO */
902 data->secondary = chanctx_conf;
903
2b76ef13 904 /* don't reduce the Tx power if in loose scheme */
39149911
EG		 905 if (iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT ||
906 mvm->cfg->bt_shared_single_ant) {
907 data->reduced_tx_power = false;
f6fc5775 908 iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0);
2b76ef13 909 return;
39149911 910 }
2b76ef13 911
4515f30f 912 /* reduced Txpower only if BT is on, so ...*/
0af8835e 913 if (!data->notif->bt_status) {
2b76ef13
EG		 914 /* ... cancel reduced Tx power ... */
915 if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false))
916 IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
9e511c31 917 data->reduced_tx_power = false;
2b76ef13
EG		 918
919 /* ... and there is no need to get reports on RSSI any more. */
f6fc5775 920 iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, false, 0);
2b76ef13
EG		 921 return;
922 }
923
911222b5
AO		 924 /* try to get the avg rssi from fw */
925 ave_rssi = mvmvif->bf_data.ave_beacon_signal;
2b76ef13
EG		 926
927 /* if the RSSI isn't valid, fake it is very low */
928 if (!ave_rssi)
929 ave_rssi = -100;
930 if (ave_rssi > BT_ENABLE_REDUCED_TXPOWER_THRESHOLD) {
931 if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true))
932 IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
933
934 /*
935 * bt_kill_msk can be BT_KILL_MSK_REDUCED_TXPOW only if all the
936 * BSS / P2P clients have rssi above threshold.
937 * We set the bt_kill_msk to BT_KILL_MSK_REDUCED_TXPOW before
938 * the iteration, if one interface's rssi isn't good enough,
939 * bt_kill_msk will be set to default values.
940 */
941 } else if (ave_rssi < BT_DISABLE_REDUCED_TXPOWER_THRESHOLD) {
942 if (iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, false))
943 IWL_ERR(mvm, "Couldn't send BT_CONFIG cmd\n");
944
945 /*
946 * One interface hasn't rssi above threshold, bt_kill_msk must
947 * be set to default values.
948 */
9e511c31 949 data->reduced_tx_power = false;
2b76ef13
EG		 950 }
951
952 /* Begin to monitor the RSSI: it may influence the reduced Tx power */
f6fc5775 953 iwl_mvm_bt_coex_enable_rssi_event(mvm, vif, true, ave_rssi);
7da052b8
EG		 954}
955
d37cac98 956static void iwl_mvm_bt_coex_notif_handle(struct iwl_mvm *mvm)
f421f9c3 957{
2b76ef13 958 struct iwl_bt_iterator_data data = {
7da052b8 959 .mvm = mvm,
d37cac98 960 .notif = &mvm->last_bt_notif,
9e511c31 961 .reduced_tx_power = true,
7da052b8 962 };
dac94da8
EG		 963 struct iwl_bt_coex_ci_cmd cmd = {};
964 u8 ci_bw_idx;
f421f9c3 965
dac94da8 966 rcu_read_lock();
7da052b8
EG		 967 ieee80211_iterate_active_interfaces_atomic(
968 mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
969 iwl_mvm_bt_notif_iterator, &data);
970
dac94da8
EG		 971 if (data.primary) {
972 struct ieee80211_chanctx_conf *chan = data.primary;
973 if (WARN_ON(!chan->def.chan)) {
974 rcu_read_unlock();
975 return;
976 }
977
978 if (chan->def.width < NL80211_CHAN_WIDTH_40) {
979 ci_bw_idx = 0;
980 cmd.co_run_bw_primary = 0;
981 } else {
982 cmd.co_run_bw_primary = 1;
983 if (chan->def.center_freq1 >
984 chan->def.chan->center_freq)
985 ci_bw_idx = 2;
986 else
987 ci_bw_idx = 1;
988 }
989
990 cmd.bt_primary_ci =
991 iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx];
992 cmd.primary_ch_phy_id = *((u16 *)data.primary->drv_priv);
993 }
994
995 if (data.secondary) {
996 struct ieee80211_chanctx_conf *chan = data.secondary;
997 if (WARN_ON(!data.secondary->def.chan)) {
998 rcu_read_unlock();
999 return;
1000 }
1001
1002 if (chan->def.width < NL80211_CHAN_WIDTH_40) {
1003 ci_bw_idx = 0;
1004 cmd.co_run_bw_secondary = 0;
1005 } else {
1006 cmd.co_run_bw_secondary = 1;
1007 if (chan->def.center_freq1 >
1008 chan->def.chan->center_freq)
1009 ci_bw_idx = 2;
1010 else
1011 ci_bw_idx = 1;
1012 }
1013
1014 cmd.bt_secondary_ci =
1015 iwl_ci_mask[chan->def.chan->hw_value][ci_bw_idx];
c92f06a1 1016 cmd.secondary_ch_phy_id = *((u16 *)data.secondary->drv_priv);
dac94da8
EG		 1017 }
1018
1019 rcu_read_unlock();
1020
1021 /* Don't spam the fw with the same command over and over */
1022 if (memcmp(&cmd, &mvm->last_bt_ci_cmd, sizeof(cmd))) {
a1022927 1023 if (iwl_mvm_send_cmd_pdu(mvm, BT_COEX_CI, 0,
dac94da8 1024 sizeof(cmd), &cmd))
3c6acb61 1025 IWL_ERR(mvm, "Failed to send BT_CI cmd\n");
dac94da8
EG		 1026 memcpy(&mvm->last_bt_ci_cmd, &cmd, sizeof(cmd));
1027 }
1028
2b76ef13
EG		 1029 /*
1030 * If there are no BSS / P2P client interfaces, reduced Tx Power is
1031 * irrelevant since it is based on the RSSI coming from the beacon.
1032 * Use BT_KILL_MSK_DEFAULT in that case.
1033 */
9e511c31 1034 data.reduced_tx_power = data.reduced_tx_power && data.num_bss_ifaces;
2b76ef13 1035
9e511c31 1036 if (iwl_mvm_bt_udpate_ctrl_kill_msk(mvm, data.reduced_tx_power))
2b76ef13 1037 IWL_ERR(mvm, "Failed to update the ctrl_kill_msk\n");
9166b1ee
EG		 1038}
1039
1040/* upon association, the fw will send in BT Coex notification */
1041int iwl_mvm_rx_bt_coex_notif(struct iwl_mvm *mvm,
1042 struct iwl_rx_cmd_buffer *rxb,
1043 struct iwl_device_cmd *dev_cmd)
1044{
1045 struct iwl_rx_packet *pkt = rxb_addr(rxb);
1046 struct iwl_bt_coex_profile_notif *notif = (void *)pkt->data;
1047
1048
1049 IWL_DEBUG_COEX(mvm, "BT Coex Notification received\n");
dac94da8
EG		 1050 IWL_DEBUG_COEX(mvm, "\tBT status: %s\n",
1051 notif->bt_status ? "ON" : "OFF");
9166b1ee 1052 IWL_DEBUG_COEX(mvm, "\tBT open conn %d\n", notif->bt_open_conn);
dac94da8
EG		 1053 IWL_DEBUG_COEX(mvm, "\tBT ci compliance %d\n", notif->bt_ci_compliance);
1054 IWL_DEBUG_COEX(mvm, "\tBT primary_ch_lut %d\n",
1055 le32_to_cpu(notif->primary_ch_lut));
1056 IWL_DEBUG_COEX(mvm, "\tBT secondary_ch_lut %d\n",
1057 le32_to_cpu(notif->secondary_ch_lut));
1058 IWL_DEBUG_COEX(mvm, "\tBT activity grading %d\n",
1059 le32_to_cpu(notif->bt_activity_grading));
9166b1ee
EG		 1060 IWL_DEBUG_COEX(mvm, "\tBT agg traffic load %d\n",
1061 notif->bt_agg_traffic_load);
9166b1ee 1062
d37cac98
EG		 1063 /* remember this notification for future use: rssi fluctuations */
1064 memcpy(&mvm->last_bt_notif, notif, sizeof(mvm->last_bt_notif));
1065
1066 iwl_mvm_bt_coex_notif_handle(mvm);
2b76ef13
EG		 1067
1068 /*
1069 * This is an async handler for a notification, returning anything other
1070 * than 0 doesn't make sense even if HCMD failed.
1071 */
1072 return 0;
1073}
1074
1075static void iwl_mvm_bt_rssi_iterator(void *_data, u8 *mac,
1076 struct ieee80211_vif *vif)
1077{
1078 struct iwl_mvm_vif *mvmvif = (void *)vif->drv_priv;
1079 struct iwl_bt_iterator_data *data = _data;
1080 struct iwl_mvm *mvm = data->mvm;
1081
1082 struct ieee80211_sta *sta;
1083 struct iwl_mvm_sta *mvmsta;
1084
f6fc5775
EG		 1085 struct ieee80211_chanctx_conf *chanctx_conf;
1086
1087 rcu_read_lock();
1088 chanctx_conf = rcu_dereference(vif->chanctx_conf);
1089 /* If channel context is invalid or not on 2.4GHz - don't count it */
1090 if (!chanctx_conf ||
1091 chanctx_conf->def.chan->band != IEEE80211_BAND_2GHZ) {
1092 rcu_read_unlock();
1093 return;
1094 }
1095 rcu_read_unlock();
1096
2b76ef13
EG		 1097 if (vif->type != NL80211_IFTYPE_STATION ||
1098 mvmvif->ap_sta_id == IWL_MVM_STATION_COUNT)
1099 return;
1100
1101 sta = rcu_dereference_protected(mvm->fw_id_to_mac_id[mvmvif->ap_sta_id],
1102 lockdep_is_held(&mvm->mutex));
56c07a9c
EG		 1103
1104 /* This can happen if the station has been removed right now */
1105 if (IS_ERR_OR_NULL(sta))
1106 return;
1107
5b577a90 1108 mvmsta = iwl_mvm_sta_from_mac80211(sta);
2b76ef13 1109
8e0366f9
EG		 1110 data->num_bss_ifaces++;
1111
2b76ef13
EG		 1112 /*
1113 * This interface doesn't support reduced Tx power (because of low
1114 * RSSI probably), then set bt_kill_msk to default values.
1115 */
1116 if (!mvmsta->bt_reduced_txpower)
9e511c31 1117 data->reduced_tx_power = false;
2b76ef13
EG		 1118 /* else - possibly leave it to BT_KILL_MSK_REDUCED_TXPOW */
1119}
1120
1121void iwl_mvm_bt_rssi_event(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
1122 enum ieee80211_rssi_event rssi_event)
1123{
1124 struct iwl_mvm_vif *mvmvif = (void *)vif->drv_priv;
2b76ef13
EG		 1125 struct iwl_bt_iterator_data data = {
1126 .mvm = mvm,
9e511c31 1127 .reduced_tx_power = true,
2b76ef13
EG		 1128 };
1129 int ret;
1130
3dd1cd2d 1131 lockdep_assert_held(&mvm->mutex);
2b76ef13 1132
1e929199
EG		 1133 /*
1134 * Rssi update while not associated - can happen since the statistics
1135 * are handled asynchronously
1136 */
1137 if (mvmvif->ap_sta_id == IWL_MVM_STATION_COUNT)
3dd1cd2d 1138 return;
2b76ef13 1139
4515f30f 1140 /* No BT - reports should be disabled */
0af8835e 1141 if (!mvm->last_bt_notif.bt_status)
3dd1cd2d 1142 return;
2b76ef13
EG		 1143
1144 IWL_DEBUG_COEX(mvm, "RSSI for %pM is now %s\n", vif->bss_conf.bssid,
1145 rssi_event == RSSI_EVENT_HIGH ? "HIGH" : "LOW");
1146
1147 /*
1148 * Check if rssi is good enough for reduced Tx power, but not in loose
1149 * scheme.
1150 */
39149911 1151 if (rssi_event == RSSI_EVENT_LOW || mvm->cfg->bt_shared_single_ant ||
4515f30f 1152 iwl_get_coex_type(mvm, vif) == BT_COEX_LOOSE_LUT)
2b76ef13
EG		 1153 ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id,
1154 false);
f421f9c3 1155 else
2b76ef13 1156 ret = iwl_mvm_bt_coex_reduced_txp(mvm, mvmvif->ap_sta_id, true);
f421f9c3 1157
2b76ef13
EG		 1158 if (ret)
1159 IWL_ERR(mvm, "couldn't send BT_CONFIG HCMD upon RSSI event\n");
f421f9c3 1160
2b76ef13
EG		 1161 ieee80211_iterate_active_interfaces_atomic(
1162 mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
1163 iwl_mvm_bt_rssi_iterator, &data);
f421f9c3 1164
2b76ef13
EG		 1165 /*
1166 * If there are no BSS / P2P client interfaces, reduced Tx Power is
1167 * irrelevant since it is based on the RSSI coming from the beacon.
1168 * Use BT_KILL_MSK_DEFAULT in that case.
1169 */
9e511c31 1170 data.reduced_tx_power = data.reduced_tx_power && data.num_bss_ifaces;
f421f9c3 1171
9e511c31 1172 if (iwl_mvm_bt_udpate_ctrl_kill_msk(mvm, data.reduced_tx_power))
2b76ef13 1173 IWL_ERR(mvm, "Failed to update the ctrl_kill_msk\n");
f421f9c3 1174}
9166b1ee 1175
9145d151
EG		 1176#define LINK_QUAL_AGG_TIME_LIMIT_DEF (4000)
1177#define LINK_QUAL_AGG_TIME_LIMIT_BT_ACT (1200)
1178
5b7ff615
EG		 1179u16 iwl_mvm_coex_agg_time_limit(struct iwl_mvm *mvm,
1180 struct ieee80211_sta *sta)
9145d151 1181{
5b577a90 1182 struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta);
9145d151
EG		 1183 enum iwl_bt_coex_lut_type lut_type;
1184
1185 if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
c2119351 1186 BT_HIGH_TRAFFIC)
9145d151
EG		 1187 return LINK_QUAL_AGG_TIME_LIMIT_DEF;
1188
1189 lut_type = iwl_get_coex_type(mvm, mvmsta->vif);
1190
1191 if (lut_type == BT_COEX_LOOSE_LUT)
1192 return LINK_QUAL_AGG_TIME_LIMIT_DEF;
1193
1194 /* tight coex, high bt traffic, reduce AGG time limit */
1195 return LINK_QUAL_AGG_TIME_LIMIT_BT_ACT;
1196}
1197
ffa6c707
EG		 1198bool iwl_mvm_bt_coex_is_mimo_allowed(struct iwl_mvm *mvm,
1199 struct ieee80211_sta *sta)
1200{
5b577a90 1201 struct iwl_mvm_sta *mvmsta = iwl_mvm_sta_from_mac80211(sta);
ffa6c707
EG		 1202
1203 if (le32_to_cpu(mvm->last_bt_notif.bt_activity_grading) <
1204 BT_HIGH_TRAFFIC)
1205 return true;
1206
1207 /*
1208 * In Tight, BT can't Rx while we Tx, so use both antennas since BT is
1209 * already killed.
1210 * In Loose, BT can Rx while we Tx, so forbid MIMO to let BT Rx while we
1211 * Tx.
1212 */
1213 return iwl_get_coex_type(mvm, mvmsta->vif) == BT_COEX_TIGHT_LUT;
1214}
1215
2fd647f8
EP		 1216bool iwl_mvm_bt_coex_is_tpc_allowed(struct iwl_mvm *mvm,
1217 enum ieee80211_band band)
1218{
1219 u32 bt_activity = le32_to_cpu(mvm->last_bt_notif.bt_activity_grading);
1220
1221 if (band != IEEE80211_BAND_2GHZ)
1222 return false;
1223
1224 return bt_activity >= BT_LOW_TRAFFIC;
1225}
1226
ee7bea58 1227u8 iwl_mvm_bt_coex_tx_prio(struct iwl_mvm *mvm, struct ieee80211_hdr *hdr,
b797e3fb 1228 struct ieee80211_tx_info *info, u8 ac)
ee7bea58
EG		 1229{
1230 __le16 fc = hdr->frame_control;
1231
b797e3fb
EG		 1232 if (info->band != IEEE80211_BAND_2GHZ)
1233 return 0;
1234
cdb00563
EG		 1235 if (unlikely(mvm->bt_tx_prio))
1236 return mvm->bt_tx_prio - 1;
1237
ee7bea58 1238 /* High prio packet (wrt. BT coex) if it is EAPOL, MCAST or MGMT */
b797e3fb 1239 if (info->control.flags & IEEE80211_TX_CTRL_PORT_CTRL_PROTO ||
ee7bea58 1240 is_multicast_ether_addr(hdr->addr1) ||
b797e3fb
EG		 1241 ieee80211_is_ctl(fc) || ieee80211_is_mgmt(fc) ||
1242 ieee80211_is_nullfunc(fc) || ieee80211_is_qos_nullfunc(fc))
1243 return 3;
1244
1245 switch (ac) {
1246 case IEEE80211_AC_BE:
1247 return 1;
1248 case IEEE80211_AC_VO:
1249 return 3;
1250 case IEEE80211_AC_VI:
ee7bea58 1251 return 2;
b797e3fb
EG		 1252 default:
1253 break;
1254 }
ee7bea58
EG		 1255
1256 return 0;
1257}
1258
8e484f0b 1259void iwl_mvm_bt_coex_vif_change(struct iwl_mvm *mvm)
9166b1ee 1260{
d37cac98 1261 iwl_mvm_bt_coex_notif_handle(mvm);
9166b1ee 1262}
b9fae2d5
EG		 1263
1264int iwl_mvm_rx_ant_coupling_notif(struct iwl_mvm *mvm,
1265 struct iwl_rx_cmd_buffer *rxb,
1266 struct iwl_device_cmd *dev_cmd)
1267{
1268 struct iwl_rx_packet *pkt = rxb_addr(rxb);
1269 u32 ant_isolation = le32_to_cpup((void *)pkt->data);
1270 u8 __maybe_unused lower_bound, upper_bound;
fff47eb0 1271 int ret;
b9fae2d5
EG		 1272 u8 lut;
1273
1274 struct iwl_bt_coex_cmd *bt_cmd;
1275 struct iwl_host_cmd cmd = {
1276 .id = BT_CONFIG,
1277 .len = { sizeof(*bt_cmd), },
1278 .dataflags = { IWL_HCMD_DFL_NOCOPY, },
b9fae2d5
EG		 1279 };
1280
1281 if (!IWL_MVM_BT_COEX_CORUNNING)
1282 return 0;
1283
1284 lockdep_assert_held(&mvm->mutex);
1285
1286 if (ant_isolation == mvm->last_ant_isol)
1287 return 0;
1288
1289 for (lut = 0; lut < ARRAY_SIZE(antenna_coupling_ranges) - 1; lut++)
1290 if (ant_isolation < antenna_coupling_ranges[lut + 1].range)
1291 break;
1292
1293 lower_bound = antenna_coupling_ranges[lut].range;
1294
1295 if (lut < ARRAY_SIZE(antenna_coupling_ranges) - 1)
1296 upper_bound = antenna_coupling_ranges[lut + 1].range;
1297 else
1298 upper_bound = antenna_coupling_ranges[lut].range;
1299
1300 IWL_DEBUG_COEX(mvm, "Antenna isolation=%d in range [%d,%d[, lut=%d\n",
1301 ant_isolation, lower_bound, upper_bound, lut);
1302
1303 mvm->last_ant_isol = ant_isolation;
1304
1305 if (mvm->last_corun_lut == lut)
1306 return 0;
1307
1308 mvm->last_corun_lut = lut;
1309
1310 bt_cmd = kzalloc(sizeof(*bt_cmd), GFP_KERNEL);
1311 if (!bt_cmd)
1312 return 0;
1313 cmd.data[0] = bt_cmd;
1314
1315 bt_cmd->flags = cpu_to_le32(BT_COEX_NW);
1316 bt_cmd->valid_bit_msk |= cpu_to_le32(BT_VALID_ENABLE |
1317 BT_VALID_CORUN_LUT_20 |
1318 BT_VALID_CORUN_LUT_40);
1319
1320 /* For the moment, use the same LUT for 20GHz and 40GHz */
1321 memcpy(bt_cmd->bt4_corun_lut20, antenna_coupling_ranges[lut].lut20,
1322 sizeof(bt_cmd->bt4_corun_lut20));
1323
1324 memcpy(bt_cmd->bt4_corun_lut40, antenna_coupling_ranges[lut].lut20,
1325 sizeof(bt_cmd->bt4_corun_lut40));
1326
fff47eb0
EG		 1327 ret = iwl_mvm_send_cmd(mvm, &cmd);
1328
1329 kfree(bt_cmd);
1330 return ret;
b9fae2d5 1331}
Linux kernel - Deliverables
This page took 0.159798 seconds and 5 git commands to generate.