iwlwifi: mvm: Set RRM_ENABLED bit in scan commands
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / mvm / fw-api.h
CommitLineData
8ca151b5
JB
1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
51368bf7 8 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
8b4139dc 9 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
8ca151b5
JB
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of version 2 of the GNU General Public License as
13 * published by the Free Software Foundation.
14 *
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
23 * USA
24 *
25 * The full GNU General Public License is included in this distribution
410dc5aa 26 * in the file called COPYING.
8ca151b5
JB
27 *
28 * Contact Information:
29 * Intel Linux Wireless <ilw@linux.intel.com>
30 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
31 *
32 * BSD LICENSE
33 *
51368bf7 34 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
8b4139dc 35 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
8ca151b5
JB
36 * All rights reserved.
37 *
38 * Redistribution and use in source and binary forms, with or without
39 * modification, are permitted provided that the following conditions
40 * are met:
41 *
42 * * Redistributions of source code must retain the above copyright
43 * notice, this list of conditions and the following disclaimer.
44 * * Redistributions in binary form must reproduce the above copyright
45 * notice, this list of conditions and the following disclaimer in
46 * the documentation and/or other materials provided with the
47 * distribution.
48 * * Neither the name Intel Corporation nor the names of its
49 * contributors may be used to endorse or promote products derived
50 * from this software without specific prior written permission.
51 *
52 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
53 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
54 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
55 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
56 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
57 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
58 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
59 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
60 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
61 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
62 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
63 *
64 *****************************************************************************/
65
66#ifndef __fw_api_h__
67#define __fw_api_h__
68
69#include "fw-api-rs.h"
70#include "fw-api-tx.h"
71#include "fw-api-sta.h"
72#include "fw-api-mac.h"
73#include "fw-api-power.h"
74#include "fw-api-d3.h"
5b7ff615 75#include "fw-api-coex.h"
e820c2da 76#include "fw-api-scan.h"
8ca151b5 77
19e737c9 78/* Tx queue numbers */
8ca151b5
JB
79enum {
80 IWL_MVM_OFFCHANNEL_QUEUE = 8,
81 IWL_MVM_CMD_QUEUE = 9,
8ca151b5
JB
82};
83
b2d81db7
JB
84enum iwl_mvm_tx_fifo {
85 IWL_MVM_TX_FIFO_BK = 0,
86 IWL_MVM_TX_FIFO_BE,
87 IWL_MVM_TX_FIFO_VI,
88 IWL_MVM_TX_FIFO_VO,
89 IWL_MVM_TX_FIFO_MCAST = 5,
90 IWL_MVM_TX_FIFO_CMD = 7,
91};
19e737c9 92
8ca151b5
JB
93#define IWL_MVM_STATION_COUNT 16
94
cf7b491d
AN
95#define IWL_MVM_TDLS_STA_COUNT 4
96
8ca151b5
JB
97/* commands */
98enum {
99 MVM_ALIVE = 0x1,
100 REPLY_ERROR = 0x2,
101
102 INIT_COMPLETE_NOTIF = 0x4,
103
104 /* PHY context commands */
105 PHY_CONTEXT_CMD = 0x8,
106 DBG_CFG = 0x9,
b9fae2d5 107 ANTENNA_COUPLING_NOTIFICATION = 0xa,
8ca151b5
JB
108
109 /* station table */
5a258aae 110 ADD_STA_KEY = 0x17,
8ca151b5
JB
111 ADD_STA = 0x18,
112 REMOVE_STA = 0x19,
113
114 /* TX */
115 TX_CMD = 0x1c,
116 TXPATH_FLUSH = 0x1e,
117 MGMT_MCAST_KEY = 0x1f,
118
119 /* global key */
120 WEP_KEY = 0x20,
121
122 /* MAC and Binding commands */
123 MAC_CONTEXT_CMD = 0x28,
124 TIME_EVENT_CMD = 0x29, /* both CMD and response */
125 TIME_EVENT_NOTIFICATION = 0x2a,
126 BINDING_CONTEXT_CMD = 0x2b,
127 TIME_QUOTA_CMD = 0x2c,
4ac6cb59 128 NON_QOS_TX_COUNTER_CMD = 0x2d,
8ca151b5
JB
129
130 LQ_CMD = 0x4e,
131
132 /* Calibration */
133 TEMPERATURE_NOTIFICATION = 0x62,
134 CALIBRATION_CFG_CMD = 0x65,
135 CALIBRATION_RES_NOTIFICATION = 0x66,
136 CALIBRATION_COMPLETE_NOTIFICATION = 0x67,
137 RADIO_VERSION_NOTIFICATION = 0x68,
138
139 /* Scan offload */
140 SCAN_OFFLOAD_REQUEST_CMD = 0x51,
141 SCAN_OFFLOAD_ABORT_CMD = 0x52,
720befbf 142 HOT_SPOT_CMD = 0x53,
8ca151b5
JB
143 SCAN_OFFLOAD_COMPLETE = 0x6D,
144 SCAN_OFFLOAD_UPDATE_PROFILES_CMD = 0x6E,
145 SCAN_OFFLOAD_CONFIG_CMD = 0x6f,
35a000b7 146 MATCH_FOUND_NOTIFICATION = 0xd9,
fb98be5e 147 SCAN_ITERATION_COMPLETE = 0xe7,
8ca151b5
JB
148
149 /* Phy */
150 PHY_CONFIGURATION_CMD = 0x6a,
151 CALIB_RES_NOTIF_PHY_DB = 0x6b,
152 /* PHY_DB_CMD = 0x6c, */
153
e811ada7 154 /* Power - legacy power table command */
8ca151b5 155 POWER_TABLE_CMD = 0x77,
175a70b7 156 PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION = 0x78,
8ca151b5 157
9ee718aa
EL
158 /* Thermal Throttling*/
159 REPLY_THERMAL_MNG_BACKOFF = 0x7e,
160
8ca151b5
JB
161 /* Scanning */
162 SCAN_REQUEST_CMD = 0x80,
163 SCAN_ABORT_CMD = 0x81,
164 SCAN_START_NOTIFICATION = 0x82,
165 SCAN_RESULTS_NOTIFICATION = 0x83,
166 SCAN_COMPLETE_NOTIFICATION = 0x84,
167
168 /* NVM */
169 NVM_ACCESS_CMD = 0x88,
170
171 SET_CALIB_DEFAULT_CMD = 0x8e,
172
571765c8 173 BEACON_NOTIFICATION = 0x90,
8ca151b5
JB
174 BEACON_TEMPLATE_CMD = 0x91,
175 TX_ANT_CONFIGURATION_CMD = 0x98,
176 STATISTICS_NOTIFICATION = 0x9d,
3e56eadf 177 EOSP_NOTIFICATION = 0x9e,
88f2fd73 178 REDUCE_TX_POWER_CMD = 0x9f,
8ca151b5
JB
179
180 /* RF-KILL commands and notifications */
181 CARD_STATE_CMD = 0xa0,
182 CARD_STATE_NOTIFICATION = 0xa1,
183
d64048ed
HG
184 MISSED_BEACONS_NOTIFICATION = 0xa2,
185
e811ada7
AB
186 /* Power - new power table command */
187 MAC_PM_POWER_TABLE = 0xa9,
188
8ca151b5
JB
189 REPLY_RX_PHY_CMD = 0xc0,
190 REPLY_RX_MPDU_CMD = 0xc1,
191 BA_NOTIF = 0xc5,
192
a2d79c57
MG
193 MARKER_CMD = 0xcb,
194
fb3ceb81
EG
195 /* BT Coex */
196 BT_COEX_PRIO_TABLE = 0xcc,
197 BT_COEX_PROT_ENV = 0xcd,
198 BT_PROFILE_NOTIFICATION = 0xce,
430a3bba
EG
199 BT_CONFIG = 0x9b,
200 BT_COEX_UPDATE_SW_BOOST = 0x5a,
201 BT_COEX_UPDATE_CORUN_LUT = 0x5b,
202 BT_COEX_UPDATE_REDUCED_TXP = 0x5c,
dac94da8 203 BT_COEX_CI = 0x5d,
fb3ceb81 204
1f3b0ff8 205 REPLY_SF_CFG_CMD = 0xd1,
7df15b1e
HG
206 REPLY_BEACON_FILTERING_CMD = 0xd2,
207
a0a09243
LC
208 /* DTS measurements */
209 CMD_DTS_MEASUREMENT_TRIGGER = 0xdc,
210 DTS_MEASUREMENT_NOTIFICATION = 0xdd,
211
8ca151b5
JB
212 REPLY_DEBUG_CMD = 0xf0,
213 DEBUG_LOG_MSG = 0xf7,
214
c87163b9 215 BCAST_FILTER_CMD = 0xcf,
51b6b9e0
EG
216 MCAST_FILTER_CMD = 0xd0,
217
8ca151b5
JB
218 /* D3 commands/notifications */
219 D3_CONFIG_CMD = 0xd3,
220 PROT_OFFLOAD_CONFIG_CMD = 0xd4,
221 OFFLOADS_QUERY_CMD = 0xd5,
222 REMOTE_WAKE_CONFIG_CMD = 0xd6,
98ee7783 223 D0I3_END_CMD = 0xed,
8ca151b5
JB
224
225 /* for WoWLAN in particular */
226 WOWLAN_PATTERNS = 0xe0,
227 WOWLAN_CONFIGURATION = 0xe1,
228 WOWLAN_TSC_RSC_PARAM = 0xe2,
229 WOWLAN_TKIP_PARAM = 0xe3,
230 WOWLAN_KEK_KCK_MATERIAL = 0xe4,
231 WOWLAN_GET_STATUSES = 0xe5,
232 WOWLAN_TX_POWER_PER_DB = 0xe6,
233
234 /* and for NetDetect */
235 NET_DETECT_CONFIG_CMD = 0x54,
236 NET_DETECT_PROFILES_QUERY_CMD = 0x56,
237 NET_DETECT_PROFILES_CMD = 0x57,
238 NET_DETECT_HOTSPOTS_CMD = 0x58,
239 NET_DETECT_HOTSPOTS_QUERY_CMD = 0x59,
240
241 REPLY_MAX = 0xff,
242};
243
244/**
245 * struct iwl_cmd_response - generic response struct for most commands
246 * @status: status of the command asked, changes for each one
247 */
248struct iwl_cmd_response {
249 __le32 status;
250};
251
252/*
253 * struct iwl_tx_ant_cfg_cmd
254 * @valid: valid antenna configuration
255 */
256struct iwl_tx_ant_cfg_cmd {
257 __le32 valid;
258} __packed;
259
88f2fd73
MG
260/**
261 * struct iwl_reduce_tx_power_cmd - TX power reduction command
262 * REDUCE_TX_POWER_CMD = 0x9f
263 * @flags: (reserved for future implementation)
264 * @mac_context_id: id of the mac ctx for which we are reducing TX power.
265 * @pwr_restriction: TX power restriction in dBms.
266 */
267struct iwl_reduce_tx_power_cmd {
268 u8 flags;
269 u8 mac_context_id;
270 __le16 pwr_restriction;
271} __packed; /* TX_REDUCED_POWER_API_S_VER_1 */
272
8ca151b5
JB
273/*
274 * Calibration control struct.
275 * Sent as part of the phy configuration command.
276 * @flow_trigger: bitmap for which calibrations to perform according to
277 * flow triggers.
278 * @event_trigger: bitmap for which calibrations to perform according to
279 * event triggers.
280 */
281struct iwl_calib_ctrl {
282 __le32 flow_trigger;
283 __le32 event_trigger;
284} __packed;
285
286/* This enum defines the bitmap of various calibrations to enable in both
287 * init ucode and runtime ucode through CALIBRATION_CFG_CMD.
288 */
289enum iwl_calib_cfg {
290 IWL_CALIB_CFG_XTAL_IDX = BIT(0),
291 IWL_CALIB_CFG_TEMPERATURE_IDX = BIT(1),
292 IWL_CALIB_CFG_VOLTAGE_READ_IDX = BIT(2),
293 IWL_CALIB_CFG_PAPD_IDX = BIT(3),
294 IWL_CALIB_CFG_TX_PWR_IDX = BIT(4),
295 IWL_CALIB_CFG_DC_IDX = BIT(5),
296 IWL_CALIB_CFG_BB_FILTER_IDX = BIT(6),
297 IWL_CALIB_CFG_LO_LEAKAGE_IDX = BIT(7),
298 IWL_CALIB_CFG_TX_IQ_IDX = BIT(8),
299 IWL_CALIB_CFG_TX_IQ_SKEW_IDX = BIT(9),
300 IWL_CALIB_CFG_RX_IQ_IDX = BIT(10),
301 IWL_CALIB_CFG_RX_IQ_SKEW_IDX = BIT(11),
302 IWL_CALIB_CFG_SENSITIVITY_IDX = BIT(12),
303 IWL_CALIB_CFG_CHAIN_NOISE_IDX = BIT(13),
304 IWL_CALIB_CFG_DISCONNECTED_ANT_IDX = BIT(14),
305 IWL_CALIB_CFG_ANT_COUPLING_IDX = BIT(15),
306 IWL_CALIB_CFG_DAC_IDX = BIT(16),
307 IWL_CALIB_CFG_ABS_IDX = BIT(17),
308 IWL_CALIB_CFG_AGC_IDX = BIT(18),
309};
310
311/*
312 * Phy configuration command.
313 */
314struct iwl_phy_cfg_cmd {
315 __le32 phy_cfg;
316 struct iwl_calib_ctrl calib_control;
317} __packed;
318
319#define PHY_CFG_RADIO_TYPE (BIT(0) | BIT(1))
320#define PHY_CFG_RADIO_STEP (BIT(2) | BIT(3))
321#define PHY_CFG_RADIO_DASH (BIT(4) | BIT(5))
322#define PHY_CFG_PRODUCT_NUMBER (BIT(6) | BIT(7))
323#define PHY_CFG_TX_CHAIN_A BIT(8)
324#define PHY_CFG_TX_CHAIN_B BIT(9)
325#define PHY_CFG_TX_CHAIN_C BIT(10)
326#define PHY_CFG_RX_CHAIN_A BIT(12)
327#define PHY_CFG_RX_CHAIN_B BIT(13)
328#define PHY_CFG_RX_CHAIN_C BIT(14)
329
330
331/* Target of the NVM_ACCESS_CMD */
332enum {
333 NVM_ACCESS_TARGET_CACHE = 0,
334 NVM_ACCESS_TARGET_OTP = 1,
335 NVM_ACCESS_TARGET_EEPROM = 2,
336};
337
b9545b48 338/* Section types for NVM_ACCESS_CMD */
8ca151b5 339enum {
ae2b21b0 340 NVM_SECTION_TYPE_SW = 1,
77db0a3c 341 NVM_SECTION_TYPE_REGULATORY = 3,
ae2b21b0
EH
342 NVM_SECTION_TYPE_CALIBRATION = 4,
343 NVM_SECTION_TYPE_PRODUCTION = 5,
77db0a3c
EH
344 NVM_SECTION_TYPE_MAC_OVERRIDE = 11,
345 NVM_MAX_NUM_SECTIONS = 12,
8ca151b5
JB
346};
347
348/**
349 * struct iwl_nvm_access_cmd_ver2 - Request the device to send an NVM section
350 * @op_code: 0 - read, 1 - write
351 * @target: NVM_ACCESS_TARGET_*
352 * @type: NVM_SECTION_TYPE_*
353 * @offset: offset in bytes into the section
354 * @length: in bytes, to read/write
355 * @data: if write operation, the data to write. On read its empty
356 */
b9545b48 357struct iwl_nvm_access_cmd {
8ca151b5
JB
358 u8 op_code;
359 u8 target;
360 __le16 type;
361 __le16 offset;
362 __le16 length;
363 u8 data[];
364} __packed; /* NVM_ACCESS_CMD_API_S_VER_2 */
365
366/**
367 * struct iwl_nvm_access_resp_ver2 - response to NVM_ACCESS_CMD
368 * @offset: offset in bytes into the section
369 * @length: in bytes, either how much was written or read
370 * @type: NVM_SECTION_TYPE_*
371 * @status: 0 for success, fail otherwise
372 * @data: if read operation, the data returned. Empty on write.
373 */
b9545b48 374struct iwl_nvm_access_resp {
8ca151b5
JB
375 __le16 offset;
376 __le16 length;
377 __le16 type;
378 __le16 status;
379 u8 data[];
380} __packed; /* NVM_ACCESS_CMD_RESP_API_S_VER_2 */
381
382/* MVM_ALIVE 0x1 */
383
384/* alive response is_valid values */
385#define ALIVE_RESP_UCODE_OK BIT(0)
386#define ALIVE_RESP_RFKILL BIT(1)
387
388/* alive response ver_type values */
389enum {
390 FW_TYPE_HW = 0,
391 FW_TYPE_PROT = 1,
392 FW_TYPE_AP = 2,
393 FW_TYPE_WOWLAN = 3,
394 FW_TYPE_TIMING = 4,
395 FW_TYPE_WIPAN = 5
396};
397
398/* alive response ver_subtype values */
399enum {
400 FW_SUBTYPE_FULL_FEATURE = 0,
401 FW_SUBTYPE_BOOTSRAP = 1, /* Not valid */
402 FW_SUBTYPE_REDUCED = 2,
403 FW_SUBTYPE_ALIVE_ONLY = 3,
404 FW_SUBTYPE_WOWLAN = 4,
405 FW_SUBTYPE_AP_SUBTYPE = 5,
406 FW_SUBTYPE_WIPAN = 6,
407 FW_SUBTYPE_INITIALIZE = 9
408};
409
410#define IWL_ALIVE_STATUS_ERR 0xDEAD
411#define IWL_ALIVE_STATUS_OK 0xCAFE
412
413#define IWL_ALIVE_FLG_RFKILL BIT(0)
414
415struct mvm_alive_resp {
416 __le16 status;
417 __le16 flags;
418 u8 ucode_minor;
419 u8 ucode_major;
420 __le16 id;
421 u8 api_minor;
422 u8 api_major;
423 u8 ver_subtype;
424 u8 ver_type;
425 u8 mac;
426 u8 opt;
427 __le16 reserved2;
428 __le32 timestamp;
429 __le32 error_event_table_ptr; /* SRAM address for error log */
430 __le32 log_event_table_ptr; /* SRAM address for event log */
431 __le32 cpu_register_ptr;
432 __le32 dbgm_config_ptr;
433 __le32 alive_counter_ptr;
434 __le32 scd_base_ptr; /* SRAM address for SCD */
435} __packed; /* ALIVE_RES_API_S_VER_1 */
436
01a9ca51
EH
437struct mvm_alive_resp_ver2 {
438 __le16 status;
439 __le16 flags;
440 u8 ucode_minor;
441 u8 ucode_major;
442 __le16 id;
443 u8 api_minor;
444 u8 api_major;
445 u8 ver_subtype;
446 u8 ver_type;
447 u8 mac;
448 u8 opt;
449 __le16 reserved2;
450 __le32 timestamp;
451 __le32 error_event_table_ptr; /* SRAM address for error log */
452 __le32 log_event_table_ptr; /* SRAM address for LMAC event log */
453 __le32 cpu_register_ptr;
454 __le32 dbgm_config_ptr;
455 __le32 alive_counter_ptr;
456 __le32 scd_base_ptr; /* SRAM address for SCD */
457 __le32 st_fwrd_addr; /* pointer to Store and forward */
458 __le32 st_fwrd_size;
459 u8 umac_minor; /* UMAC version: minor */
460 u8 umac_major; /* UMAC version: major */
461 __le16 umac_id; /* UMAC version: id */
462 __le32 error_info_addr; /* SRAM address for UMAC error log */
463 __le32 dbg_print_buff_addr;
464} __packed; /* ALIVE_RES_API_S_VER_2 */
465
8ca151b5
JB
466/* Error response/notification */
467enum {
468 FW_ERR_UNKNOWN_CMD = 0x0,
469 FW_ERR_INVALID_CMD_PARAM = 0x1,
470 FW_ERR_SERVICE = 0x2,
471 FW_ERR_ARC_MEMORY = 0x3,
472 FW_ERR_ARC_CODE = 0x4,
473 FW_ERR_WATCH_DOG = 0x5,
474 FW_ERR_WEP_GRP_KEY_INDX = 0x10,
475 FW_ERR_WEP_KEY_SIZE = 0x11,
476 FW_ERR_OBSOLETE_FUNC = 0x12,
477 FW_ERR_UNEXPECTED = 0xFE,
478 FW_ERR_FATAL = 0xFF
479};
480
481/**
482 * struct iwl_error_resp - FW error indication
483 * ( REPLY_ERROR = 0x2 )
484 * @error_type: one of FW_ERR_*
485 * @cmd_id: the command ID for which the error occured
486 * @bad_cmd_seq_num: sequence number of the erroneous command
487 * @error_service: which service created the error, applicable only if
488 * error_type = 2, otherwise 0
489 * @timestamp: TSF in usecs.
490 */
491struct iwl_error_resp {
492 __le32 error_type;
493 u8 cmd_id;
494 u8 reserved1;
495 __le16 bad_cmd_seq_num;
496 __le32 error_service;
497 __le64 timestamp;
498} __packed;
499
500
501/* Common PHY, MAC and Bindings definitions */
502
503#define MAX_MACS_IN_BINDING (3)
504#define MAX_BINDINGS (4)
505#define AUX_BINDING_INDEX (3)
506#define MAX_PHYS (4)
507
508/* Used to extract ID and color from the context dword */
509#define FW_CTXT_ID_POS (0)
510#define FW_CTXT_ID_MSK (0xff << FW_CTXT_ID_POS)
511#define FW_CTXT_COLOR_POS (8)
512#define FW_CTXT_COLOR_MSK (0xff << FW_CTXT_COLOR_POS)
513#define FW_CTXT_INVALID (0xffffffff)
514
515#define FW_CMD_ID_AND_COLOR(_id, _color) ((_id << FW_CTXT_ID_POS) |\
516 (_color << FW_CTXT_COLOR_POS))
517
518/* Possible actions on PHYs, MACs and Bindings */
519enum {
520 FW_CTXT_ACTION_STUB = 0,
521 FW_CTXT_ACTION_ADD,
522 FW_CTXT_ACTION_MODIFY,
523 FW_CTXT_ACTION_REMOVE,
524 FW_CTXT_ACTION_NUM
525}; /* COMMON_CONTEXT_ACTION_API_E_VER_1 */
526
527/* Time Events */
528
529/* Time Event types, according to MAC type */
530enum iwl_time_event_type {
531 /* BSS Station Events */
532 TE_BSS_STA_AGGRESSIVE_ASSOC,
533 TE_BSS_STA_ASSOC,
534 TE_BSS_EAP_DHCP_PROT,
535 TE_BSS_QUIET_PERIOD,
536
537 /* P2P Device Events */
538 TE_P2P_DEVICE_DISCOVERABLE,
539 TE_P2P_DEVICE_LISTEN,
540 TE_P2P_DEVICE_ACTION_SCAN,
541 TE_P2P_DEVICE_FULL_SCAN,
542
543 /* P2P Client Events */
544 TE_P2P_CLIENT_AGGRESSIVE_ASSOC,
545 TE_P2P_CLIENT_ASSOC,
546 TE_P2P_CLIENT_QUIET_PERIOD,
547
548 /* P2P GO Events */
549 TE_P2P_GO_ASSOC_PROT,
550 TE_P2P_GO_REPETITIVE_NOA,
551 TE_P2P_GO_CT_WINDOW,
552
553 /* WiDi Sync Events */
554 TE_WIDI_TX_SYNC,
555
7f0a7c67 556 /* Channel Switch NoA */
f991e17b 557 TE_CHANNEL_SWITCH_PERIOD,
7f0a7c67 558
8ca151b5
JB
559 TE_MAX
560}; /* MAC_EVENT_TYPE_API_E_VER_1 */
561
f8f03c3e
EL
562
563
564/* Time event - defines for command API v1 */
565
566/*
567 * @TE_V1_FRAG_NONE: fragmentation of the time event is NOT allowed.
568 * @TE_V1_FRAG_SINGLE: fragmentation of the time event is allowed, but only
569 * the first fragment is scheduled.
570 * @TE_V1_FRAG_DUAL: fragmentation of the time event is allowed, but only
571 * the first 2 fragments are scheduled.
572 * @TE_V1_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
573 * number of fragments are valid.
574 *
575 * Other than the constant defined above, specifying a fragmentation value 'x'
576 * means that the event can be fragmented but only the first 'x' will be
577 * scheduled.
578 */
579enum {
580 TE_V1_FRAG_NONE = 0,
581 TE_V1_FRAG_SINGLE = 1,
582 TE_V1_FRAG_DUAL = 2,
583 TE_V1_FRAG_ENDLESS = 0xffffffff
584};
585
586/* If a Time Event can be fragmented, this is the max number of fragments */
587#define TE_V1_FRAG_MAX_MSK 0x0fffffff
588/* Repeat the time event endlessly (until removed) */
589#define TE_V1_REPEAT_ENDLESS 0xffffffff
590/* If a Time Event has bounded repetitions, this is the maximal value */
591#define TE_V1_REPEAT_MAX_MSK_V1 0x0fffffff
592
8ca151b5
JB
593/* Time Event dependencies: none, on another TE, or in a specific time */
594enum {
f8f03c3e
EL
595 TE_V1_INDEPENDENT = 0,
596 TE_V1_DEP_OTHER = BIT(0),
597 TE_V1_DEP_TSF = BIT(1),
598 TE_V1_EVENT_SOCIOPATHIC = BIT(2),
8ca151b5 599}; /* MAC_EVENT_DEPENDENCY_POLICY_API_E_VER_2 */
f8f03c3e 600
1da80e80 601/*
f8f03c3e
EL
602 * @TE_V1_NOTIF_NONE: no notifications
603 * @TE_V1_NOTIF_HOST_EVENT_START: request/receive notification on event start
604 * @TE_V1_NOTIF_HOST_EVENT_END:request/receive notification on event end
605 * @TE_V1_NOTIF_INTERNAL_EVENT_START: internal FW use
606 * @TE_V1_NOTIF_INTERNAL_EVENT_END: internal FW use.
607 * @TE_V1_NOTIF_HOST_FRAG_START: request/receive notification on frag start
608 * @TE_V1_NOTIF_HOST_FRAG_END:request/receive notification on frag end
609 * @TE_V1_NOTIF_INTERNAL_FRAG_START: internal FW use.
610 * @TE_V1_NOTIF_INTERNAL_FRAG_END: internal FW use.
611 *
1da80e80
IP
612 * Supported Time event notifications configuration.
613 * A notification (both event and fragment) includes a status indicating weather
614 * the FW was able to schedule the event or not. For fragment start/end
615 * notification the status is always success. There is no start/end fragment
616 * notification for monolithic events.
1da80e80 617 */
8ca151b5 618enum {
f8f03c3e
EL
619 TE_V1_NOTIF_NONE = 0,
620 TE_V1_NOTIF_HOST_EVENT_START = BIT(0),
621 TE_V1_NOTIF_HOST_EVENT_END = BIT(1),
622 TE_V1_NOTIF_INTERNAL_EVENT_START = BIT(2),
623 TE_V1_NOTIF_INTERNAL_EVENT_END = BIT(3),
624 TE_V1_NOTIF_HOST_FRAG_START = BIT(4),
625 TE_V1_NOTIF_HOST_FRAG_END = BIT(5),
626 TE_V1_NOTIF_INTERNAL_FRAG_START = BIT(6),
627 TE_V1_NOTIF_INTERNAL_FRAG_END = BIT(7),
1da80e80 628}; /* MAC_EVENT_ACTION_API_E_VER_2 */
8ca151b5 629
a373f67c 630/* Time event - defines for command API */
f8f03c3e 631
8ca151b5 632/*
f8f03c3e
EL
633 * @TE_V2_FRAG_NONE: fragmentation of the time event is NOT allowed.
634 * @TE_V2_FRAG_SINGLE: fragmentation of the time event is allowed, but only
8ca151b5 635 * the first fragment is scheduled.
f8f03c3e 636 * @TE_V2_FRAG_DUAL: fragmentation of the time event is allowed, but only
8ca151b5 637 * the first 2 fragments are scheduled.
f8f03c3e
EL
638 * @TE_V2_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
639 * number of fragments are valid.
8ca151b5
JB
640 *
641 * Other than the constant defined above, specifying a fragmentation value 'x'
642 * means that the event can be fragmented but only the first 'x' will be
643 * scheduled.
644 */
645enum {
f8f03c3e
EL
646 TE_V2_FRAG_NONE = 0,
647 TE_V2_FRAG_SINGLE = 1,
648 TE_V2_FRAG_DUAL = 2,
649 TE_V2_FRAG_MAX = 0xfe,
650 TE_V2_FRAG_ENDLESS = 0xff
8ca151b5
JB
651};
652
653/* Repeat the time event endlessly (until removed) */
f8f03c3e 654#define TE_V2_REPEAT_ENDLESS 0xff
8ca151b5 655/* If a Time Event has bounded repetitions, this is the maximal value */
f8f03c3e
EL
656#define TE_V2_REPEAT_MAX 0xfe
657
658#define TE_V2_PLACEMENT_POS 12
659#define TE_V2_ABSENCE_POS 15
660
a373f67c 661/* Time event policy values
f8f03c3e
EL
662 * A notification (both event and fragment) includes a status indicating weather
663 * the FW was able to schedule the event or not. For fragment start/end
664 * notification the status is always success. There is no start/end fragment
665 * notification for monolithic events.
666 *
667 * @TE_V2_DEFAULT_POLICY: independent, social, present, unoticable
668 * @TE_V2_NOTIF_HOST_EVENT_START: request/receive notification on event start
669 * @TE_V2_NOTIF_HOST_EVENT_END:request/receive notification on event end
670 * @TE_V2_NOTIF_INTERNAL_EVENT_START: internal FW use
671 * @TE_V2_NOTIF_INTERNAL_EVENT_END: internal FW use.
672 * @TE_V2_NOTIF_HOST_FRAG_START: request/receive notification on frag start
673 * @TE_V2_NOTIF_HOST_FRAG_END:request/receive notification on frag end
674 * @TE_V2_NOTIF_INTERNAL_FRAG_START: internal FW use.
675 * @TE_V2_NOTIF_INTERNAL_FRAG_END: internal FW use.
676 * @TE_V2_DEP_OTHER: depends on another time event
677 * @TE_V2_DEP_TSF: depends on a specific time
678 * @TE_V2_EVENT_SOCIOPATHIC: can't co-exist with other events of tha same MAC
679 * @TE_V2_ABSENCE: are we present or absent during the Time Event.
680 */
681enum {
682 TE_V2_DEFAULT_POLICY = 0x0,
683
684 /* notifications (event start/stop, fragment start/stop) */
685 TE_V2_NOTIF_HOST_EVENT_START = BIT(0),
686 TE_V2_NOTIF_HOST_EVENT_END = BIT(1),
687 TE_V2_NOTIF_INTERNAL_EVENT_START = BIT(2),
688 TE_V2_NOTIF_INTERNAL_EVENT_END = BIT(3),
689
690 TE_V2_NOTIF_HOST_FRAG_START = BIT(4),
691 TE_V2_NOTIF_HOST_FRAG_END = BIT(5),
692 TE_V2_NOTIF_INTERNAL_FRAG_START = BIT(6),
693 TE_V2_NOTIF_INTERNAL_FRAG_END = BIT(7),
1f6bf078 694 T2_V2_START_IMMEDIATELY = BIT(11),
f8f03c3e
EL
695
696 TE_V2_NOTIF_MSK = 0xff,
697
698 /* placement characteristics */
699 TE_V2_DEP_OTHER = BIT(TE_V2_PLACEMENT_POS),
700 TE_V2_DEP_TSF = BIT(TE_V2_PLACEMENT_POS + 1),
701 TE_V2_EVENT_SOCIOPATHIC = BIT(TE_V2_PLACEMENT_POS + 2),
702
703 /* are we present or absent during the Time Event. */
704 TE_V2_ABSENCE = BIT(TE_V2_ABSENCE_POS),
705};
8ca151b5
JB
706
707/**
a373f67c 708 * struct iwl_time_event_cmd_api - configuring Time Events
f8f03c3e
EL
709 * with struct MAC_TIME_EVENT_DATA_API_S_VER_2 (see also
710 * with version 1. determined by IWL_UCODE_TLV_FLAGS)
8ca151b5
JB
711 * ( TIME_EVENT_CMD = 0x29 )
712 * @id_and_color: ID and color of the relevant MAC
713 * @action: action to perform, one of FW_CTXT_ACTION_*
714 * @id: this field has two meanings, depending on the action:
715 * If the action is ADD, then it means the type of event to add.
716 * For all other actions it is the unique event ID assigned when the
717 * event was added by the FW.
718 * @apply_time: When to start the Time Event (in GP2)
719 * @max_delay: maximum delay to event's start (apply time), in TU
720 * @depends_on: the unique ID of the event we depend on (if any)
721 * @interval: interval between repetitions, in TU
8ca151b5
JB
722 * @duration: duration of event in TU
723 * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS
8ca151b5 724 * @max_frags: maximal number of fragments the Time Event can be divided to
f8f03c3e
EL
725 * @policy: defines whether uCode shall notify the host or other uCode modules
726 * on event and/or fragment start and/or end
727 * using one of TE_INDEPENDENT, TE_DEP_OTHER, TE_DEP_TSF
728 * TE_EVENT_SOCIOPATHIC
729 * using TE_ABSENCE and using TE_NOTIF_*
8ca151b5 730 */
a373f67c 731struct iwl_time_event_cmd {
8ca151b5
JB
732 /* COMMON_INDEX_HDR_API_S_VER_1 */
733 __le32 id_and_color;
734 __le32 action;
735 __le32 id;
f8f03c3e 736 /* MAC_TIME_EVENT_DATA_API_S_VER_2 */
8ca151b5
JB
737 __le32 apply_time;
738 __le32 max_delay;
8ca151b5 739 __le32 depends_on;
8ca151b5 740 __le32 interval;
8ca151b5 741 __le32 duration;
f8f03c3e
EL
742 u8 repeat;
743 u8 max_frags;
744 __le16 policy;
745} __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_2 */
8ca151b5
JB
746
747/**
748 * struct iwl_time_event_resp - response structure to iwl_time_event_cmd
749 * @status: bit 0 indicates success, all others specify errors
750 * @id: the Time Event type
751 * @unique_id: the unique ID assigned (in ADD) or given (others) to the TE
752 * @id_and_color: ID and color of the relevant MAC
753 */
754struct iwl_time_event_resp {
755 __le32 status;
756 __le32 id;
757 __le32 unique_id;
758 __le32 id_and_color;
759} __packed; /* MAC_TIME_EVENT_RSP_API_S_VER_1 */
760
761/**
762 * struct iwl_time_event_notif - notifications of time event start/stop
763 * ( TIME_EVENT_NOTIFICATION = 0x2a )
764 * @timestamp: action timestamp in GP2
765 * @session_id: session's unique id
766 * @unique_id: unique id of the Time Event itself
767 * @id_and_color: ID and color of the relevant MAC
768 * @action: one of TE_NOTIF_START or TE_NOTIF_END
769 * @status: true if scheduled, false otherwise (not executed)
770 */
771struct iwl_time_event_notif {
772 __le32 timestamp;
773 __le32 session_id;
774 __le32 unique_id;
775 __le32 id_and_color;
776 __le32 action;
777 __le32 status;
778} __packed; /* MAC_TIME_EVENT_NTFY_API_S_VER_1 */
779
780
781/* Bindings and Time Quota */
782
783/**
784 * struct iwl_binding_cmd - configuring bindings
785 * ( BINDING_CONTEXT_CMD = 0x2b )
786 * @id_and_color: ID and color of the relevant Binding
787 * @action: action to perform, one of FW_CTXT_ACTION_*
788 * @macs: array of MAC id and colors which belong to the binding
789 * @phy: PHY id and color which belongs to the binding
790 */
791struct iwl_binding_cmd {
792 /* COMMON_INDEX_HDR_API_S_VER_1 */
793 __le32 id_and_color;
794 __le32 action;
795 /* BINDING_DATA_API_S_VER_1 */
796 __le32 macs[MAX_MACS_IN_BINDING];
797 __le32 phy;
798} __packed; /* BINDING_CMD_API_S_VER_1 */
799
35adfd6e
IP
800/* The maximal number of fragments in the FW's schedule session */
801#define IWL_MVM_MAX_QUOTA 128
802
8ca151b5
JB
803/**
804 * struct iwl_time_quota_data - configuration of time quota per binding
805 * @id_and_color: ID and color of the relevant Binding
806 * @quota: absolute time quota in TU. The scheduler will try to divide the
807 * remainig quota (after Time Events) according to this quota.
808 * @max_duration: max uninterrupted context duration in TU
809 */
810struct iwl_time_quota_data {
811 __le32 id_and_color;
812 __le32 quota;
813 __le32 max_duration;
814} __packed; /* TIME_QUOTA_DATA_API_S_VER_1 */
815
816/**
817 * struct iwl_time_quota_cmd - configuration of time quota between bindings
818 * ( TIME_QUOTA_CMD = 0x2c )
819 * @quotas: allocations per binding
820 */
821struct iwl_time_quota_cmd {
822 struct iwl_time_quota_data quotas[MAX_BINDINGS];
823} __packed; /* TIME_QUOTA_ALLOCATION_CMD_API_S_VER_1 */
824
825
826/* PHY context */
827
828/* Supported bands */
829#define PHY_BAND_5 (0)
830#define PHY_BAND_24 (1)
831
832/* Supported channel width, vary if there is VHT support */
833#define PHY_VHT_CHANNEL_MODE20 (0x0)
834#define PHY_VHT_CHANNEL_MODE40 (0x1)
835#define PHY_VHT_CHANNEL_MODE80 (0x2)
836#define PHY_VHT_CHANNEL_MODE160 (0x3)
837
838/*
839 * Control channel position:
840 * For legacy set bit means upper channel, otherwise lower.
841 * For VHT - bit-2 marks if the control is lower/upper relative to center-freq
842 * bits-1:0 mark the distance from the center freq. for 20Mhz, offset is 0.
843 * center_freq
844 * |
845 * 40Mhz |_______|_______|
846 * 80Mhz |_______|_______|_______|_______|
847 * 160Mhz |_______|_______|_______|_______|_______|_______|_______|_______|
848 * code 011 010 001 000 | 100 101 110 111
849 */
850#define PHY_VHT_CTRL_POS_1_BELOW (0x0)
851#define PHY_VHT_CTRL_POS_2_BELOW (0x1)
852#define PHY_VHT_CTRL_POS_3_BELOW (0x2)
853#define PHY_VHT_CTRL_POS_4_BELOW (0x3)
854#define PHY_VHT_CTRL_POS_1_ABOVE (0x4)
855#define PHY_VHT_CTRL_POS_2_ABOVE (0x5)
856#define PHY_VHT_CTRL_POS_3_ABOVE (0x6)
857#define PHY_VHT_CTRL_POS_4_ABOVE (0x7)
858
859/*
860 * @band: PHY_BAND_*
861 * @channel: channel number
862 * @width: PHY_[VHT|LEGACY]_CHANNEL_*
863 * @ctrl channel: PHY_[VHT|LEGACY]_CTRL_*
864 */
865struct iwl_fw_channel_info {
866 u8 band;
867 u8 channel;
868 u8 width;
869 u8 ctrl_pos;
870} __packed;
871
872#define PHY_RX_CHAIN_DRIVER_FORCE_POS (0)
873#define PHY_RX_CHAIN_DRIVER_FORCE_MSK \
874 (0x1 << PHY_RX_CHAIN_DRIVER_FORCE_POS)
875#define PHY_RX_CHAIN_VALID_POS (1)
876#define PHY_RX_CHAIN_VALID_MSK \
877 (0x7 << PHY_RX_CHAIN_VALID_POS)
878#define PHY_RX_CHAIN_FORCE_SEL_POS (4)
879#define PHY_RX_CHAIN_FORCE_SEL_MSK \
880 (0x7 << PHY_RX_CHAIN_FORCE_SEL_POS)
881#define PHY_RX_CHAIN_FORCE_MIMO_SEL_POS (7)
882#define PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK \
883 (0x7 << PHY_RX_CHAIN_FORCE_MIMO_SEL_POS)
884#define PHY_RX_CHAIN_CNT_POS (10)
885#define PHY_RX_CHAIN_CNT_MSK \
886 (0x3 << PHY_RX_CHAIN_CNT_POS)
887#define PHY_RX_CHAIN_MIMO_CNT_POS (12)
888#define PHY_RX_CHAIN_MIMO_CNT_MSK \
889 (0x3 << PHY_RX_CHAIN_MIMO_CNT_POS)
890#define PHY_RX_CHAIN_MIMO_FORCE_POS (14)
891#define PHY_RX_CHAIN_MIMO_FORCE_MSK \
892 (0x1 << PHY_RX_CHAIN_MIMO_FORCE_POS)
893
894/* TODO: fix the value, make it depend on firmware at runtime? */
895#define NUM_PHY_CTX 3
896
897/* TODO: complete missing documentation */
898/**
899 * struct iwl_phy_context_cmd - config of the PHY context
900 * ( PHY_CONTEXT_CMD = 0x8 )
901 * @id_and_color: ID and color of the relevant Binding
902 * @action: action to perform, one of FW_CTXT_ACTION_*
903 * @apply_time: 0 means immediate apply and context switch.
904 * other value means apply new params after X usecs
905 * @tx_param_color: ???
906 * @channel_info:
907 * @txchain_info: ???
908 * @rxchain_info: ???
909 * @acquisition_data: ???
910 * @dsp_cfg_flags: set to 0
911 */
912struct iwl_phy_context_cmd {
913 /* COMMON_INDEX_HDR_API_S_VER_1 */
914 __le32 id_and_color;
915 __le32 action;
916 /* PHY_CONTEXT_DATA_API_S_VER_1 */
917 __le32 apply_time;
918 __le32 tx_param_color;
919 struct iwl_fw_channel_info ci;
920 __le32 txchain_info;
921 __le32 rxchain_info;
922 __le32 acquisition_data;
923 __le32 dsp_cfg_flags;
924} __packed; /* PHY_CONTEXT_CMD_API_VER_1 */
925
720befbf
AM
926/*
927 * Aux ROC command
928 *
929 * Command requests the firmware to create a time event for a certain duration
930 * and remain on the given channel. This is done by using the Aux framework in
931 * the FW.
932 * The command was first used for Hot Spot issues - but can be used regardless
933 * to Hot Spot.
934 *
935 * ( HOT_SPOT_CMD 0x53 )
936 *
937 * @id_and_color: ID and color of the MAC
938 * @action: action to perform, one of FW_CTXT_ACTION_*
939 * @event_unique_id: If the action FW_CTXT_ACTION_REMOVE then the
940 * event_unique_id should be the id of the time event assigned by ucode.
941 * Otherwise ignore the event_unique_id.
942 * @sta_id_and_color: station id and color, resumed during "Remain On Channel"
943 * activity.
944 * @channel_info: channel info
945 * @node_addr: Our MAC Address
946 * @reserved: reserved for alignment
947 * @apply_time: GP2 value to start (should always be the current GP2 value)
948 * @apply_time_max_delay: Maximum apply time delay value in TU. Defines max
949 * time by which start of the event is allowed to be postponed.
950 * @duration: event duration in TU To calculate event duration:
951 * timeEventDuration = min(duration, remainingQuota)
952 */
953struct iwl_hs20_roc_req {
954 /* COMMON_INDEX_HDR_API_S_VER_1 hdr */
955 __le32 id_and_color;
956 __le32 action;
957 __le32 event_unique_id;
958 __le32 sta_id_and_color;
959 struct iwl_fw_channel_info channel_info;
960 u8 node_addr[ETH_ALEN];
961 __le16 reserved;
962 __le32 apply_time;
963 __le32 apply_time_max_delay;
964 __le32 duration;
965} __packed; /* HOT_SPOT_CMD_API_S_VER_1 */
966
967/*
968 * values for AUX ROC result values
969 */
970enum iwl_mvm_hot_spot {
971 HOT_SPOT_RSP_STATUS_OK,
972 HOT_SPOT_RSP_STATUS_TOO_MANY_EVENTS,
973 HOT_SPOT_MAX_NUM_OF_SESSIONS,
974};
975
976/*
977 * Aux ROC command response
978 *
979 * In response to iwl_hs20_roc_req the FW sends this command to notify the
980 * driver the uid of the timevent.
981 *
982 * ( HOT_SPOT_CMD 0x53 )
983 *
984 * @event_unique_id: Unique ID of time event assigned by ucode
985 * @status: Return status 0 is success, all the rest used for specific errors
986 */
987struct iwl_hs20_roc_res {
988 __le32 event_unique_id;
989 __le32 status;
990} __packed; /* HOT_SPOT_RSP_API_S_VER_1 */
991
8ca151b5 992#define IWL_RX_INFO_PHY_CNT 8
a2d7b870
AA
993#define IWL_RX_INFO_ENERGY_ANT_ABC_IDX 1
994#define IWL_RX_INFO_ENERGY_ANT_A_MSK 0x000000ff
995#define IWL_RX_INFO_ENERGY_ANT_B_MSK 0x0000ff00
996#define IWL_RX_INFO_ENERGY_ANT_C_MSK 0x00ff0000
997#define IWL_RX_INFO_ENERGY_ANT_A_POS 0
998#define IWL_RX_INFO_ENERGY_ANT_B_POS 8
999#define IWL_RX_INFO_ENERGY_ANT_C_POS 16
1000
8ca151b5
JB
1001#define IWL_RX_INFO_AGC_IDX 1
1002#define IWL_RX_INFO_RSSI_AB_IDX 2
8101a7f0
EG
1003#define IWL_OFDM_AGC_A_MSK 0x0000007f
1004#define IWL_OFDM_AGC_A_POS 0
1005#define IWL_OFDM_AGC_B_MSK 0x00003f80
1006#define IWL_OFDM_AGC_B_POS 7
1007#define IWL_OFDM_AGC_CODE_MSK 0x3fe00000
1008#define IWL_OFDM_AGC_CODE_POS 20
8ca151b5 1009#define IWL_OFDM_RSSI_INBAND_A_MSK 0x00ff
8ca151b5 1010#define IWL_OFDM_RSSI_A_POS 0
8101a7f0
EG
1011#define IWL_OFDM_RSSI_ALLBAND_A_MSK 0xff00
1012#define IWL_OFDM_RSSI_ALLBAND_A_POS 8
8ca151b5 1013#define IWL_OFDM_RSSI_INBAND_B_MSK 0xff0000
8ca151b5 1014#define IWL_OFDM_RSSI_B_POS 16
8101a7f0
EG
1015#define IWL_OFDM_RSSI_ALLBAND_B_MSK 0xff000000
1016#define IWL_OFDM_RSSI_ALLBAND_B_POS 24
8ca151b5
JB
1017
1018/**
1019 * struct iwl_rx_phy_info - phy info
1020 * (REPLY_RX_PHY_CMD = 0xc0)
1021 * @non_cfg_phy_cnt: non configurable DSP phy data byte count
1022 * @cfg_phy_cnt: configurable DSP phy data byte count
1023 * @stat_id: configurable DSP phy data set ID
1024 * @reserved1:
1025 * @system_timestamp: GP2 at on air rise
1026 * @timestamp: TSF at on air rise
1027 * @beacon_time_stamp: beacon at on-air rise
1028 * @phy_flags: general phy flags: band, modulation, ...
1029 * @channel: channel number
1030 * @non_cfg_phy_buf: for various implementations of non_cfg_phy
1031 * @rate_n_flags: RATE_MCS_*
1032 * @byte_count: frame's byte-count
1033 * @frame_time: frame's time on the air, based on byte count and frame rate
1034 * calculation
6bfcb7e8 1035 * @mac_active_msk: what MACs were active when the frame was received
8ca151b5
JB
1036 *
1037 * Before each Rx, the device sends this data. It contains PHY information
1038 * about the reception of the packet.
1039 */
1040struct iwl_rx_phy_info {
1041 u8 non_cfg_phy_cnt;
1042 u8 cfg_phy_cnt;
1043 u8 stat_id;
1044 u8 reserved1;
1045 __le32 system_timestamp;
1046 __le64 timestamp;
1047 __le32 beacon_time_stamp;
1048 __le16 phy_flags;
1049 __le16 channel;
1050 __le32 non_cfg_phy[IWL_RX_INFO_PHY_CNT];
1051 __le32 rate_n_flags;
1052 __le32 byte_count;
6bfcb7e8 1053 __le16 mac_active_msk;
8ca151b5
JB
1054 __le16 frame_time;
1055} __packed;
1056
1057struct iwl_rx_mpdu_res_start {
1058 __le16 byte_count;
1059 __le16 reserved;
1060} __packed;
1061
1062/**
1063 * enum iwl_rx_phy_flags - to parse %iwl_rx_phy_info phy_flags
1064 * @RX_RES_PHY_FLAGS_BAND_24: true if the packet was received on 2.4 band
1065 * @RX_RES_PHY_FLAGS_MOD_CCK:
1066 * @RX_RES_PHY_FLAGS_SHORT_PREAMBLE: true if packet's preamble was short
1067 * @RX_RES_PHY_FLAGS_NARROW_BAND:
1068 * @RX_RES_PHY_FLAGS_ANTENNA: antenna on which the packet was received
1069 * @RX_RES_PHY_FLAGS_AGG: set if the packet was part of an A-MPDU
1070 * @RX_RES_PHY_FLAGS_OFDM_HT: The frame was an HT frame
1071 * @RX_RES_PHY_FLAGS_OFDM_GF: The frame used GF preamble
1072 * @RX_RES_PHY_FLAGS_OFDM_VHT: The frame was a VHT frame
1073 */
1074enum iwl_rx_phy_flags {
1075 RX_RES_PHY_FLAGS_BAND_24 = BIT(0),
1076 RX_RES_PHY_FLAGS_MOD_CCK = BIT(1),
1077 RX_RES_PHY_FLAGS_SHORT_PREAMBLE = BIT(2),
1078 RX_RES_PHY_FLAGS_NARROW_BAND = BIT(3),
1079 RX_RES_PHY_FLAGS_ANTENNA = (0x7 << 4),
1080 RX_RES_PHY_FLAGS_ANTENNA_POS = 4,
1081 RX_RES_PHY_FLAGS_AGG = BIT(7),
1082 RX_RES_PHY_FLAGS_OFDM_HT = BIT(8),
1083 RX_RES_PHY_FLAGS_OFDM_GF = BIT(9),
1084 RX_RES_PHY_FLAGS_OFDM_VHT = BIT(10),
1085};
1086
1087/**
1088 * enum iwl_mvm_rx_status - written by fw for each Rx packet
1089 * @RX_MPDU_RES_STATUS_CRC_OK: CRC is fine
1090 * @RX_MPDU_RES_STATUS_OVERRUN_OK: there was no RXE overflow
1091 * @RX_MPDU_RES_STATUS_SRC_STA_FOUND:
1092 * @RX_MPDU_RES_STATUS_KEY_VALID:
1093 * @RX_MPDU_RES_STATUS_KEY_PARAM_OK:
1094 * @RX_MPDU_RES_STATUS_ICV_OK: ICV is fine, if not, the packet is destroyed
1095 * @RX_MPDU_RES_STATUS_MIC_OK: used for CCM alg only. TKIP MIC is checked
1096 * in the driver.
1097 * @RX_MPDU_RES_STATUS_TTAK_OK: TTAK is fine
1098 * @RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR: valid for alg = CCM_CMAC or
1099 * alg = CCM only. Checks replay attack for 11w frames. Relevant only if
1100 * %RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME is set.
1101 * @RX_MPDU_RES_STATUS_SEC_NO_ENC: this frame is not encrypted
1102 * @RX_MPDU_RES_STATUS_SEC_WEP_ENC: this frame is encrypted using WEP
1103 * @RX_MPDU_RES_STATUS_SEC_CCM_ENC: this frame is encrypted using CCM
1104 * @RX_MPDU_RES_STATUS_SEC_TKIP_ENC: this frame is encrypted using TKIP
1105 * @RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC: this frame is encrypted using CCM_CMAC
1106 * @RX_MPDU_RES_STATUS_SEC_ENC_ERR: this frame couldn't be decrypted
1107 * @RX_MPDU_RES_STATUS_SEC_ENC_MSK: bitmask of the encryption algorithm
1108 * @RX_MPDU_RES_STATUS_DEC_DONE: this frame has been successfully decrypted
1109 * @RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP:
1110 * @RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP:
1111 * @RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT:
1112 * @RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME: this frame is an 11w management frame
1113 * @RX_MPDU_RES_STATUS_HASH_INDEX_MSK:
1114 * @RX_MPDU_RES_STATUS_STA_ID_MSK:
1115 * @RX_MPDU_RES_STATUS_RRF_KILL:
1116 * @RX_MPDU_RES_STATUS_FILTERING_MSK:
1117 * @RX_MPDU_RES_STATUS2_FILTERING_MSK:
1118 */
1119enum iwl_mvm_rx_status {
1120 RX_MPDU_RES_STATUS_CRC_OK = BIT(0),
1121 RX_MPDU_RES_STATUS_OVERRUN_OK = BIT(1),
1122 RX_MPDU_RES_STATUS_SRC_STA_FOUND = BIT(2),
1123 RX_MPDU_RES_STATUS_KEY_VALID = BIT(3),
1124 RX_MPDU_RES_STATUS_KEY_PARAM_OK = BIT(4),
1125 RX_MPDU_RES_STATUS_ICV_OK = BIT(5),
1126 RX_MPDU_RES_STATUS_MIC_OK = BIT(6),
1127 RX_MPDU_RES_STATUS_TTAK_OK = BIT(7),
1128 RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR = BIT(7),
1129 RX_MPDU_RES_STATUS_SEC_NO_ENC = (0 << 8),
1130 RX_MPDU_RES_STATUS_SEC_WEP_ENC = (1 << 8),
1131 RX_MPDU_RES_STATUS_SEC_CCM_ENC = (2 << 8),
1132 RX_MPDU_RES_STATUS_SEC_TKIP_ENC = (3 << 8),
e36e5433 1133 RX_MPDU_RES_STATUS_SEC_EXT_ENC = (4 << 8),
8ca151b5
JB
1134 RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC = (6 << 8),
1135 RX_MPDU_RES_STATUS_SEC_ENC_ERR = (7 << 8),
1136 RX_MPDU_RES_STATUS_SEC_ENC_MSK = (7 << 8),
1137 RX_MPDU_RES_STATUS_DEC_DONE = BIT(11),
1138 RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP = BIT(12),
1139 RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP = BIT(13),
1140 RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT = BIT(14),
1141 RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME = BIT(15),
1142 RX_MPDU_RES_STATUS_HASH_INDEX_MSK = (0x3F0000),
1143 RX_MPDU_RES_STATUS_STA_ID_MSK = (0x1f000000),
1144 RX_MPDU_RES_STATUS_RRF_KILL = BIT(29),
1145 RX_MPDU_RES_STATUS_FILTERING_MSK = (0xc00000),
1146 RX_MPDU_RES_STATUS2_FILTERING_MSK = (0xc0000000),
1147};
1148
1149/**
1150 * struct iwl_radio_version_notif - information on the radio version
1151 * ( RADIO_VERSION_NOTIFICATION = 0x68 )
1152 * @radio_flavor:
1153 * @radio_step:
1154 * @radio_dash:
1155 */
1156struct iwl_radio_version_notif {
1157 __le32 radio_flavor;
1158 __le32 radio_step;
1159 __le32 radio_dash;
1160} __packed; /* RADIO_VERSION_NOTOFICATION_S_VER_1 */
1161
1162enum iwl_card_state_flags {
1163 CARD_ENABLED = 0x00,
1164 HW_CARD_DISABLED = 0x01,
1165 SW_CARD_DISABLED = 0x02,
1166 CT_KILL_CARD_DISABLED = 0x04,
1167 HALT_CARD_DISABLED = 0x08,
1168 CARD_DISABLED_MSK = 0x0f,
1169 CARD_IS_RX_ON = 0x10,
1170};
1171
1172/**
1173 * struct iwl_radio_version_notif - information on the radio version
1174 * ( CARD_STATE_NOTIFICATION = 0xa1 )
1175 * @flags: %iwl_card_state_flags
1176 */
1177struct iwl_card_state_notif {
1178 __le32 flags;
1179} __packed; /* CARD_STATE_NTFY_API_S_VER_1 */
1180
d64048ed
HG
1181/**
1182 * struct iwl_missed_beacons_notif - information on missed beacons
1183 * ( MISSED_BEACONS_NOTIFICATION = 0xa2 )
1184 * @mac_id: interface ID
1185 * @consec_missed_beacons_since_last_rx: number of consecutive missed
1186 * beacons since last RX.
1187 * @consec_missed_beacons: number of consecutive missed beacons
1188 * @num_expected_beacons:
1189 * @num_recvd_beacons:
1190 */
1191struct iwl_missed_beacons_notif {
1192 __le32 mac_id;
1193 __le32 consec_missed_beacons_since_last_rx;
1194 __le32 consec_missed_beacons;
1195 __le32 num_expected_beacons;
1196 __le32 num_recvd_beacons;
1197} __packed; /* MISSED_BEACON_NTFY_API_S_VER_3 */
1198
8ca151b5
JB
1199/**
1200 * struct iwl_set_calib_default_cmd - set default value for calibration.
1201 * ( SET_CALIB_DEFAULT_CMD = 0x8e )
1202 * @calib_index: the calibration to set value for
1203 * @length: of data
1204 * @data: the value to set for the calibration result
1205 */
1206struct iwl_set_calib_default_cmd {
1207 __le16 calib_index;
1208 __le16 length;
1209 u8 data[0];
1210} __packed; /* PHY_CALIB_OVERRIDE_VALUES_S */
1211
51b6b9e0 1212#define MAX_PORT_ID_NUM 2
e59647ea 1213#define MAX_MCAST_FILTERING_ADDRESSES 256
51b6b9e0
EG
1214
1215/**
1216 * struct iwl_mcast_filter_cmd - configure multicast filter.
1217 * @filter_own: Set 1 to filter out multicast packets sent by station itself
1218 * @port_id: Multicast MAC addresses array specifier. This is a strange way
1219 * to identify network interface adopted in host-device IF.
1220 * It is used by FW as index in array of addresses. This array has
1221 * MAX_PORT_ID_NUM members.
1222 * @count: Number of MAC addresses in the array
1223 * @pass_all: Set 1 to pass all multicast packets.
1224 * @bssid: current association BSSID.
1225 * @addr_list: Place holder for array of MAC addresses.
1226 * IMPORTANT: add padding if necessary to ensure DWORD alignment.
1227 */
1228struct iwl_mcast_filter_cmd {
1229 u8 filter_own;
1230 u8 port_id;
1231 u8 count;
1232 u8 pass_all;
1233 u8 bssid[6];
1234 u8 reserved[2];
1235 u8 addr_list[0];
1236} __packed; /* MCAST_FILTERING_CMD_API_S_VER_1 */
1237
c87163b9
EP
1238#define MAX_BCAST_FILTERS 8
1239#define MAX_BCAST_FILTER_ATTRS 2
1240
1241/**
1242 * enum iwl_mvm_bcast_filter_attr_offset - written by fw for each Rx packet
1243 * @BCAST_FILTER_OFFSET_PAYLOAD_START: offset is from payload start.
1244 * @BCAST_FILTER_OFFSET_IP_END: offset is from ip header end (i.e.
1245 * start of ip payload).
1246 */
1247enum iwl_mvm_bcast_filter_attr_offset {
1248 BCAST_FILTER_OFFSET_PAYLOAD_START = 0,
1249 BCAST_FILTER_OFFSET_IP_END = 1,
1250};
1251
1252/**
1253 * struct iwl_fw_bcast_filter_attr - broadcast filter attribute
1254 * @offset_type: &enum iwl_mvm_bcast_filter_attr_offset.
1255 * @offset: starting offset of this pattern.
1256 * @val: value to match - big endian (MSB is the first
1257 * byte to match from offset pos).
1258 * @mask: mask to match (big endian).
1259 */
1260struct iwl_fw_bcast_filter_attr {
1261 u8 offset_type;
1262 u8 offset;
1263 __le16 reserved1;
1264 __be32 val;
1265 __be32 mask;
1266} __packed; /* BCAST_FILTER_ATT_S_VER_1 */
1267
1268/**
1269 * enum iwl_mvm_bcast_filter_frame_type - filter frame type
1270 * @BCAST_FILTER_FRAME_TYPE_ALL: consider all frames.
1271 * @BCAST_FILTER_FRAME_TYPE_IPV4: consider only ipv4 frames
1272 */
1273enum iwl_mvm_bcast_filter_frame_type {
1274 BCAST_FILTER_FRAME_TYPE_ALL = 0,
1275 BCAST_FILTER_FRAME_TYPE_IPV4 = 1,
1276};
1277
1278/**
1279 * struct iwl_fw_bcast_filter - broadcast filter
1280 * @discard: discard frame (1) or let it pass (0).
1281 * @frame_type: &enum iwl_mvm_bcast_filter_frame_type.
1282 * @num_attrs: number of valid attributes in this filter.
1283 * @attrs: attributes of this filter. a filter is considered matched
1284 * only when all its attributes are matched (i.e. AND relationship)
1285 */
1286struct iwl_fw_bcast_filter {
1287 u8 discard;
1288 u8 frame_type;
1289 u8 num_attrs;
1290 u8 reserved1;
1291 struct iwl_fw_bcast_filter_attr attrs[MAX_BCAST_FILTER_ATTRS];
1292} __packed; /* BCAST_FILTER_S_VER_1 */
1293
1294/**
1295 * struct iwl_fw_bcast_mac - per-mac broadcast filtering configuration.
1296 * @default_discard: default action for this mac (discard (1) / pass (0)).
1297 * @attached_filters: bitmap of relevant filters for this mac.
1298 */
1299struct iwl_fw_bcast_mac {
1300 u8 default_discard;
1301 u8 reserved1;
1302 __le16 attached_filters;
1303} __packed; /* BCAST_MAC_CONTEXT_S_VER_1 */
1304
1305/**
1306 * struct iwl_bcast_filter_cmd - broadcast filtering configuration
1307 * @disable: enable (0) / disable (1)
1308 * @max_bcast_filters: max number of filters (MAX_BCAST_FILTERS)
1309 * @max_macs: max number of macs (NUM_MAC_INDEX_DRIVER)
1310 * @filters: broadcast filters
1311 * @macs: broadcast filtering configuration per-mac
1312 */
1313struct iwl_bcast_filter_cmd {
1314 u8 disable;
1315 u8 max_bcast_filters;
1316 u8 max_macs;
1317 u8 reserved1;
1318 struct iwl_fw_bcast_filter filters[MAX_BCAST_FILTERS];
1319 struct iwl_fw_bcast_mac macs[NUM_MAC_INDEX_DRIVER];
1320} __packed; /* BCAST_FILTERING_HCMD_API_S_VER_1 */
1321
a2d79c57
MG
1322/*
1323 * enum iwl_mvm_marker_id - maker ids
1324 *
1325 * The ids for different type of markers to insert into the usniffer logs
1326 */
1327enum iwl_mvm_marker_id {
1328 MARKER_ID_TX_FRAME_LATENCY = 1,
1329}; /* MARKER_ID_API_E_VER_1 */
1330
1331/**
1332 * struct iwl_mvm_marker - mark info into the usniffer logs
1333 *
1334 * (MARKER_CMD = 0xcb)
1335 *
1336 * Mark the UTC time stamp into the usniffer logs together with additional
1337 * metadata, so the usniffer output can be parsed.
1338 * In the command response the ucode will return the GP2 time.
1339 *
1340 * @dw_len: The amount of dwords following this byte including this byte.
1341 * @marker_id: A unique marker id (iwl_mvm_marker_id).
1342 * @reserved: reserved.
1343 * @timestamp: in milliseconds since 1970-01-01 00:00:00 UTC
1344 * @metadata: additional meta data that will be written to the unsiffer log
1345 */
1346struct iwl_mvm_marker {
1347 u8 dwLen;
1348 u8 markerId;
1349 __le16 reserved;
1350 __le64 timestamp;
1351 __le32 metadata[0];
1352} __packed; /* MARKER_API_S_VER_1 */
1353
9ee718aa
EL
1354struct mvm_statistics_dbg {
1355 __le32 burst_check;
1356 __le32 burst_count;
1357 __le32 wait_for_silence_timeout_cnt;
1358 __le32 reserved[3];
1359} __packed; /* STATISTICS_DEBUG_API_S_VER_2 */
1360
1361struct mvm_statistics_div {
1362 __le32 tx_on_a;
1363 __le32 tx_on_b;
1364 __le32 exec_time;
1365 __le32 probe_time;
1366 __le32 rssi_ant;
1367 __le32 reserved2;
1368} __packed; /* STATISTICS_SLOW_DIV_API_S_VER_2 */
1369
1370struct mvm_statistics_general_common {
1371 __le32 temperature; /* radio temperature */
1372 __le32 temperature_m; /* radio voltage */
1373 struct mvm_statistics_dbg dbg;
1374 __le32 sleep_time;
1375 __le32 slots_out;
1376 __le32 slots_idle;
1377 __le32 ttl_timestamp;
1378 struct mvm_statistics_div div;
1379 __le32 rx_enable_counter;
1380 /*
1381 * num_of_sos_states:
1382 * count the number of times we have to re-tune
1383 * in order to get out of bad PHY status
1384 */
1385 __le32 num_of_sos_states;
1386} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1387
1388struct mvm_statistics_rx_non_phy {
1389 __le32 bogus_cts; /* CTS received when not expecting CTS */
1390 __le32 bogus_ack; /* ACK received when not expecting ACK */
1391 __le32 non_bssid_frames; /* number of frames with BSSID that
1392 * doesn't belong to the STA BSSID */
1393 __le32 filtered_frames; /* count frames that were dumped in the
1394 * filtering process */
1395 __le32 non_channel_beacons; /* beacons with our bss id but not on
1396 * our serving channel */
1397 __le32 channel_beacons; /* beacons with our bss id and in our
1398 * serving channel */
1399 __le32 num_missed_bcon; /* number of missed beacons */
1400 __le32 adc_rx_saturation_time; /* count in 0.8us units the time the
1401 * ADC was in saturation */
1402 __le32 ina_detection_search_time;/* total time (in 0.8us) searched
1403 * for INA */
1404 __le32 beacon_silence_rssi_a; /* RSSI silence after beacon frame */
1405 __le32 beacon_silence_rssi_b; /* RSSI silence after beacon frame */
1406 __le32 beacon_silence_rssi_c; /* RSSI silence after beacon frame */
1407 __le32 interference_data_flag; /* flag for interference data
1408 * availability. 1 when data is
1409 * available. */
1410 __le32 channel_load; /* counts RX Enable time in uSec */
1411 __le32 dsp_false_alarms; /* DSP false alarm (both OFDM
1412 * and CCK) counter */
1413 __le32 beacon_rssi_a;
1414 __le32 beacon_rssi_b;
1415 __le32 beacon_rssi_c;
1416 __le32 beacon_energy_a;
1417 __le32 beacon_energy_b;
1418 __le32 beacon_energy_c;
1419 __le32 num_bt_kills;
1420 __le32 mac_id;
1421 __le32 directed_data_mpdu;
1422} __packed; /* STATISTICS_RX_NON_PHY_API_S_VER_3 */
1423
1424struct mvm_statistics_rx_phy {
1425 __le32 ina_cnt;
1426 __le32 fina_cnt;
1427 __le32 plcp_err;
1428 __le32 crc32_err;
1429 __le32 overrun_err;
1430 __le32 early_overrun_err;
1431 __le32 crc32_good;
1432 __le32 false_alarm_cnt;
1433 __le32 fina_sync_err_cnt;
1434 __le32 sfd_timeout;
1435 __le32 fina_timeout;
1436 __le32 unresponded_rts;
1437 __le32 rxe_frame_limit_overrun;
1438 __le32 sent_ack_cnt;
1439 __le32 sent_cts_cnt;
1440 __le32 sent_ba_rsp_cnt;
1441 __le32 dsp_self_kill;
1442 __le32 mh_format_err;
1443 __le32 re_acq_main_rssi_sum;
1444 __le32 reserved;
1445} __packed; /* STATISTICS_RX_PHY_API_S_VER_2 */
1446
1447struct mvm_statistics_rx_ht_phy {
1448 __le32 plcp_err;
1449 __le32 overrun_err;
1450 __le32 early_overrun_err;
1451 __le32 crc32_good;
1452 __le32 crc32_err;
1453 __le32 mh_format_err;
1454 __le32 agg_crc32_good;
1455 __le32 agg_mpdu_cnt;
1456 __le32 agg_cnt;
1457 __le32 unsupport_mcs;
1458} __packed; /* STATISTICS_HT_RX_PHY_API_S_VER_1 */
1459
1460#define MAX_CHAINS 3
1461
1462struct mvm_statistics_tx_non_phy_agg {
1463 __le32 ba_timeout;
1464 __le32 ba_reschedule_frames;
1465 __le32 scd_query_agg_frame_cnt;
1466 __le32 scd_query_no_agg;
1467 __le32 scd_query_agg;
1468 __le32 scd_query_mismatch;
1469 __le32 frame_not_ready;
1470 __le32 underrun;
1471 __le32 bt_prio_kill;
1472 __le32 rx_ba_rsp_cnt;
1473 __s8 txpower[MAX_CHAINS];
1474 __s8 reserved;
1475 __le32 reserved2;
1476} __packed; /* STATISTICS_TX_NON_PHY_AGG_API_S_VER_1 */
1477
1478struct mvm_statistics_tx_channel_width {
1479 __le32 ext_cca_narrow_ch20[1];
1480 __le32 ext_cca_narrow_ch40[2];
1481 __le32 ext_cca_narrow_ch80[3];
1482 __le32 ext_cca_narrow_ch160[4];
1483 __le32 last_tx_ch_width_indx;
1484 __le32 rx_detected_per_ch_width[4];
1485 __le32 success_per_ch_width[4];
1486 __le32 fail_per_ch_width[4];
1487}; /* STATISTICS_TX_CHANNEL_WIDTH_API_S_VER_1 */
1488
1489struct mvm_statistics_tx {
1490 __le32 preamble_cnt;
1491 __le32 rx_detected_cnt;
1492 __le32 bt_prio_defer_cnt;
1493 __le32 bt_prio_kill_cnt;
1494 __le32 few_bytes_cnt;
1495 __le32 cts_timeout;
1496 __le32 ack_timeout;
1497 __le32 expected_ack_cnt;
1498 __le32 actual_ack_cnt;
1499 __le32 dump_msdu_cnt;
1500 __le32 burst_abort_next_frame_mismatch_cnt;
1501 __le32 burst_abort_missing_next_frame_cnt;
1502 __le32 cts_timeout_collision;
1503 __le32 ack_or_ba_timeout_collision;
1504 struct mvm_statistics_tx_non_phy_agg agg;
1505 struct mvm_statistics_tx_channel_width channel_width;
1506} __packed; /* STATISTICS_TX_API_S_VER_4 */
1507
1508
1509struct mvm_statistics_bt_activity {
1510 __le32 hi_priority_tx_req_cnt;
1511 __le32 hi_priority_tx_denied_cnt;
1512 __le32 lo_priority_tx_req_cnt;
1513 __le32 lo_priority_tx_denied_cnt;
1514 __le32 hi_priority_rx_req_cnt;
1515 __le32 hi_priority_rx_denied_cnt;
1516 __le32 lo_priority_rx_req_cnt;
1517 __le32 lo_priority_rx_denied_cnt;
1518} __packed; /* STATISTICS_BT_ACTIVITY_API_S_VER_1 */
1519
1520struct mvm_statistics_general {
1521 struct mvm_statistics_general_common common;
1522 __le32 beacon_filtered;
1523 __le32 missed_beacons;
a20fd398 1524 __s8 beacon_filter_average_energy;
9ee718aa
EL
1525 __s8 beacon_filter_reason;
1526 __s8 beacon_filter_current_energy;
1527 __s8 beacon_filter_reserved;
1528 __le32 beacon_filter_delta_time;
1529 struct mvm_statistics_bt_activity bt_activity;
1530} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1531
1532struct mvm_statistics_rx {
1533 struct mvm_statistics_rx_phy ofdm;
1534 struct mvm_statistics_rx_phy cck;
1535 struct mvm_statistics_rx_non_phy general;
1536 struct mvm_statistics_rx_ht_phy ofdm_ht;
1537} __packed; /* STATISTICS_RX_API_S_VER_3 */
1538
1539/*
1540 * STATISTICS_NOTIFICATION = 0x9d (notification only, not a command)
1541 *
1542 * By default, uCode issues this notification after receiving a beacon
1543 * while associated. To disable this behavior, set DISABLE_NOTIF flag in the
1544 * REPLY_STATISTICS_CMD 0x9c, above.
1545 *
1546 * Statistics counters continue to increment beacon after beacon, but are
1547 * cleared when changing channels or when driver issues REPLY_STATISTICS_CMD
1548 * 0x9c with CLEAR_STATS bit set (see above).
1549 *
1550 * uCode also issues this notification during scans. uCode clears statistics
1551 * appropriately so that each notification contains statistics for only the
1552 * one channel that has just been scanned.
1553 */
1554
1555struct iwl_notif_statistics { /* STATISTICS_NTFY_API_S_VER_8 */
1556 __le32 flag;
1557 struct mvm_statistics_rx rx;
1558 struct mvm_statistics_tx tx;
1559 struct mvm_statistics_general general;
1560} __packed;
1561
1f3b0ff8
LE
1562/***********************************
1563 * Smart Fifo API
1564 ***********************************/
1565/* Smart Fifo state */
1566enum iwl_sf_state {
1567 SF_LONG_DELAY_ON = 0, /* should never be called by driver */
1568 SF_FULL_ON,
1569 SF_UNINIT,
1570 SF_INIT_OFF,
1571 SF_HW_NUM_STATES
1572};
1573
1574/* Smart Fifo possible scenario */
1575enum iwl_sf_scenario {
1576 SF_SCENARIO_SINGLE_UNICAST,
1577 SF_SCENARIO_AGG_UNICAST,
1578 SF_SCENARIO_MULTICAST,
1579 SF_SCENARIO_BA_RESP,
1580 SF_SCENARIO_TX_RESP,
1581 SF_NUM_SCENARIO
1582};
1583
1584#define SF_TRANSIENT_STATES_NUMBER 2 /* SF_LONG_DELAY_ON and SF_FULL_ON */
1585#define SF_NUM_TIMEOUT_TYPES 2 /* Aging timer and Idle timer */
1586
1587/* smart FIFO default values */
1588#define SF_W_MARK_SISO 4096
1589#define SF_W_MARK_MIMO2 8192
1590#define SF_W_MARK_MIMO3 6144
1591#define SF_W_MARK_LEGACY 4096
1592#define SF_W_MARK_SCAN 4096
1593
1594/* SF Scenarios timers for FULL_ON state (aligned to 32 uSec) */
1595#define SF_SINGLE_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1596#define SF_SINGLE_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1597#define SF_AGG_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1598#define SF_AGG_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1599#define SF_MCAST_IDLE_TIMER 2016 /* 2 mSec */
1600#define SF_MCAST_AGING_TIMER 10016 /* 10 mSec */
1601#define SF_BA_IDLE_TIMER 320 /* 300 uSec */
1602#define SF_BA_AGING_TIMER 2016 /* 2 mSec */
1603#define SF_TX_RE_IDLE_TIMER 320 /* 300 uSec */
1604#define SF_TX_RE_AGING_TIMER 2016 /* 2 mSec */
1605
1606#define SF_LONG_DELAY_AGING_TIMER 1000000 /* 1 Sec */
1607
161bdb77
EH
1608#define SF_CFG_DUMMY_NOTIF_OFF BIT(16)
1609
1f3b0ff8
LE
1610/**
1611 * Smart Fifo configuration command.
86974bff 1612 * @state: smart fifo state, types listed in enum %iwl_sf_sate.
1f3b0ff8
LE
1613 * @watermark: Minimum allowed availabe free space in RXF for transient state.
1614 * @long_delay_timeouts: aging and idle timer values for each scenario
1615 * in long delay state.
1616 * @full_on_timeouts: timer values for each scenario in full on state.
1617 */
1618struct iwl_sf_cfg_cmd {
86974bff 1619 __le32 state;
1f3b0ff8
LE
1620 __le32 watermark[SF_TRANSIENT_STATES_NUMBER];
1621 __le32 long_delay_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1622 __le32 full_on_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1623} __packed; /* SF_CFG_API_S_VER_2 */
1624
a0a09243
LC
1625/* DTS measurements */
1626
1627enum iwl_dts_measurement_flags {
1628 DTS_TRIGGER_CMD_FLAGS_TEMP = BIT(0),
1629 DTS_TRIGGER_CMD_FLAGS_VOLT = BIT(1),
1630};
1631
1632/**
1633 * iwl_dts_measurement_cmd - request DTS temperature and/or voltage measurements
1634 *
1635 * @flags: indicates which measurements we want as specified in &enum
1636 * iwl_dts_measurement_flags
1637 */
1638struct iwl_dts_measurement_cmd {
1639 __le32 flags;
1640} __packed; /* TEMPERATURE_MEASUREMENT_TRIGGER_CMD_S */
1641
1642/**
1643 * iwl_dts_measurement_notif - notification received with the measurements
1644 *
1645 * @temp: the measured temperature
1646 * @voltage: the measured voltage
1647 */
1648struct iwl_dts_measurement_notif {
1649 __le32 temp;
1650 __le32 voltage;
1651} __packed; /* TEMPERATURE_MEASUREMENT_TRIGGER_NTFY_S */
1652
8ca151b5 1653#endif /* __fw_api_h__ */
This page took 0.187881 seconds and 5 git commands to generate.