Commit | Line | Data |
---|---|---|
8ca151b5 JB |
1 | /****************************************************************************** |
2 | * | |
3 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
4 | * redistributing this file, you may do so under either license. | |
5 | * | |
6 | * GPL LICENSE SUMMARY | |
7 | * | |
51368bf7 | 8 | * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved. |
ee9219b2 | 9 | * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH |
8ca151b5 JB |
10 | * |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of version 2 of the GNU General Public License as | |
13 | * published by the Free Software Foundation. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, but | |
16 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
18 | * General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, | |
23 | * USA | |
24 | * | |
25 | * The full GNU General Public License is included in this distribution | |
410dc5aa | 26 | * in the file called COPYING. |
8ca151b5 JB |
27 | * |
28 | * Contact Information: | |
29 | * Intel Linux Wireless <ilw@linux.intel.com> | |
30 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
31 | * | |
32 | * BSD LICENSE | |
33 | * | |
51368bf7 | 34 | * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved. |
ee9219b2 | 35 | * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH |
8ca151b5 JB |
36 | * All rights reserved. |
37 | * | |
38 | * Redistribution and use in source and binary forms, with or without | |
39 | * modification, are permitted provided that the following conditions | |
40 | * are met: | |
41 | * | |
42 | * * Redistributions of source code must retain the above copyright | |
43 | * notice, this list of conditions and the following disclaimer. | |
44 | * * Redistributions in binary form must reproduce the above copyright | |
45 | * notice, this list of conditions and the following disclaimer in | |
46 | * the documentation and/or other materials provided with the | |
47 | * distribution. | |
48 | * * Neither the name Intel Corporation nor the names of its | |
49 | * contributors may be used to endorse or promote products derived | |
50 | * from this software without specific prior written permission. | |
51 | * | |
52 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
53 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
54 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
55 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
56 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
57 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
58 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
59 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
60 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
61 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
62 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
63 | * | |
64 | *****************************************************************************/ | |
65 | ||
66 | #ifndef __fw_api_h__ | |
67 | #define __fw_api_h__ | |
68 | ||
69 | #include "fw-api-rs.h" | |
70 | #include "fw-api-tx.h" | |
71 | #include "fw-api-sta.h" | |
72 | #include "fw-api-mac.h" | |
73 | #include "fw-api-power.h" | |
74 | #include "fw-api-d3.h" | |
5b7ff615 | 75 | #include "fw-api-coex.h" |
e820c2da | 76 | #include "fw-api-scan.h" |
d19ac589 | 77 | #include "fw-api-stats.h" |
ce792918 | 78 | #include "fw-api-tof.h" |
8ca151b5 | 79 | |
19e737c9 | 80 | /* Tx queue numbers */ |
8ca151b5 JB |
81 | enum { |
82 | IWL_MVM_OFFCHANNEL_QUEUE = 8, | |
83 | IWL_MVM_CMD_QUEUE = 9, | |
8ca151b5 JB |
84 | }; |
85 | ||
b2d81db7 JB |
86 | enum iwl_mvm_tx_fifo { |
87 | IWL_MVM_TX_FIFO_BK = 0, | |
88 | IWL_MVM_TX_FIFO_BE, | |
89 | IWL_MVM_TX_FIFO_VI, | |
90 | IWL_MVM_TX_FIFO_VO, | |
91 | IWL_MVM_TX_FIFO_MCAST = 5, | |
92 | IWL_MVM_TX_FIFO_CMD = 7, | |
93 | }; | |
19e737c9 | 94 | |
8ca151b5 JB |
95 | #define IWL_MVM_STATION_COUNT 16 |
96 | ||
cf7b491d AN |
97 | #define IWL_MVM_TDLS_STA_COUNT 4 |
98 | ||
8ca151b5 JB |
99 | /* commands */ |
100 | enum { | |
101 | MVM_ALIVE = 0x1, | |
102 | REPLY_ERROR = 0x2, | |
103 | ||
104 | INIT_COMPLETE_NOTIF = 0x4, | |
105 | ||
106 | /* PHY context commands */ | |
107 | PHY_CONTEXT_CMD = 0x8, | |
108 | DBG_CFG = 0x9, | |
b9fae2d5 | 109 | ANTENNA_COUPLING_NOTIFICATION = 0xa, |
8ca151b5 | 110 | |
d2496221 | 111 | /* UMAC scan commands */ |
ee9219b2 | 112 | SCAN_ITERATION_COMPLETE_UMAC = 0xb5, |
d2496221 DS |
113 | SCAN_CFG_CMD = 0xc, |
114 | SCAN_REQ_UMAC = 0xd, | |
115 | SCAN_ABORT_UMAC = 0xe, | |
116 | SCAN_COMPLETE_UMAC = 0xf, | |
117 | ||
8ca151b5 | 118 | /* station table */ |
5a258aae | 119 | ADD_STA_KEY = 0x17, |
8ca151b5 JB |
120 | ADD_STA = 0x18, |
121 | REMOVE_STA = 0x19, | |
122 | ||
123 | /* TX */ | |
124 | TX_CMD = 0x1c, | |
125 | TXPATH_FLUSH = 0x1e, | |
126 | MGMT_MCAST_KEY = 0x1f, | |
127 | ||
3edf8ff6 AA |
128 | /* scheduler config */ |
129 | SCD_QUEUE_CFG = 0x1d, | |
130 | ||
8ca151b5 JB |
131 | /* global key */ |
132 | WEP_KEY = 0x20, | |
133 | ||
04fd2c28 LK |
134 | /* Memory */ |
135 | SHARED_MEM_CFG = 0x25, | |
136 | ||
77c5d7ef AN |
137 | /* TDLS */ |
138 | TDLS_CHANNEL_SWITCH_CMD = 0x27, | |
139 | TDLS_CHANNEL_SWITCH_NOTIFICATION = 0xaa, | |
307e4723 | 140 | TDLS_CONFIG_CMD = 0xa7, |
77c5d7ef | 141 | |
8ca151b5 JB |
142 | /* MAC and Binding commands */ |
143 | MAC_CONTEXT_CMD = 0x28, | |
144 | TIME_EVENT_CMD = 0x29, /* both CMD and response */ | |
145 | TIME_EVENT_NOTIFICATION = 0x2a, | |
146 | BINDING_CONTEXT_CMD = 0x2b, | |
147 | TIME_QUOTA_CMD = 0x2c, | |
4ac6cb59 | 148 | NON_QOS_TX_COUNTER_CMD = 0x2d, |
8ca151b5 JB |
149 | |
150 | LQ_CMD = 0x4e, | |
151 | ||
8ca151b5 JB |
152 | /* Scan offload */ |
153 | SCAN_OFFLOAD_REQUEST_CMD = 0x51, | |
154 | SCAN_OFFLOAD_ABORT_CMD = 0x52, | |
720befbf | 155 | HOT_SPOT_CMD = 0x53, |
8ca151b5 JB |
156 | SCAN_OFFLOAD_COMPLETE = 0x6D, |
157 | SCAN_OFFLOAD_UPDATE_PROFILES_CMD = 0x6E, | |
158 | SCAN_OFFLOAD_CONFIG_CMD = 0x6f, | |
35a000b7 | 159 | MATCH_FOUND_NOTIFICATION = 0xd9, |
fb98be5e | 160 | SCAN_ITERATION_COMPLETE = 0xe7, |
8ca151b5 JB |
161 | |
162 | /* Phy */ | |
163 | PHY_CONFIGURATION_CMD = 0x6a, | |
164 | CALIB_RES_NOTIF_PHY_DB = 0x6b, | |
165 | /* PHY_DB_CMD = 0x6c, */ | |
166 | ||
ce792918 GG |
167 | /* ToF - 802.11mc FTM */ |
168 | TOF_CMD = 0x10, | |
169 | TOF_NOTIFICATION = 0x11, | |
170 | ||
e811ada7 | 171 | /* Power - legacy power table command */ |
8ca151b5 | 172 | POWER_TABLE_CMD = 0x77, |
175a70b7 | 173 | PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION = 0x78, |
9180ac50 | 174 | LTR_CONFIG = 0xee, |
8ca151b5 | 175 | |
9ee718aa EL |
176 | /* Thermal Throttling*/ |
177 | REPLY_THERMAL_MNG_BACKOFF = 0x7e, | |
178 | ||
0becb377 MG |
179 | /* Set/Get DC2DC frequency tune */ |
180 | DC2DC_CONFIG_CMD = 0x83, | |
181 | ||
8ca151b5 JB |
182 | /* NVM */ |
183 | NVM_ACCESS_CMD = 0x88, | |
184 | ||
185 | SET_CALIB_DEFAULT_CMD = 0x8e, | |
186 | ||
571765c8 | 187 | BEACON_NOTIFICATION = 0x90, |
8ca151b5 JB |
188 | BEACON_TEMPLATE_CMD = 0x91, |
189 | TX_ANT_CONFIGURATION_CMD = 0x98, | |
91a8bcde | 190 | STATISTICS_CMD = 0x9c, |
8ca151b5 | 191 | STATISTICS_NOTIFICATION = 0x9d, |
3e56eadf | 192 | EOSP_NOTIFICATION = 0x9e, |
88f2fd73 | 193 | REDUCE_TX_POWER_CMD = 0x9f, |
8ca151b5 JB |
194 | |
195 | /* RF-KILL commands and notifications */ | |
196 | CARD_STATE_CMD = 0xa0, | |
197 | CARD_STATE_NOTIFICATION = 0xa1, | |
198 | ||
d64048ed HG |
199 | MISSED_BEACONS_NOTIFICATION = 0xa2, |
200 | ||
e811ada7 AB |
201 | /* Power - new power table command */ |
202 | MAC_PM_POWER_TABLE = 0xa9, | |
203 | ||
30269c12 CRI |
204 | MFUART_LOAD_NOTIFICATION = 0xb1, |
205 | ||
8ca151b5 JB |
206 | REPLY_RX_PHY_CMD = 0xc0, |
207 | REPLY_RX_MPDU_CMD = 0xc1, | |
208 | BA_NOTIF = 0xc5, | |
209 | ||
dcaf9f5e AN |
210 | /* Location Aware Regulatory */ |
211 | MCC_UPDATE_CMD = 0xc8, | |
88931cc9 | 212 | MCC_CHUB_UPDATE_CMD = 0xc9, |
dcaf9f5e | 213 | |
a2d79c57 MG |
214 | MARKER_CMD = 0xcb, |
215 | ||
fb3ceb81 EG |
216 | /* BT Coex */ |
217 | BT_COEX_PRIO_TABLE = 0xcc, | |
218 | BT_COEX_PROT_ENV = 0xcd, | |
219 | BT_PROFILE_NOTIFICATION = 0xce, | |
430a3bba EG |
220 | BT_CONFIG = 0x9b, |
221 | BT_COEX_UPDATE_SW_BOOST = 0x5a, | |
222 | BT_COEX_UPDATE_CORUN_LUT = 0x5b, | |
223 | BT_COEX_UPDATE_REDUCED_TXP = 0x5c, | |
dac94da8 | 224 | BT_COEX_CI = 0x5d, |
fb3ceb81 | 225 | |
1f3b0ff8 | 226 | REPLY_SF_CFG_CMD = 0xd1, |
7df15b1e HG |
227 | REPLY_BEACON_FILTERING_CMD = 0xd2, |
228 | ||
a0a09243 LC |
229 | /* DTS measurements */ |
230 | CMD_DTS_MEASUREMENT_TRIGGER = 0xdc, | |
231 | DTS_MEASUREMENT_NOTIFICATION = 0xdd, | |
232 | ||
8ca151b5 JB |
233 | REPLY_DEBUG_CMD = 0xf0, |
234 | DEBUG_LOG_MSG = 0xf7, | |
235 | ||
c87163b9 | 236 | BCAST_FILTER_CMD = 0xcf, |
51b6b9e0 EG |
237 | MCAST_FILTER_CMD = 0xd0, |
238 | ||
8ca151b5 JB |
239 | /* D3 commands/notifications */ |
240 | D3_CONFIG_CMD = 0xd3, | |
241 | PROT_OFFLOAD_CONFIG_CMD = 0xd4, | |
242 | OFFLOADS_QUERY_CMD = 0xd5, | |
243 | REMOTE_WAKE_CONFIG_CMD = 0xd6, | |
98ee7783 | 244 | D0I3_END_CMD = 0xed, |
8ca151b5 JB |
245 | |
246 | /* for WoWLAN in particular */ | |
247 | WOWLAN_PATTERNS = 0xe0, | |
248 | WOWLAN_CONFIGURATION = 0xe1, | |
249 | WOWLAN_TSC_RSC_PARAM = 0xe2, | |
250 | WOWLAN_TKIP_PARAM = 0xe3, | |
251 | WOWLAN_KEK_KCK_MATERIAL = 0xe4, | |
252 | WOWLAN_GET_STATUSES = 0xe5, | |
253 | WOWLAN_TX_POWER_PER_DB = 0xe6, | |
254 | ||
255 | /* and for NetDetect */ | |
b04998f3 LC |
256 | SCAN_OFFLOAD_PROFILES_QUERY_CMD = 0x56, |
257 | SCAN_OFFLOAD_HOTSPOTS_CONFIG_CMD = 0x58, | |
258 | SCAN_OFFLOAD_HOTSPOTS_QUERY_CMD = 0x59, | |
8ca151b5 JB |
259 | |
260 | REPLY_MAX = 0xff, | |
261 | }; | |
262 | ||
263 | /** | |
264 | * struct iwl_cmd_response - generic response struct for most commands | |
265 | * @status: status of the command asked, changes for each one | |
266 | */ | |
267 | struct iwl_cmd_response { | |
268 | __le32 status; | |
269 | }; | |
270 | ||
271 | /* | |
272 | * struct iwl_tx_ant_cfg_cmd | |
273 | * @valid: valid antenna configuration | |
274 | */ | |
275 | struct iwl_tx_ant_cfg_cmd { | |
276 | __le32 valid; | |
277 | } __packed; | |
278 | ||
279 | /* | |
280 | * Calibration control struct. | |
281 | * Sent as part of the phy configuration command. | |
282 | * @flow_trigger: bitmap for which calibrations to perform according to | |
283 | * flow triggers. | |
284 | * @event_trigger: bitmap for which calibrations to perform according to | |
285 | * event triggers. | |
286 | */ | |
287 | struct iwl_calib_ctrl { | |
288 | __le32 flow_trigger; | |
289 | __le32 event_trigger; | |
290 | } __packed; | |
291 | ||
292 | /* This enum defines the bitmap of various calibrations to enable in both | |
293 | * init ucode and runtime ucode through CALIBRATION_CFG_CMD. | |
294 | */ | |
295 | enum iwl_calib_cfg { | |
296 | IWL_CALIB_CFG_XTAL_IDX = BIT(0), | |
297 | IWL_CALIB_CFG_TEMPERATURE_IDX = BIT(1), | |
298 | IWL_CALIB_CFG_VOLTAGE_READ_IDX = BIT(2), | |
299 | IWL_CALIB_CFG_PAPD_IDX = BIT(3), | |
300 | IWL_CALIB_CFG_TX_PWR_IDX = BIT(4), | |
301 | IWL_CALIB_CFG_DC_IDX = BIT(5), | |
302 | IWL_CALIB_CFG_BB_FILTER_IDX = BIT(6), | |
303 | IWL_CALIB_CFG_LO_LEAKAGE_IDX = BIT(7), | |
304 | IWL_CALIB_CFG_TX_IQ_IDX = BIT(8), | |
305 | IWL_CALIB_CFG_TX_IQ_SKEW_IDX = BIT(9), | |
306 | IWL_CALIB_CFG_RX_IQ_IDX = BIT(10), | |
307 | IWL_CALIB_CFG_RX_IQ_SKEW_IDX = BIT(11), | |
308 | IWL_CALIB_CFG_SENSITIVITY_IDX = BIT(12), | |
309 | IWL_CALIB_CFG_CHAIN_NOISE_IDX = BIT(13), | |
310 | IWL_CALIB_CFG_DISCONNECTED_ANT_IDX = BIT(14), | |
311 | IWL_CALIB_CFG_ANT_COUPLING_IDX = BIT(15), | |
312 | IWL_CALIB_CFG_DAC_IDX = BIT(16), | |
313 | IWL_CALIB_CFG_ABS_IDX = BIT(17), | |
314 | IWL_CALIB_CFG_AGC_IDX = BIT(18), | |
315 | }; | |
316 | ||
317 | /* | |
318 | * Phy configuration command. | |
319 | */ | |
320 | struct iwl_phy_cfg_cmd { | |
321 | __le32 phy_cfg; | |
322 | struct iwl_calib_ctrl calib_control; | |
323 | } __packed; | |
324 | ||
325 | #define PHY_CFG_RADIO_TYPE (BIT(0) | BIT(1)) | |
326 | #define PHY_CFG_RADIO_STEP (BIT(2) | BIT(3)) | |
327 | #define PHY_CFG_RADIO_DASH (BIT(4) | BIT(5)) | |
328 | #define PHY_CFG_PRODUCT_NUMBER (BIT(6) | BIT(7)) | |
329 | #define PHY_CFG_TX_CHAIN_A BIT(8) | |
330 | #define PHY_CFG_TX_CHAIN_B BIT(9) | |
331 | #define PHY_CFG_TX_CHAIN_C BIT(10) | |
332 | #define PHY_CFG_RX_CHAIN_A BIT(12) | |
333 | #define PHY_CFG_RX_CHAIN_B BIT(13) | |
334 | #define PHY_CFG_RX_CHAIN_C BIT(14) | |
335 | ||
336 | ||
337 | /* Target of the NVM_ACCESS_CMD */ | |
338 | enum { | |
339 | NVM_ACCESS_TARGET_CACHE = 0, | |
340 | NVM_ACCESS_TARGET_OTP = 1, | |
341 | NVM_ACCESS_TARGET_EEPROM = 2, | |
342 | }; | |
343 | ||
b9545b48 | 344 | /* Section types for NVM_ACCESS_CMD */ |
8ca151b5 | 345 | enum { |
ae2b21b0 | 346 | NVM_SECTION_TYPE_SW = 1, |
77db0a3c | 347 | NVM_SECTION_TYPE_REGULATORY = 3, |
ae2b21b0 EH |
348 | NVM_SECTION_TYPE_CALIBRATION = 4, |
349 | NVM_SECTION_TYPE_PRODUCTION = 5, | |
77db0a3c | 350 | NVM_SECTION_TYPE_MAC_OVERRIDE = 11, |
ce500071 EH |
351 | NVM_SECTION_TYPE_PHY_SKU = 12, |
352 | NVM_MAX_NUM_SECTIONS = 13, | |
8ca151b5 JB |
353 | }; |
354 | ||
355 | /** | |
356 | * struct iwl_nvm_access_cmd_ver2 - Request the device to send an NVM section | |
357 | * @op_code: 0 - read, 1 - write | |
358 | * @target: NVM_ACCESS_TARGET_* | |
359 | * @type: NVM_SECTION_TYPE_* | |
360 | * @offset: offset in bytes into the section | |
361 | * @length: in bytes, to read/write | |
362 | * @data: if write operation, the data to write. On read its empty | |
363 | */ | |
b9545b48 | 364 | struct iwl_nvm_access_cmd { |
8ca151b5 JB |
365 | u8 op_code; |
366 | u8 target; | |
367 | __le16 type; | |
368 | __le16 offset; | |
369 | __le16 length; | |
370 | u8 data[]; | |
371 | } __packed; /* NVM_ACCESS_CMD_API_S_VER_2 */ | |
372 | ||
373 | /** | |
374 | * struct iwl_nvm_access_resp_ver2 - response to NVM_ACCESS_CMD | |
375 | * @offset: offset in bytes into the section | |
376 | * @length: in bytes, either how much was written or read | |
377 | * @type: NVM_SECTION_TYPE_* | |
378 | * @status: 0 for success, fail otherwise | |
379 | * @data: if read operation, the data returned. Empty on write. | |
380 | */ | |
b9545b48 | 381 | struct iwl_nvm_access_resp { |
8ca151b5 JB |
382 | __le16 offset; |
383 | __le16 length; | |
384 | __le16 type; | |
385 | __le16 status; | |
386 | u8 data[]; | |
387 | } __packed; /* NVM_ACCESS_CMD_RESP_API_S_VER_2 */ | |
388 | ||
389 | /* MVM_ALIVE 0x1 */ | |
390 | ||
391 | /* alive response is_valid values */ | |
392 | #define ALIVE_RESP_UCODE_OK BIT(0) | |
393 | #define ALIVE_RESP_RFKILL BIT(1) | |
394 | ||
395 | /* alive response ver_type values */ | |
396 | enum { | |
397 | FW_TYPE_HW = 0, | |
398 | FW_TYPE_PROT = 1, | |
399 | FW_TYPE_AP = 2, | |
400 | FW_TYPE_WOWLAN = 3, | |
401 | FW_TYPE_TIMING = 4, | |
402 | FW_TYPE_WIPAN = 5 | |
403 | }; | |
404 | ||
405 | /* alive response ver_subtype values */ | |
406 | enum { | |
407 | FW_SUBTYPE_FULL_FEATURE = 0, | |
408 | FW_SUBTYPE_BOOTSRAP = 1, /* Not valid */ | |
409 | FW_SUBTYPE_REDUCED = 2, | |
410 | FW_SUBTYPE_ALIVE_ONLY = 3, | |
411 | FW_SUBTYPE_WOWLAN = 4, | |
412 | FW_SUBTYPE_AP_SUBTYPE = 5, | |
413 | FW_SUBTYPE_WIPAN = 6, | |
414 | FW_SUBTYPE_INITIALIZE = 9 | |
415 | }; | |
416 | ||
417 | #define IWL_ALIVE_STATUS_ERR 0xDEAD | |
418 | #define IWL_ALIVE_STATUS_OK 0xCAFE | |
419 | ||
420 | #define IWL_ALIVE_FLG_RFKILL BIT(0) | |
421 | ||
7e1223b5 | 422 | struct mvm_alive_resp_ver1 { |
8ca151b5 JB |
423 | __le16 status; |
424 | __le16 flags; | |
425 | u8 ucode_minor; | |
426 | u8 ucode_major; | |
427 | __le16 id; | |
428 | u8 api_minor; | |
429 | u8 api_major; | |
430 | u8 ver_subtype; | |
431 | u8 ver_type; | |
432 | u8 mac; | |
433 | u8 opt; | |
434 | __le16 reserved2; | |
435 | __le32 timestamp; | |
436 | __le32 error_event_table_ptr; /* SRAM address for error log */ | |
437 | __le32 log_event_table_ptr; /* SRAM address for event log */ | |
438 | __le32 cpu_register_ptr; | |
439 | __le32 dbgm_config_ptr; | |
440 | __le32 alive_counter_ptr; | |
441 | __le32 scd_base_ptr; /* SRAM address for SCD */ | |
442 | } __packed; /* ALIVE_RES_API_S_VER_1 */ | |
443 | ||
01a9ca51 EH |
444 | struct mvm_alive_resp_ver2 { |
445 | __le16 status; | |
446 | __le16 flags; | |
447 | u8 ucode_minor; | |
448 | u8 ucode_major; | |
449 | __le16 id; | |
450 | u8 api_minor; | |
451 | u8 api_major; | |
452 | u8 ver_subtype; | |
453 | u8 ver_type; | |
454 | u8 mac; | |
455 | u8 opt; | |
456 | __le16 reserved2; | |
457 | __le32 timestamp; | |
458 | __le32 error_event_table_ptr; /* SRAM address for error log */ | |
459 | __le32 log_event_table_ptr; /* SRAM address for LMAC event log */ | |
460 | __le32 cpu_register_ptr; | |
461 | __le32 dbgm_config_ptr; | |
462 | __le32 alive_counter_ptr; | |
463 | __le32 scd_base_ptr; /* SRAM address for SCD */ | |
464 | __le32 st_fwrd_addr; /* pointer to Store and forward */ | |
465 | __le32 st_fwrd_size; | |
466 | u8 umac_minor; /* UMAC version: minor */ | |
467 | u8 umac_major; /* UMAC version: major */ | |
468 | __le16 umac_id; /* UMAC version: id */ | |
469 | __le32 error_info_addr; /* SRAM address for UMAC error log */ | |
470 | __le32 dbg_print_buff_addr; | |
471 | } __packed; /* ALIVE_RES_API_S_VER_2 */ | |
472 | ||
7e1223b5 EG |
473 | struct mvm_alive_resp { |
474 | __le16 status; | |
475 | __le16 flags; | |
476 | __le32 ucode_minor; | |
477 | __le32 ucode_major; | |
478 | u8 ver_subtype; | |
479 | u8 ver_type; | |
480 | u8 mac; | |
481 | u8 opt; | |
482 | __le32 timestamp; | |
483 | __le32 error_event_table_ptr; /* SRAM address for error log */ | |
484 | __le32 log_event_table_ptr; /* SRAM address for LMAC event log */ | |
485 | __le32 cpu_register_ptr; | |
486 | __le32 dbgm_config_ptr; | |
487 | __le32 alive_counter_ptr; | |
488 | __le32 scd_base_ptr; /* SRAM address for SCD */ | |
489 | __le32 st_fwrd_addr; /* pointer to Store and forward */ | |
490 | __le32 st_fwrd_size; | |
491 | __le32 umac_minor; /* UMAC version: minor */ | |
492 | __le32 umac_major; /* UMAC version: major */ | |
493 | __le32 error_info_addr; /* SRAM address for UMAC error log */ | |
494 | __le32 dbg_print_buff_addr; | |
495 | } __packed; /* ALIVE_RES_API_S_VER_3 */ | |
496 | ||
8ca151b5 JB |
497 | /* Error response/notification */ |
498 | enum { | |
499 | FW_ERR_UNKNOWN_CMD = 0x0, | |
500 | FW_ERR_INVALID_CMD_PARAM = 0x1, | |
501 | FW_ERR_SERVICE = 0x2, | |
502 | FW_ERR_ARC_MEMORY = 0x3, | |
503 | FW_ERR_ARC_CODE = 0x4, | |
504 | FW_ERR_WATCH_DOG = 0x5, | |
505 | FW_ERR_WEP_GRP_KEY_INDX = 0x10, | |
506 | FW_ERR_WEP_KEY_SIZE = 0x11, | |
507 | FW_ERR_OBSOLETE_FUNC = 0x12, | |
508 | FW_ERR_UNEXPECTED = 0xFE, | |
509 | FW_ERR_FATAL = 0xFF | |
510 | }; | |
511 | ||
512 | /** | |
513 | * struct iwl_error_resp - FW error indication | |
514 | * ( REPLY_ERROR = 0x2 ) | |
515 | * @error_type: one of FW_ERR_* | |
516 | * @cmd_id: the command ID for which the error occured | |
517 | * @bad_cmd_seq_num: sequence number of the erroneous command | |
518 | * @error_service: which service created the error, applicable only if | |
519 | * error_type = 2, otherwise 0 | |
520 | * @timestamp: TSF in usecs. | |
521 | */ | |
522 | struct iwl_error_resp { | |
523 | __le32 error_type; | |
524 | u8 cmd_id; | |
525 | u8 reserved1; | |
526 | __le16 bad_cmd_seq_num; | |
527 | __le32 error_service; | |
528 | __le64 timestamp; | |
529 | } __packed; | |
530 | ||
531 | ||
532 | /* Common PHY, MAC and Bindings definitions */ | |
533 | ||
534 | #define MAX_MACS_IN_BINDING (3) | |
535 | #define MAX_BINDINGS (4) | |
536 | #define AUX_BINDING_INDEX (3) | |
537 | #define MAX_PHYS (4) | |
538 | ||
539 | /* Used to extract ID and color from the context dword */ | |
540 | #define FW_CTXT_ID_POS (0) | |
541 | #define FW_CTXT_ID_MSK (0xff << FW_CTXT_ID_POS) | |
542 | #define FW_CTXT_COLOR_POS (8) | |
543 | #define FW_CTXT_COLOR_MSK (0xff << FW_CTXT_COLOR_POS) | |
544 | #define FW_CTXT_INVALID (0xffffffff) | |
545 | ||
546 | #define FW_CMD_ID_AND_COLOR(_id, _color) ((_id << FW_CTXT_ID_POS) |\ | |
547 | (_color << FW_CTXT_COLOR_POS)) | |
548 | ||
549 | /* Possible actions on PHYs, MACs and Bindings */ | |
550 | enum { | |
551 | FW_CTXT_ACTION_STUB = 0, | |
552 | FW_CTXT_ACTION_ADD, | |
553 | FW_CTXT_ACTION_MODIFY, | |
554 | FW_CTXT_ACTION_REMOVE, | |
555 | FW_CTXT_ACTION_NUM | |
556 | }; /* COMMON_CONTEXT_ACTION_API_E_VER_1 */ | |
557 | ||
558 | /* Time Events */ | |
559 | ||
560 | /* Time Event types, according to MAC type */ | |
561 | enum iwl_time_event_type { | |
562 | /* BSS Station Events */ | |
563 | TE_BSS_STA_AGGRESSIVE_ASSOC, | |
564 | TE_BSS_STA_ASSOC, | |
565 | TE_BSS_EAP_DHCP_PROT, | |
566 | TE_BSS_QUIET_PERIOD, | |
567 | ||
568 | /* P2P Device Events */ | |
569 | TE_P2P_DEVICE_DISCOVERABLE, | |
570 | TE_P2P_DEVICE_LISTEN, | |
571 | TE_P2P_DEVICE_ACTION_SCAN, | |
572 | TE_P2P_DEVICE_FULL_SCAN, | |
573 | ||
574 | /* P2P Client Events */ | |
575 | TE_P2P_CLIENT_AGGRESSIVE_ASSOC, | |
576 | TE_P2P_CLIENT_ASSOC, | |
577 | TE_P2P_CLIENT_QUIET_PERIOD, | |
578 | ||
579 | /* P2P GO Events */ | |
580 | TE_P2P_GO_ASSOC_PROT, | |
581 | TE_P2P_GO_REPETITIVE_NOA, | |
582 | TE_P2P_GO_CT_WINDOW, | |
583 | ||
584 | /* WiDi Sync Events */ | |
585 | TE_WIDI_TX_SYNC, | |
586 | ||
7f0a7c67 | 587 | /* Channel Switch NoA */ |
f991e17b | 588 | TE_CHANNEL_SWITCH_PERIOD, |
7f0a7c67 | 589 | |
8ca151b5 JB |
590 | TE_MAX |
591 | }; /* MAC_EVENT_TYPE_API_E_VER_1 */ | |
592 | ||
f8f03c3e EL |
593 | |
594 | ||
595 | /* Time event - defines for command API v1 */ | |
596 | ||
597 | /* | |
598 | * @TE_V1_FRAG_NONE: fragmentation of the time event is NOT allowed. | |
599 | * @TE_V1_FRAG_SINGLE: fragmentation of the time event is allowed, but only | |
600 | * the first fragment is scheduled. | |
601 | * @TE_V1_FRAG_DUAL: fragmentation of the time event is allowed, but only | |
602 | * the first 2 fragments are scheduled. | |
603 | * @TE_V1_FRAG_ENDLESS: fragmentation of the time event is allowed, and any | |
604 | * number of fragments are valid. | |
605 | * | |
606 | * Other than the constant defined above, specifying a fragmentation value 'x' | |
607 | * means that the event can be fragmented but only the first 'x' will be | |
608 | * scheduled. | |
609 | */ | |
610 | enum { | |
611 | TE_V1_FRAG_NONE = 0, | |
612 | TE_V1_FRAG_SINGLE = 1, | |
613 | TE_V1_FRAG_DUAL = 2, | |
614 | TE_V1_FRAG_ENDLESS = 0xffffffff | |
615 | }; | |
616 | ||
617 | /* If a Time Event can be fragmented, this is the max number of fragments */ | |
618 | #define TE_V1_FRAG_MAX_MSK 0x0fffffff | |
619 | /* Repeat the time event endlessly (until removed) */ | |
620 | #define TE_V1_REPEAT_ENDLESS 0xffffffff | |
621 | /* If a Time Event has bounded repetitions, this is the maximal value */ | |
622 | #define TE_V1_REPEAT_MAX_MSK_V1 0x0fffffff | |
623 | ||
8ca151b5 JB |
624 | /* Time Event dependencies: none, on another TE, or in a specific time */ |
625 | enum { | |
f8f03c3e EL |
626 | TE_V1_INDEPENDENT = 0, |
627 | TE_V1_DEP_OTHER = BIT(0), | |
628 | TE_V1_DEP_TSF = BIT(1), | |
629 | TE_V1_EVENT_SOCIOPATHIC = BIT(2), | |
8ca151b5 | 630 | }; /* MAC_EVENT_DEPENDENCY_POLICY_API_E_VER_2 */ |
f8f03c3e | 631 | |
1da80e80 | 632 | /* |
f8f03c3e EL |
633 | * @TE_V1_NOTIF_NONE: no notifications |
634 | * @TE_V1_NOTIF_HOST_EVENT_START: request/receive notification on event start | |
635 | * @TE_V1_NOTIF_HOST_EVENT_END:request/receive notification on event end | |
636 | * @TE_V1_NOTIF_INTERNAL_EVENT_START: internal FW use | |
637 | * @TE_V1_NOTIF_INTERNAL_EVENT_END: internal FW use. | |
638 | * @TE_V1_NOTIF_HOST_FRAG_START: request/receive notification on frag start | |
639 | * @TE_V1_NOTIF_HOST_FRAG_END:request/receive notification on frag end | |
640 | * @TE_V1_NOTIF_INTERNAL_FRAG_START: internal FW use. | |
641 | * @TE_V1_NOTIF_INTERNAL_FRAG_END: internal FW use. | |
642 | * | |
1da80e80 IP |
643 | * Supported Time event notifications configuration. |
644 | * A notification (both event and fragment) includes a status indicating weather | |
645 | * the FW was able to schedule the event or not. For fragment start/end | |
646 | * notification the status is always success. There is no start/end fragment | |
647 | * notification for monolithic events. | |
1da80e80 | 648 | */ |
8ca151b5 | 649 | enum { |
f8f03c3e EL |
650 | TE_V1_NOTIF_NONE = 0, |
651 | TE_V1_NOTIF_HOST_EVENT_START = BIT(0), | |
652 | TE_V1_NOTIF_HOST_EVENT_END = BIT(1), | |
653 | TE_V1_NOTIF_INTERNAL_EVENT_START = BIT(2), | |
654 | TE_V1_NOTIF_INTERNAL_EVENT_END = BIT(3), | |
655 | TE_V1_NOTIF_HOST_FRAG_START = BIT(4), | |
656 | TE_V1_NOTIF_HOST_FRAG_END = BIT(5), | |
657 | TE_V1_NOTIF_INTERNAL_FRAG_START = BIT(6), | |
658 | TE_V1_NOTIF_INTERNAL_FRAG_END = BIT(7), | |
1da80e80 | 659 | }; /* MAC_EVENT_ACTION_API_E_VER_2 */ |
8ca151b5 | 660 | |
a373f67c | 661 | /* Time event - defines for command API */ |
f8f03c3e | 662 | |
8ca151b5 | 663 | /* |
f8f03c3e EL |
664 | * @TE_V2_FRAG_NONE: fragmentation of the time event is NOT allowed. |
665 | * @TE_V2_FRAG_SINGLE: fragmentation of the time event is allowed, but only | |
8ca151b5 | 666 | * the first fragment is scheduled. |
f8f03c3e | 667 | * @TE_V2_FRAG_DUAL: fragmentation of the time event is allowed, but only |
8ca151b5 | 668 | * the first 2 fragments are scheduled. |
f8f03c3e EL |
669 | * @TE_V2_FRAG_ENDLESS: fragmentation of the time event is allowed, and any |
670 | * number of fragments are valid. | |
8ca151b5 JB |
671 | * |
672 | * Other than the constant defined above, specifying a fragmentation value 'x' | |
673 | * means that the event can be fragmented but only the first 'x' will be | |
674 | * scheduled. | |
675 | */ | |
676 | enum { | |
f8f03c3e EL |
677 | TE_V2_FRAG_NONE = 0, |
678 | TE_V2_FRAG_SINGLE = 1, | |
679 | TE_V2_FRAG_DUAL = 2, | |
680 | TE_V2_FRAG_MAX = 0xfe, | |
681 | TE_V2_FRAG_ENDLESS = 0xff | |
8ca151b5 JB |
682 | }; |
683 | ||
684 | /* Repeat the time event endlessly (until removed) */ | |
f8f03c3e | 685 | #define TE_V2_REPEAT_ENDLESS 0xff |
8ca151b5 | 686 | /* If a Time Event has bounded repetitions, this is the maximal value */ |
f8f03c3e EL |
687 | #define TE_V2_REPEAT_MAX 0xfe |
688 | ||
689 | #define TE_V2_PLACEMENT_POS 12 | |
690 | #define TE_V2_ABSENCE_POS 15 | |
691 | ||
a373f67c | 692 | /* Time event policy values |
f8f03c3e EL |
693 | * A notification (both event and fragment) includes a status indicating weather |
694 | * the FW was able to schedule the event or not. For fragment start/end | |
695 | * notification the status is always success. There is no start/end fragment | |
696 | * notification for monolithic events. | |
697 | * | |
698 | * @TE_V2_DEFAULT_POLICY: independent, social, present, unoticable | |
699 | * @TE_V2_NOTIF_HOST_EVENT_START: request/receive notification on event start | |
700 | * @TE_V2_NOTIF_HOST_EVENT_END:request/receive notification on event end | |
701 | * @TE_V2_NOTIF_INTERNAL_EVENT_START: internal FW use | |
702 | * @TE_V2_NOTIF_INTERNAL_EVENT_END: internal FW use. | |
703 | * @TE_V2_NOTIF_HOST_FRAG_START: request/receive notification on frag start | |
704 | * @TE_V2_NOTIF_HOST_FRAG_END:request/receive notification on frag end | |
705 | * @TE_V2_NOTIF_INTERNAL_FRAG_START: internal FW use. | |
706 | * @TE_V2_NOTIF_INTERNAL_FRAG_END: internal FW use. | |
707 | * @TE_V2_DEP_OTHER: depends on another time event | |
708 | * @TE_V2_DEP_TSF: depends on a specific time | |
709 | * @TE_V2_EVENT_SOCIOPATHIC: can't co-exist with other events of tha same MAC | |
710 | * @TE_V2_ABSENCE: are we present or absent during the Time Event. | |
711 | */ | |
712 | enum { | |
713 | TE_V2_DEFAULT_POLICY = 0x0, | |
714 | ||
715 | /* notifications (event start/stop, fragment start/stop) */ | |
716 | TE_V2_NOTIF_HOST_EVENT_START = BIT(0), | |
717 | TE_V2_NOTIF_HOST_EVENT_END = BIT(1), | |
718 | TE_V2_NOTIF_INTERNAL_EVENT_START = BIT(2), | |
719 | TE_V2_NOTIF_INTERNAL_EVENT_END = BIT(3), | |
720 | ||
721 | TE_V2_NOTIF_HOST_FRAG_START = BIT(4), | |
722 | TE_V2_NOTIF_HOST_FRAG_END = BIT(5), | |
723 | TE_V2_NOTIF_INTERNAL_FRAG_START = BIT(6), | |
724 | TE_V2_NOTIF_INTERNAL_FRAG_END = BIT(7), | |
1f6bf078 | 725 | T2_V2_START_IMMEDIATELY = BIT(11), |
f8f03c3e EL |
726 | |
727 | TE_V2_NOTIF_MSK = 0xff, | |
728 | ||
729 | /* placement characteristics */ | |
730 | TE_V2_DEP_OTHER = BIT(TE_V2_PLACEMENT_POS), | |
731 | TE_V2_DEP_TSF = BIT(TE_V2_PLACEMENT_POS + 1), | |
732 | TE_V2_EVENT_SOCIOPATHIC = BIT(TE_V2_PLACEMENT_POS + 2), | |
733 | ||
734 | /* are we present or absent during the Time Event. */ | |
735 | TE_V2_ABSENCE = BIT(TE_V2_ABSENCE_POS), | |
736 | }; | |
8ca151b5 JB |
737 | |
738 | /** | |
a373f67c | 739 | * struct iwl_time_event_cmd_api - configuring Time Events |
f8f03c3e EL |
740 | * with struct MAC_TIME_EVENT_DATA_API_S_VER_2 (see also |
741 | * with version 1. determined by IWL_UCODE_TLV_FLAGS) | |
8ca151b5 JB |
742 | * ( TIME_EVENT_CMD = 0x29 ) |
743 | * @id_and_color: ID and color of the relevant MAC | |
744 | * @action: action to perform, one of FW_CTXT_ACTION_* | |
745 | * @id: this field has two meanings, depending on the action: | |
746 | * If the action is ADD, then it means the type of event to add. | |
747 | * For all other actions it is the unique event ID assigned when the | |
748 | * event was added by the FW. | |
749 | * @apply_time: When to start the Time Event (in GP2) | |
750 | * @max_delay: maximum delay to event's start (apply time), in TU | |
751 | * @depends_on: the unique ID of the event we depend on (if any) | |
752 | * @interval: interval between repetitions, in TU | |
8ca151b5 JB |
753 | * @duration: duration of event in TU |
754 | * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS | |
8ca151b5 | 755 | * @max_frags: maximal number of fragments the Time Event can be divided to |
f8f03c3e EL |
756 | * @policy: defines whether uCode shall notify the host or other uCode modules |
757 | * on event and/or fragment start and/or end | |
758 | * using one of TE_INDEPENDENT, TE_DEP_OTHER, TE_DEP_TSF | |
759 | * TE_EVENT_SOCIOPATHIC | |
760 | * using TE_ABSENCE and using TE_NOTIF_* | |
8ca151b5 | 761 | */ |
a373f67c | 762 | struct iwl_time_event_cmd { |
8ca151b5 JB |
763 | /* COMMON_INDEX_HDR_API_S_VER_1 */ |
764 | __le32 id_and_color; | |
765 | __le32 action; | |
766 | __le32 id; | |
f8f03c3e | 767 | /* MAC_TIME_EVENT_DATA_API_S_VER_2 */ |
8ca151b5 JB |
768 | __le32 apply_time; |
769 | __le32 max_delay; | |
8ca151b5 | 770 | __le32 depends_on; |
8ca151b5 | 771 | __le32 interval; |
8ca151b5 | 772 | __le32 duration; |
f8f03c3e EL |
773 | u8 repeat; |
774 | u8 max_frags; | |
775 | __le16 policy; | |
776 | } __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_2 */ | |
8ca151b5 JB |
777 | |
778 | /** | |
779 | * struct iwl_time_event_resp - response structure to iwl_time_event_cmd | |
780 | * @status: bit 0 indicates success, all others specify errors | |
781 | * @id: the Time Event type | |
782 | * @unique_id: the unique ID assigned (in ADD) or given (others) to the TE | |
783 | * @id_and_color: ID and color of the relevant MAC | |
784 | */ | |
785 | struct iwl_time_event_resp { | |
786 | __le32 status; | |
787 | __le32 id; | |
788 | __le32 unique_id; | |
789 | __le32 id_and_color; | |
790 | } __packed; /* MAC_TIME_EVENT_RSP_API_S_VER_1 */ | |
791 | ||
792 | /** | |
793 | * struct iwl_time_event_notif - notifications of time event start/stop | |
794 | * ( TIME_EVENT_NOTIFICATION = 0x2a ) | |
795 | * @timestamp: action timestamp in GP2 | |
796 | * @session_id: session's unique id | |
797 | * @unique_id: unique id of the Time Event itself | |
798 | * @id_and_color: ID and color of the relevant MAC | |
799 | * @action: one of TE_NOTIF_START or TE_NOTIF_END | |
800 | * @status: true if scheduled, false otherwise (not executed) | |
801 | */ | |
802 | struct iwl_time_event_notif { | |
803 | __le32 timestamp; | |
804 | __le32 session_id; | |
805 | __le32 unique_id; | |
806 | __le32 id_and_color; | |
807 | __le32 action; | |
808 | __le32 status; | |
809 | } __packed; /* MAC_TIME_EVENT_NTFY_API_S_VER_1 */ | |
810 | ||
811 | ||
812 | /* Bindings and Time Quota */ | |
813 | ||
814 | /** | |
815 | * struct iwl_binding_cmd - configuring bindings | |
816 | * ( BINDING_CONTEXT_CMD = 0x2b ) | |
817 | * @id_and_color: ID and color of the relevant Binding | |
818 | * @action: action to perform, one of FW_CTXT_ACTION_* | |
819 | * @macs: array of MAC id and colors which belong to the binding | |
820 | * @phy: PHY id and color which belongs to the binding | |
821 | */ | |
822 | struct iwl_binding_cmd { | |
823 | /* COMMON_INDEX_HDR_API_S_VER_1 */ | |
824 | __le32 id_and_color; | |
825 | __le32 action; | |
826 | /* BINDING_DATA_API_S_VER_1 */ | |
827 | __le32 macs[MAX_MACS_IN_BINDING]; | |
828 | __le32 phy; | |
829 | } __packed; /* BINDING_CMD_API_S_VER_1 */ | |
830 | ||
35adfd6e IP |
831 | /* The maximal number of fragments in the FW's schedule session */ |
832 | #define IWL_MVM_MAX_QUOTA 128 | |
833 | ||
8ca151b5 JB |
834 | /** |
835 | * struct iwl_time_quota_data - configuration of time quota per binding | |
836 | * @id_and_color: ID and color of the relevant Binding | |
837 | * @quota: absolute time quota in TU. The scheduler will try to divide the | |
838 | * remainig quota (after Time Events) according to this quota. | |
839 | * @max_duration: max uninterrupted context duration in TU | |
840 | */ | |
841 | struct iwl_time_quota_data { | |
842 | __le32 id_and_color; | |
843 | __le32 quota; | |
844 | __le32 max_duration; | |
845 | } __packed; /* TIME_QUOTA_DATA_API_S_VER_1 */ | |
846 | ||
847 | /** | |
848 | * struct iwl_time_quota_cmd - configuration of time quota between bindings | |
849 | * ( TIME_QUOTA_CMD = 0x2c ) | |
850 | * @quotas: allocations per binding | |
851 | */ | |
852 | struct iwl_time_quota_cmd { | |
853 | struct iwl_time_quota_data quotas[MAX_BINDINGS]; | |
854 | } __packed; /* TIME_QUOTA_ALLOCATION_CMD_API_S_VER_1 */ | |
855 | ||
856 | ||
857 | /* PHY context */ | |
858 | ||
859 | /* Supported bands */ | |
860 | #define PHY_BAND_5 (0) | |
861 | #define PHY_BAND_24 (1) | |
862 | ||
863 | /* Supported channel width, vary if there is VHT support */ | |
864 | #define PHY_VHT_CHANNEL_MODE20 (0x0) | |
865 | #define PHY_VHT_CHANNEL_MODE40 (0x1) | |
866 | #define PHY_VHT_CHANNEL_MODE80 (0x2) | |
867 | #define PHY_VHT_CHANNEL_MODE160 (0x3) | |
868 | ||
869 | /* | |
870 | * Control channel position: | |
871 | * For legacy set bit means upper channel, otherwise lower. | |
872 | * For VHT - bit-2 marks if the control is lower/upper relative to center-freq | |
873 | * bits-1:0 mark the distance from the center freq. for 20Mhz, offset is 0. | |
874 | * center_freq | |
875 | * | | |
876 | * 40Mhz |_______|_______| | |
877 | * 80Mhz |_______|_______|_______|_______| | |
878 | * 160Mhz |_______|_______|_______|_______|_______|_______|_______|_______| | |
879 | * code 011 010 001 000 | 100 101 110 111 | |
880 | */ | |
881 | #define PHY_VHT_CTRL_POS_1_BELOW (0x0) | |
882 | #define PHY_VHT_CTRL_POS_2_BELOW (0x1) | |
883 | #define PHY_VHT_CTRL_POS_3_BELOW (0x2) | |
884 | #define PHY_VHT_CTRL_POS_4_BELOW (0x3) | |
885 | #define PHY_VHT_CTRL_POS_1_ABOVE (0x4) | |
886 | #define PHY_VHT_CTRL_POS_2_ABOVE (0x5) | |
887 | #define PHY_VHT_CTRL_POS_3_ABOVE (0x6) | |
888 | #define PHY_VHT_CTRL_POS_4_ABOVE (0x7) | |
889 | ||
890 | /* | |
891 | * @band: PHY_BAND_* | |
892 | * @channel: channel number | |
893 | * @width: PHY_[VHT|LEGACY]_CHANNEL_* | |
894 | * @ctrl channel: PHY_[VHT|LEGACY]_CTRL_* | |
895 | */ | |
896 | struct iwl_fw_channel_info { | |
897 | u8 band; | |
898 | u8 channel; | |
899 | u8 width; | |
900 | u8 ctrl_pos; | |
901 | } __packed; | |
902 | ||
903 | #define PHY_RX_CHAIN_DRIVER_FORCE_POS (0) | |
904 | #define PHY_RX_CHAIN_DRIVER_FORCE_MSK \ | |
905 | (0x1 << PHY_RX_CHAIN_DRIVER_FORCE_POS) | |
906 | #define PHY_RX_CHAIN_VALID_POS (1) | |
907 | #define PHY_RX_CHAIN_VALID_MSK \ | |
908 | (0x7 << PHY_RX_CHAIN_VALID_POS) | |
909 | #define PHY_RX_CHAIN_FORCE_SEL_POS (4) | |
910 | #define PHY_RX_CHAIN_FORCE_SEL_MSK \ | |
911 | (0x7 << PHY_RX_CHAIN_FORCE_SEL_POS) | |
912 | #define PHY_RX_CHAIN_FORCE_MIMO_SEL_POS (7) | |
913 | #define PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK \ | |
914 | (0x7 << PHY_RX_CHAIN_FORCE_MIMO_SEL_POS) | |
915 | #define PHY_RX_CHAIN_CNT_POS (10) | |
916 | #define PHY_RX_CHAIN_CNT_MSK \ | |
917 | (0x3 << PHY_RX_CHAIN_CNT_POS) | |
918 | #define PHY_RX_CHAIN_MIMO_CNT_POS (12) | |
919 | #define PHY_RX_CHAIN_MIMO_CNT_MSK \ | |
920 | (0x3 << PHY_RX_CHAIN_MIMO_CNT_POS) | |
921 | #define PHY_RX_CHAIN_MIMO_FORCE_POS (14) | |
922 | #define PHY_RX_CHAIN_MIMO_FORCE_MSK \ | |
923 | (0x1 << PHY_RX_CHAIN_MIMO_FORCE_POS) | |
924 | ||
925 | /* TODO: fix the value, make it depend on firmware at runtime? */ | |
926 | #define NUM_PHY_CTX 3 | |
927 | ||
928 | /* TODO: complete missing documentation */ | |
929 | /** | |
930 | * struct iwl_phy_context_cmd - config of the PHY context | |
931 | * ( PHY_CONTEXT_CMD = 0x8 ) | |
932 | * @id_and_color: ID and color of the relevant Binding | |
933 | * @action: action to perform, one of FW_CTXT_ACTION_* | |
934 | * @apply_time: 0 means immediate apply and context switch. | |
935 | * other value means apply new params after X usecs | |
936 | * @tx_param_color: ??? | |
937 | * @channel_info: | |
938 | * @txchain_info: ??? | |
939 | * @rxchain_info: ??? | |
940 | * @acquisition_data: ??? | |
941 | * @dsp_cfg_flags: set to 0 | |
942 | */ | |
943 | struct iwl_phy_context_cmd { | |
944 | /* COMMON_INDEX_HDR_API_S_VER_1 */ | |
945 | __le32 id_and_color; | |
946 | __le32 action; | |
947 | /* PHY_CONTEXT_DATA_API_S_VER_1 */ | |
948 | __le32 apply_time; | |
949 | __le32 tx_param_color; | |
950 | struct iwl_fw_channel_info ci; | |
951 | __le32 txchain_info; | |
952 | __le32 rxchain_info; | |
953 | __le32 acquisition_data; | |
954 | __le32 dsp_cfg_flags; | |
955 | } __packed; /* PHY_CONTEXT_CMD_API_VER_1 */ | |
956 | ||
720befbf AM |
957 | /* |
958 | * Aux ROC command | |
959 | * | |
960 | * Command requests the firmware to create a time event for a certain duration | |
961 | * and remain on the given channel. This is done by using the Aux framework in | |
962 | * the FW. | |
963 | * The command was first used for Hot Spot issues - but can be used regardless | |
964 | * to Hot Spot. | |
965 | * | |
966 | * ( HOT_SPOT_CMD 0x53 ) | |
967 | * | |
968 | * @id_and_color: ID and color of the MAC | |
969 | * @action: action to perform, one of FW_CTXT_ACTION_* | |
970 | * @event_unique_id: If the action FW_CTXT_ACTION_REMOVE then the | |
971 | * event_unique_id should be the id of the time event assigned by ucode. | |
972 | * Otherwise ignore the event_unique_id. | |
973 | * @sta_id_and_color: station id and color, resumed during "Remain On Channel" | |
974 | * activity. | |
975 | * @channel_info: channel info | |
976 | * @node_addr: Our MAC Address | |
977 | * @reserved: reserved for alignment | |
978 | * @apply_time: GP2 value to start (should always be the current GP2 value) | |
979 | * @apply_time_max_delay: Maximum apply time delay value in TU. Defines max | |
980 | * time by which start of the event is allowed to be postponed. | |
981 | * @duration: event duration in TU To calculate event duration: | |
982 | * timeEventDuration = min(duration, remainingQuota) | |
983 | */ | |
984 | struct iwl_hs20_roc_req { | |
985 | /* COMMON_INDEX_HDR_API_S_VER_1 hdr */ | |
986 | __le32 id_and_color; | |
987 | __le32 action; | |
988 | __le32 event_unique_id; | |
989 | __le32 sta_id_and_color; | |
990 | struct iwl_fw_channel_info channel_info; | |
991 | u8 node_addr[ETH_ALEN]; | |
992 | __le16 reserved; | |
993 | __le32 apply_time; | |
994 | __le32 apply_time_max_delay; | |
995 | __le32 duration; | |
996 | } __packed; /* HOT_SPOT_CMD_API_S_VER_1 */ | |
997 | ||
998 | /* | |
999 | * values for AUX ROC result values | |
1000 | */ | |
1001 | enum iwl_mvm_hot_spot { | |
1002 | HOT_SPOT_RSP_STATUS_OK, | |
1003 | HOT_SPOT_RSP_STATUS_TOO_MANY_EVENTS, | |
1004 | HOT_SPOT_MAX_NUM_OF_SESSIONS, | |
1005 | }; | |
1006 | ||
1007 | /* | |
1008 | * Aux ROC command response | |
1009 | * | |
1010 | * In response to iwl_hs20_roc_req the FW sends this command to notify the | |
1011 | * driver the uid of the timevent. | |
1012 | * | |
1013 | * ( HOT_SPOT_CMD 0x53 ) | |
1014 | * | |
1015 | * @event_unique_id: Unique ID of time event assigned by ucode | |
1016 | * @status: Return status 0 is success, all the rest used for specific errors | |
1017 | */ | |
1018 | struct iwl_hs20_roc_res { | |
1019 | __le32 event_unique_id; | |
1020 | __le32 status; | |
1021 | } __packed; /* HOT_SPOT_RSP_API_S_VER_1 */ | |
1022 | ||
8ca151b5 | 1023 | #define IWL_RX_INFO_PHY_CNT 8 |
a2d7b870 AA |
1024 | #define IWL_RX_INFO_ENERGY_ANT_ABC_IDX 1 |
1025 | #define IWL_RX_INFO_ENERGY_ANT_A_MSK 0x000000ff | |
1026 | #define IWL_RX_INFO_ENERGY_ANT_B_MSK 0x0000ff00 | |
1027 | #define IWL_RX_INFO_ENERGY_ANT_C_MSK 0x00ff0000 | |
1028 | #define IWL_RX_INFO_ENERGY_ANT_A_POS 0 | |
1029 | #define IWL_RX_INFO_ENERGY_ANT_B_POS 8 | |
1030 | #define IWL_RX_INFO_ENERGY_ANT_C_POS 16 | |
1031 | ||
8ca151b5 JB |
1032 | #define IWL_RX_INFO_AGC_IDX 1 |
1033 | #define IWL_RX_INFO_RSSI_AB_IDX 2 | |
8101a7f0 EG |
1034 | #define IWL_OFDM_AGC_A_MSK 0x0000007f |
1035 | #define IWL_OFDM_AGC_A_POS 0 | |
1036 | #define IWL_OFDM_AGC_B_MSK 0x00003f80 | |
1037 | #define IWL_OFDM_AGC_B_POS 7 | |
1038 | #define IWL_OFDM_AGC_CODE_MSK 0x3fe00000 | |
1039 | #define IWL_OFDM_AGC_CODE_POS 20 | |
8ca151b5 | 1040 | #define IWL_OFDM_RSSI_INBAND_A_MSK 0x00ff |
8ca151b5 | 1041 | #define IWL_OFDM_RSSI_A_POS 0 |
8101a7f0 EG |
1042 | #define IWL_OFDM_RSSI_ALLBAND_A_MSK 0xff00 |
1043 | #define IWL_OFDM_RSSI_ALLBAND_A_POS 8 | |
8ca151b5 | 1044 | #define IWL_OFDM_RSSI_INBAND_B_MSK 0xff0000 |
8ca151b5 | 1045 | #define IWL_OFDM_RSSI_B_POS 16 |
8101a7f0 EG |
1046 | #define IWL_OFDM_RSSI_ALLBAND_B_MSK 0xff000000 |
1047 | #define IWL_OFDM_RSSI_ALLBAND_B_POS 24 | |
8ca151b5 JB |
1048 | |
1049 | /** | |
1050 | * struct iwl_rx_phy_info - phy info | |
1051 | * (REPLY_RX_PHY_CMD = 0xc0) | |
1052 | * @non_cfg_phy_cnt: non configurable DSP phy data byte count | |
1053 | * @cfg_phy_cnt: configurable DSP phy data byte count | |
1054 | * @stat_id: configurable DSP phy data set ID | |
1055 | * @reserved1: | |
1056 | * @system_timestamp: GP2 at on air rise | |
1057 | * @timestamp: TSF at on air rise | |
1058 | * @beacon_time_stamp: beacon at on-air rise | |
1059 | * @phy_flags: general phy flags: band, modulation, ... | |
1060 | * @channel: channel number | |
1061 | * @non_cfg_phy_buf: for various implementations of non_cfg_phy | |
1062 | * @rate_n_flags: RATE_MCS_* | |
1063 | * @byte_count: frame's byte-count | |
1064 | * @frame_time: frame's time on the air, based on byte count and frame rate | |
1065 | * calculation | |
6bfcb7e8 | 1066 | * @mac_active_msk: what MACs were active when the frame was received |
8ca151b5 JB |
1067 | * |
1068 | * Before each Rx, the device sends this data. It contains PHY information | |
1069 | * about the reception of the packet. | |
1070 | */ | |
1071 | struct iwl_rx_phy_info { | |
1072 | u8 non_cfg_phy_cnt; | |
1073 | u8 cfg_phy_cnt; | |
1074 | u8 stat_id; | |
1075 | u8 reserved1; | |
1076 | __le32 system_timestamp; | |
1077 | __le64 timestamp; | |
1078 | __le32 beacon_time_stamp; | |
1079 | __le16 phy_flags; | |
1080 | __le16 channel; | |
1081 | __le32 non_cfg_phy[IWL_RX_INFO_PHY_CNT]; | |
1082 | __le32 rate_n_flags; | |
1083 | __le32 byte_count; | |
6bfcb7e8 | 1084 | __le16 mac_active_msk; |
8ca151b5 JB |
1085 | __le16 frame_time; |
1086 | } __packed; | |
1087 | ||
93190fb0 AA |
1088 | /* |
1089 | * TCP offload Rx assist info | |
1090 | * | |
1091 | * bits 0:3 - reserved | |
1092 | * bits 4:7 - MIC CRC length | |
1093 | * bits 8:12 - MAC header length | |
1094 | * bit 13 - Padding indication | |
1095 | * bit 14 - A-AMSDU indication | |
1096 | * bit 15 - Offload enabled | |
1097 | */ | |
1098 | enum iwl_csum_rx_assist_info { | |
1099 | CSUM_RXA_RESERVED_MASK = 0x000f, | |
1100 | CSUM_RXA_MICSIZE_MASK = 0x00f0, | |
1101 | CSUM_RXA_HEADERLEN_MASK = 0x1f00, | |
1102 | CSUM_RXA_PADD = BIT(13), | |
1103 | CSUM_RXA_AMSDU = BIT(14), | |
1104 | CSUM_RXA_ENA = BIT(15) | |
1105 | }; | |
1106 | ||
1107 | /** | |
1108 | * struct iwl_rx_mpdu_res_start - phy info | |
1109 | * @assist: see CSUM_RX_ASSIST_ above | |
1110 | */ | |
8ca151b5 JB |
1111 | struct iwl_rx_mpdu_res_start { |
1112 | __le16 byte_count; | |
93190fb0 AA |
1113 | __le16 assist; |
1114 | } __packed; /* _RX_MPDU_RES_START_API_S_VER_2 */ | |
8ca151b5 JB |
1115 | |
1116 | /** | |
1117 | * enum iwl_rx_phy_flags - to parse %iwl_rx_phy_info phy_flags | |
1118 | * @RX_RES_PHY_FLAGS_BAND_24: true if the packet was received on 2.4 band | |
1119 | * @RX_RES_PHY_FLAGS_MOD_CCK: | |
1120 | * @RX_RES_PHY_FLAGS_SHORT_PREAMBLE: true if packet's preamble was short | |
1121 | * @RX_RES_PHY_FLAGS_NARROW_BAND: | |
1122 | * @RX_RES_PHY_FLAGS_ANTENNA: antenna on which the packet was received | |
1123 | * @RX_RES_PHY_FLAGS_AGG: set if the packet was part of an A-MPDU | |
1124 | * @RX_RES_PHY_FLAGS_OFDM_HT: The frame was an HT frame | |
1125 | * @RX_RES_PHY_FLAGS_OFDM_GF: The frame used GF preamble | |
1126 | * @RX_RES_PHY_FLAGS_OFDM_VHT: The frame was a VHT frame | |
1127 | */ | |
1128 | enum iwl_rx_phy_flags { | |
1129 | RX_RES_PHY_FLAGS_BAND_24 = BIT(0), | |
1130 | RX_RES_PHY_FLAGS_MOD_CCK = BIT(1), | |
1131 | RX_RES_PHY_FLAGS_SHORT_PREAMBLE = BIT(2), | |
1132 | RX_RES_PHY_FLAGS_NARROW_BAND = BIT(3), | |
1133 | RX_RES_PHY_FLAGS_ANTENNA = (0x7 << 4), | |
1134 | RX_RES_PHY_FLAGS_ANTENNA_POS = 4, | |
1135 | RX_RES_PHY_FLAGS_AGG = BIT(7), | |
1136 | RX_RES_PHY_FLAGS_OFDM_HT = BIT(8), | |
1137 | RX_RES_PHY_FLAGS_OFDM_GF = BIT(9), | |
1138 | RX_RES_PHY_FLAGS_OFDM_VHT = BIT(10), | |
1139 | }; | |
1140 | ||
1141 | /** | |
1142 | * enum iwl_mvm_rx_status - written by fw for each Rx packet | |
1143 | * @RX_MPDU_RES_STATUS_CRC_OK: CRC is fine | |
1144 | * @RX_MPDU_RES_STATUS_OVERRUN_OK: there was no RXE overflow | |
1145 | * @RX_MPDU_RES_STATUS_SRC_STA_FOUND: | |
1146 | * @RX_MPDU_RES_STATUS_KEY_VALID: | |
1147 | * @RX_MPDU_RES_STATUS_KEY_PARAM_OK: | |
1148 | * @RX_MPDU_RES_STATUS_ICV_OK: ICV is fine, if not, the packet is destroyed | |
1149 | * @RX_MPDU_RES_STATUS_MIC_OK: used for CCM alg only. TKIP MIC is checked | |
1150 | * in the driver. | |
1151 | * @RX_MPDU_RES_STATUS_TTAK_OK: TTAK is fine | |
1152 | * @RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR: valid for alg = CCM_CMAC or | |
1153 | * alg = CCM only. Checks replay attack for 11w frames. Relevant only if | |
1154 | * %RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME is set. | |
1155 | * @RX_MPDU_RES_STATUS_SEC_NO_ENC: this frame is not encrypted | |
1156 | * @RX_MPDU_RES_STATUS_SEC_WEP_ENC: this frame is encrypted using WEP | |
1157 | * @RX_MPDU_RES_STATUS_SEC_CCM_ENC: this frame is encrypted using CCM | |
1158 | * @RX_MPDU_RES_STATUS_SEC_TKIP_ENC: this frame is encrypted using TKIP | |
1159 | * @RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC: this frame is encrypted using CCM_CMAC | |
1160 | * @RX_MPDU_RES_STATUS_SEC_ENC_ERR: this frame couldn't be decrypted | |
1161 | * @RX_MPDU_RES_STATUS_SEC_ENC_MSK: bitmask of the encryption algorithm | |
1162 | * @RX_MPDU_RES_STATUS_DEC_DONE: this frame has been successfully decrypted | |
1163 | * @RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP: | |
1164 | * @RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP: | |
1165 | * @RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT: | |
1166 | * @RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME: this frame is an 11w management frame | |
93190fb0 AA |
1167 | * @RX_MPDU_RES_STATUS_CSUM_DONE: checksum was done by the hw |
1168 | * @RX_MPDU_RES_STATUS_CSUM_OK: checksum found no errors | |
8ca151b5 JB |
1169 | * @RX_MPDU_RES_STATUS_HASH_INDEX_MSK: |
1170 | * @RX_MPDU_RES_STATUS_STA_ID_MSK: | |
1171 | * @RX_MPDU_RES_STATUS_RRF_KILL: | |
1172 | * @RX_MPDU_RES_STATUS_FILTERING_MSK: | |
1173 | * @RX_MPDU_RES_STATUS2_FILTERING_MSK: | |
1174 | */ | |
1175 | enum iwl_mvm_rx_status { | |
1176 | RX_MPDU_RES_STATUS_CRC_OK = BIT(0), | |
1177 | RX_MPDU_RES_STATUS_OVERRUN_OK = BIT(1), | |
1178 | RX_MPDU_RES_STATUS_SRC_STA_FOUND = BIT(2), | |
1179 | RX_MPDU_RES_STATUS_KEY_VALID = BIT(3), | |
1180 | RX_MPDU_RES_STATUS_KEY_PARAM_OK = BIT(4), | |
1181 | RX_MPDU_RES_STATUS_ICV_OK = BIT(5), | |
1182 | RX_MPDU_RES_STATUS_MIC_OK = BIT(6), | |
1183 | RX_MPDU_RES_STATUS_TTAK_OK = BIT(7), | |
1184 | RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR = BIT(7), | |
1185 | RX_MPDU_RES_STATUS_SEC_NO_ENC = (0 << 8), | |
1186 | RX_MPDU_RES_STATUS_SEC_WEP_ENC = (1 << 8), | |
1187 | RX_MPDU_RES_STATUS_SEC_CCM_ENC = (2 << 8), | |
1188 | RX_MPDU_RES_STATUS_SEC_TKIP_ENC = (3 << 8), | |
e36e5433 | 1189 | RX_MPDU_RES_STATUS_SEC_EXT_ENC = (4 << 8), |
8ca151b5 JB |
1190 | RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC = (6 << 8), |
1191 | RX_MPDU_RES_STATUS_SEC_ENC_ERR = (7 << 8), | |
1192 | RX_MPDU_RES_STATUS_SEC_ENC_MSK = (7 << 8), | |
1193 | RX_MPDU_RES_STATUS_DEC_DONE = BIT(11), | |
1194 | RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP = BIT(12), | |
1195 | RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP = BIT(13), | |
1196 | RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT = BIT(14), | |
1197 | RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME = BIT(15), | |
93190fb0 AA |
1198 | RX_MPDU_RES_STATUS_CSUM_DONE = BIT(16), |
1199 | RX_MPDU_RES_STATUS_CSUM_OK = BIT(17), | |
8ca151b5 JB |
1200 | RX_MPDU_RES_STATUS_HASH_INDEX_MSK = (0x3F0000), |
1201 | RX_MPDU_RES_STATUS_STA_ID_MSK = (0x1f000000), | |
1202 | RX_MPDU_RES_STATUS_RRF_KILL = BIT(29), | |
1203 | RX_MPDU_RES_STATUS_FILTERING_MSK = (0xc00000), | |
1204 | RX_MPDU_RES_STATUS2_FILTERING_MSK = (0xc0000000), | |
1205 | }; | |
1206 | ||
1207 | /** | |
1208 | * struct iwl_radio_version_notif - information on the radio version | |
1209 | * ( RADIO_VERSION_NOTIFICATION = 0x68 ) | |
1210 | * @radio_flavor: | |
1211 | * @radio_step: | |
1212 | * @radio_dash: | |
1213 | */ | |
1214 | struct iwl_radio_version_notif { | |
1215 | __le32 radio_flavor; | |
1216 | __le32 radio_step; | |
1217 | __le32 radio_dash; | |
1218 | } __packed; /* RADIO_VERSION_NOTOFICATION_S_VER_1 */ | |
1219 | ||
1220 | enum iwl_card_state_flags { | |
1221 | CARD_ENABLED = 0x00, | |
1222 | HW_CARD_DISABLED = 0x01, | |
1223 | SW_CARD_DISABLED = 0x02, | |
1224 | CT_KILL_CARD_DISABLED = 0x04, | |
1225 | HALT_CARD_DISABLED = 0x08, | |
1226 | CARD_DISABLED_MSK = 0x0f, | |
1227 | CARD_IS_RX_ON = 0x10, | |
1228 | }; | |
1229 | ||
1230 | /** | |
1231 | * struct iwl_radio_version_notif - information on the radio version | |
1232 | * ( CARD_STATE_NOTIFICATION = 0xa1 ) | |
1233 | * @flags: %iwl_card_state_flags | |
1234 | */ | |
1235 | struct iwl_card_state_notif { | |
1236 | __le32 flags; | |
1237 | } __packed; /* CARD_STATE_NTFY_API_S_VER_1 */ | |
1238 | ||
d64048ed HG |
1239 | /** |
1240 | * struct iwl_missed_beacons_notif - information on missed beacons | |
1241 | * ( MISSED_BEACONS_NOTIFICATION = 0xa2 ) | |
1242 | * @mac_id: interface ID | |
1243 | * @consec_missed_beacons_since_last_rx: number of consecutive missed | |
1244 | * beacons since last RX. | |
1245 | * @consec_missed_beacons: number of consecutive missed beacons | |
1246 | * @num_expected_beacons: | |
1247 | * @num_recvd_beacons: | |
1248 | */ | |
1249 | struct iwl_missed_beacons_notif { | |
1250 | __le32 mac_id; | |
1251 | __le32 consec_missed_beacons_since_last_rx; | |
1252 | __le32 consec_missed_beacons; | |
1253 | __le32 num_expected_beacons; | |
1254 | __le32 num_recvd_beacons; | |
1255 | } __packed; /* MISSED_BEACON_NTFY_API_S_VER_3 */ | |
1256 | ||
30269c12 CRI |
1257 | /** |
1258 | * struct iwl_mfuart_load_notif - mfuart image version & status | |
1259 | * ( MFUART_LOAD_NOTIFICATION = 0xb1 ) | |
1260 | * @installed_ver: installed image version | |
1261 | * @external_ver: external image version | |
1262 | * @status: MFUART loading status | |
1263 | * @duration: MFUART loading time | |
1264 | */ | |
1265 | struct iwl_mfuart_load_notif { | |
1266 | __le32 installed_ver; | |
1267 | __le32 external_ver; | |
1268 | __le32 status; | |
1269 | __le32 duration; | |
1270 | } __packed; /*MFU_LOADER_NTFY_API_S_VER_1*/ | |
1271 | ||
8ca151b5 JB |
1272 | /** |
1273 | * struct iwl_set_calib_default_cmd - set default value for calibration. | |
1274 | * ( SET_CALIB_DEFAULT_CMD = 0x8e ) | |
1275 | * @calib_index: the calibration to set value for | |
1276 | * @length: of data | |
1277 | * @data: the value to set for the calibration result | |
1278 | */ | |
1279 | struct iwl_set_calib_default_cmd { | |
1280 | __le16 calib_index; | |
1281 | __le16 length; | |
1282 | u8 data[0]; | |
1283 | } __packed; /* PHY_CALIB_OVERRIDE_VALUES_S */ | |
1284 | ||
51b6b9e0 | 1285 | #define MAX_PORT_ID_NUM 2 |
e59647ea | 1286 | #define MAX_MCAST_FILTERING_ADDRESSES 256 |
51b6b9e0 EG |
1287 | |
1288 | /** | |
1289 | * struct iwl_mcast_filter_cmd - configure multicast filter. | |
1290 | * @filter_own: Set 1 to filter out multicast packets sent by station itself | |
1291 | * @port_id: Multicast MAC addresses array specifier. This is a strange way | |
1292 | * to identify network interface adopted in host-device IF. | |
1293 | * It is used by FW as index in array of addresses. This array has | |
1294 | * MAX_PORT_ID_NUM members. | |
1295 | * @count: Number of MAC addresses in the array | |
1296 | * @pass_all: Set 1 to pass all multicast packets. | |
1297 | * @bssid: current association BSSID. | |
1298 | * @addr_list: Place holder for array of MAC addresses. | |
1299 | * IMPORTANT: add padding if necessary to ensure DWORD alignment. | |
1300 | */ | |
1301 | struct iwl_mcast_filter_cmd { | |
1302 | u8 filter_own; | |
1303 | u8 port_id; | |
1304 | u8 count; | |
1305 | u8 pass_all; | |
1306 | u8 bssid[6]; | |
1307 | u8 reserved[2]; | |
1308 | u8 addr_list[0]; | |
1309 | } __packed; /* MCAST_FILTERING_CMD_API_S_VER_1 */ | |
1310 | ||
c87163b9 EP |
1311 | #define MAX_BCAST_FILTERS 8 |
1312 | #define MAX_BCAST_FILTER_ATTRS 2 | |
1313 | ||
1314 | /** | |
1315 | * enum iwl_mvm_bcast_filter_attr_offset - written by fw for each Rx packet | |
1316 | * @BCAST_FILTER_OFFSET_PAYLOAD_START: offset is from payload start. | |
1317 | * @BCAST_FILTER_OFFSET_IP_END: offset is from ip header end (i.e. | |
1318 | * start of ip payload). | |
1319 | */ | |
1320 | enum iwl_mvm_bcast_filter_attr_offset { | |
1321 | BCAST_FILTER_OFFSET_PAYLOAD_START = 0, | |
1322 | BCAST_FILTER_OFFSET_IP_END = 1, | |
1323 | }; | |
1324 | ||
1325 | /** | |
1326 | * struct iwl_fw_bcast_filter_attr - broadcast filter attribute | |
1327 | * @offset_type: &enum iwl_mvm_bcast_filter_attr_offset. | |
1328 | * @offset: starting offset of this pattern. | |
1329 | * @val: value to match - big endian (MSB is the first | |
1330 | * byte to match from offset pos). | |
1331 | * @mask: mask to match (big endian). | |
1332 | */ | |
1333 | struct iwl_fw_bcast_filter_attr { | |
1334 | u8 offset_type; | |
1335 | u8 offset; | |
1336 | __le16 reserved1; | |
1337 | __be32 val; | |
1338 | __be32 mask; | |
1339 | } __packed; /* BCAST_FILTER_ATT_S_VER_1 */ | |
1340 | ||
1341 | /** | |
1342 | * enum iwl_mvm_bcast_filter_frame_type - filter frame type | |
1343 | * @BCAST_FILTER_FRAME_TYPE_ALL: consider all frames. | |
1344 | * @BCAST_FILTER_FRAME_TYPE_IPV4: consider only ipv4 frames | |
1345 | */ | |
1346 | enum iwl_mvm_bcast_filter_frame_type { | |
1347 | BCAST_FILTER_FRAME_TYPE_ALL = 0, | |
1348 | BCAST_FILTER_FRAME_TYPE_IPV4 = 1, | |
1349 | }; | |
1350 | ||
1351 | /** | |
1352 | * struct iwl_fw_bcast_filter - broadcast filter | |
1353 | * @discard: discard frame (1) or let it pass (0). | |
1354 | * @frame_type: &enum iwl_mvm_bcast_filter_frame_type. | |
1355 | * @num_attrs: number of valid attributes in this filter. | |
1356 | * @attrs: attributes of this filter. a filter is considered matched | |
1357 | * only when all its attributes are matched (i.e. AND relationship) | |
1358 | */ | |
1359 | struct iwl_fw_bcast_filter { | |
1360 | u8 discard; | |
1361 | u8 frame_type; | |
1362 | u8 num_attrs; | |
1363 | u8 reserved1; | |
1364 | struct iwl_fw_bcast_filter_attr attrs[MAX_BCAST_FILTER_ATTRS]; | |
1365 | } __packed; /* BCAST_FILTER_S_VER_1 */ | |
1366 | ||
1367 | /** | |
1368 | * struct iwl_fw_bcast_mac - per-mac broadcast filtering configuration. | |
1369 | * @default_discard: default action for this mac (discard (1) / pass (0)). | |
1370 | * @attached_filters: bitmap of relevant filters for this mac. | |
1371 | */ | |
1372 | struct iwl_fw_bcast_mac { | |
1373 | u8 default_discard; | |
1374 | u8 reserved1; | |
1375 | __le16 attached_filters; | |
1376 | } __packed; /* BCAST_MAC_CONTEXT_S_VER_1 */ | |
1377 | ||
1378 | /** | |
1379 | * struct iwl_bcast_filter_cmd - broadcast filtering configuration | |
1380 | * @disable: enable (0) / disable (1) | |
1381 | * @max_bcast_filters: max number of filters (MAX_BCAST_FILTERS) | |
1382 | * @max_macs: max number of macs (NUM_MAC_INDEX_DRIVER) | |
1383 | * @filters: broadcast filters | |
1384 | * @macs: broadcast filtering configuration per-mac | |
1385 | */ | |
1386 | struct iwl_bcast_filter_cmd { | |
1387 | u8 disable; | |
1388 | u8 max_bcast_filters; | |
1389 | u8 max_macs; | |
1390 | u8 reserved1; | |
1391 | struct iwl_fw_bcast_filter filters[MAX_BCAST_FILTERS]; | |
1392 | struct iwl_fw_bcast_mac macs[NUM_MAC_INDEX_DRIVER]; | |
1393 | } __packed; /* BCAST_FILTERING_HCMD_API_S_VER_1 */ | |
1394 | ||
a2d79c57 MG |
1395 | /* |
1396 | * enum iwl_mvm_marker_id - maker ids | |
1397 | * | |
1398 | * The ids for different type of markers to insert into the usniffer logs | |
1399 | */ | |
1400 | enum iwl_mvm_marker_id { | |
1401 | MARKER_ID_TX_FRAME_LATENCY = 1, | |
1402 | }; /* MARKER_ID_API_E_VER_1 */ | |
1403 | ||
1404 | /** | |
1405 | * struct iwl_mvm_marker - mark info into the usniffer logs | |
1406 | * | |
1407 | * (MARKER_CMD = 0xcb) | |
1408 | * | |
1409 | * Mark the UTC time stamp into the usniffer logs together with additional | |
1410 | * metadata, so the usniffer output can be parsed. | |
1411 | * In the command response the ucode will return the GP2 time. | |
1412 | * | |
1413 | * @dw_len: The amount of dwords following this byte including this byte. | |
1414 | * @marker_id: A unique marker id (iwl_mvm_marker_id). | |
1415 | * @reserved: reserved. | |
1416 | * @timestamp: in milliseconds since 1970-01-01 00:00:00 UTC | |
1417 | * @metadata: additional meta data that will be written to the unsiffer log | |
1418 | */ | |
1419 | struct iwl_mvm_marker { | |
1420 | u8 dwLen; | |
1421 | u8 markerId; | |
1422 | __le16 reserved; | |
1423 | __le64 timestamp; | |
1424 | __le32 metadata[0]; | |
1425 | } __packed; /* MARKER_API_S_VER_1 */ | |
1426 | ||
0becb377 MG |
1427 | /* |
1428 | * enum iwl_dc2dc_config_id - flag ids | |
1429 | * | |
1430 | * Ids of dc2dc configuration flags | |
1431 | */ | |
1432 | enum iwl_dc2dc_config_id { | |
1433 | DCDC_LOW_POWER_MODE_MSK_SET = 0x1, /* not used */ | |
1434 | DCDC_FREQ_TUNE_SET = 0x2, | |
1435 | }; /* MARKER_ID_API_E_VER_1 */ | |
1436 | ||
1437 | /** | |
1438 | * struct iwl_dc2dc_config_cmd - configure dc2dc values | |
1439 | * | |
1440 | * (DC2DC_CONFIG_CMD = 0x83) | |
1441 | * | |
1442 | * Set/Get & configure dc2dc values. | |
1443 | * The command always returns the current dc2dc values. | |
1444 | * | |
1445 | * @flags: set/get dc2dc | |
1446 | * @enable_low_power_mode: not used. | |
1447 | * @dc2dc_freq_tune0: frequency divider - digital domain | |
1448 | * @dc2dc_freq_tune1: frequency divider - analog domain | |
1449 | */ | |
1450 | struct iwl_dc2dc_config_cmd { | |
1451 | __le32 flags; | |
1452 | __le32 enable_low_power_mode; /* not used */ | |
1453 | __le32 dc2dc_freq_tune0; | |
1454 | __le32 dc2dc_freq_tune1; | |
1455 | } __packed; /* DC2DC_CONFIG_CMD_API_S_VER_1 */ | |
1456 | ||
1457 | /** | |
1458 | * struct iwl_dc2dc_config_resp - response for iwl_dc2dc_config_cmd | |
1459 | * | |
1460 | * Current dc2dc values returned by the FW. | |
1461 | * | |
1462 | * @dc2dc_freq_tune0: frequency divider - digital domain | |
1463 | * @dc2dc_freq_tune1: frequency divider - analog domain | |
1464 | */ | |
1465 | struct iwl_dc2dc_config_resp { | |
1466 | __le32 dc2dc_freq_tune0; | |
1467 | __le32 dc2dc_freq_tune1; | |
1468 | } __packed; /* DC2DC_CONFIG_RESP_API_S_VER_1 */ | |
1469 | ||
1f3b0ff8 LE |
1470 | /*********************************** |
1471 | * Smart Fifo API | |
1472 | ***********************************/ | |
1473 | /* Smart Fifo state */ | |
1474 | enum iwl_sf_state { | |
1475 | SF_LONG_DELAY_ON = 0, /* should never be called by driver */ | |
1476 | SF_FULL_ON, | |
1477 | SF_UNINIT, | |
1478 | SF_INIT_OFF, | |
1479 | SF_HW_NUM_STATES | |
1480 | }; | |
1481 | ||
1482 | /* Smart Fifo possible scenario */ | |
1483 | enum iwl_sf_scenario { | |
1484 | SF_SCENARIO_SINGLE_UNICAST, | |
1485 | SF_SCENARIO_AGG_UNICAST, | |
1486 | SF_SCENARIO_MULTICAST, | |
1487 | SF_SCENARIO_BA_RESP, | |
1488 | SF_SCENARIO_TX_RESP, | |
1489 | SF_NUM_SCENARIO | |
1490 | }; | |
1491 | ||
1492 | #define SF_TRANSIENT_STATES_NUMBER 2 /* SF_LONG_DELAY_ON and SF_FULL_ON */ | |
1493 | #define SF_NUM_TIMEOUT_TYPES 2 /* Aging timer and Idle timer */ | |
1494 | ||
1495 | /* smart FIFO default values */ | |
b4c82adc | 1496 | #define SF_W_MARK_SISO 6144 |
1f3b0ff8 LE |
1497 | #define SF_W_MARK_MIMO2 8192 |
1498 | #define SF_W_MARK_MIMO3 6144 | |
1499 | #define SF_W_MARK_LEGACY 4096 | |
1500 | #define SF_W_MARK_SCAN 4096 | |
1501 | ||
f4a3ee49 EH |
1502 | /* SF Scenarios timers for default configuration (aligned to 32 uSec) */ |
1503 | #define SF_SINGLE_UNICAST_IDLE_TIMER_DEF 160 /* 150 uSec */ | |
1504 | #define SF_SINGLE_UNICAST_AGING_TIMER_DEF 400 /* 0.4 mSec */ | |
1505 | #define SF_AGG_UNICAST_IDLE_TIMER_DEF 160 /* 150 uSec */ | |
1506 | #define SF_AGG_UNICAST_AGING_TIMER_DEF 400 /* 0.4 mSec */ | |
1507 | #define SF_MCAST_IDLE_TIMER_DEF 160 /* 150 mSec */ | |
1508 | #define SF_MCAST_AGING_TIMER_DEF 400 /* 0.4 mSec */ | |
1509 | #define SF_BA_IDLE_TIMER_DEF 160 /* 150 uSec */ | |
1510 | #define SF_BA_AGING_TIMER_DEF 400 /* 0.4 mSec */ | |
1511 | #define SF_TX_RE_IDLE_TIMER_DEF 160 /* 150 uSec */ | |
1512 | #define SF_TX_RE_AGING_TIMER_DEF 400 /* 0.4 mSec */ | |
1513 | ||
1514 | /* SF Scenarios timers for BSS MAC configuration (aligned to 32 uSec) */ | |
1f3b0ff8 LE |
1515 | #define SF_SINGLE_UNICAST_IDLE_TIMER 320 /* 300 uSec */ |
1516 | #define SF_SINGLE_UNICAST_AGING_TIMER 2016 /* 2 mSec */ | |
1517 | #define SF_AGG_UNICAST_IDLE_TIMER 320 /* 300 uSec */ | |
1518 | #define SF_AGG_UNICAST_AGING_TIMER 2016 /* 2 mSec */ | |
1519 | #define SF_MCAST_IDLE_TIMER 2016 /* 2 mSec */ | |
1520 | #define SF_MCAST_AGING_TIMER 10016 /* 10 mSec */ | |
1521 | #define SF_BA_IDLE_TIMER 320 /* 300 uSec */ | |
1522 | #define SF_BA_AGING_TIMER 2016 /* 2 mSec */ | |
1523 | #define SF_TX_RE_IDLE_TIMER 320 /* 300 uSec */ | |
1524 | #define SF_TX_RE_AGING_TIMER 2016 /* 2 mSec */ | |
1525 | ||
1526 | #define SF_LONG_DELAY_AGING_TIMER 1000000 /* 1 Sec */ | |
1527 | ||
161bdb77 EH |
1528 | #define SF_CFG_DUMMY_NOTIF_OFF BIT(16) |
1529 | ||
1f3b0ff8 LE |
1530 | /** |
1531 | * Smart Fifo configuration command. | |
86974bff | 1532 | * @state: smart fifo state, types listed in enum %iwl_sf_sate. |
1f3b0ff8 LE |
1533 | * @watermark: Minimum allowed availabe free space in RXF for transient state. |
1534 | * @long_delay_timeouts: aging and idle timer values for each scenario | |
1535 | * in long delay state. | |
1536 | * @full_on_timeouts: timer values for each scenario in full on state. | |
1537 | */ | |
1538 | struct iwl_sf_cfg_cmd { | |
86974bff | 1539 | __le32 state; |
1f3b0ff8 LE |
1540 | __le32 watermark[SF_TRANSIENT_STATES_NUMBER]; |
1541 | __le32 long_delay_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES]; | |
1542 | __le32 full_on_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES]; | |
1543 | } __packed; /* SF_CFG_API_S_VER_2 */ | |
1544 | ||
8ba2d7a1 EH |
1545 | /*********************************** |
1546 | * Location Aware Regulatory (LAR) API - MCC updates | |
1547 | ***********************************/ | |
1548 | ||
1549 | /** | |
1550 | * struct iwl_mcc_update_cmd - Request the device to update geographic | |
1551 | * regulatory profile according to the given MCC (Mobile Country Code). | |
1552 | * The MCC is two letter-code, ascii upper case[A-Z] or '00' for world domain. | |
1553 | * 'ZZ' MCC will be used to switch to NVM default profile; in this case, the | |
1554 | * MCC in the cmd response will be the relevant MCC in the NVM. | |
1555 | * @mcc: given mobile country code | |
1556 | * @source_id: the source from where we got the MCC, see iwl_mcc_source | |
1557 | * @reserved: reserved for alignment | |
1558 | */ | |
1559 | struct iwl_mcc_update_cmd { | |
1560 | __le16 mcc; | |
1561 | u8 source_id; | |
1562 | u8 reserved; | |
1563 | } __packed; /* LAR_UPDATE_MCC_CMD_API_S */ | |
1564 | ||
1565 | /** | |
1566 | * iwl_mcc_update_resp - response to MCC_UPDATE_CMD. | |
1567 | * Contains the new channel control profile map, if changed, and the new MCC | |
1568 | * (mobile country code). | |
1569 | * The new MCC may be different than what was requested in MCC_UPDATE_CMD. | |
47c8b154 | 1570 | * @status: see &enum iwl_mcc_update_status |
8ba2d7a1 EH |
1571 | * @mcc: the new applied MCC |
1572 | * @cap: capabilities for all channels which matches the MCC | |
1573 | * @source_id: the MCC source, see iwl_mcc_source | |
1574 | * @n_channels: number of channels in @channels_data (may be 14, 39, 50 or 51 | |
1575 | * channels, depending on platform) | |
1576 | * @channels: channel control data map, DWORD for each channel. Only the first | |
1577 | * 16bits are used. | |
1578 | */ | |
1579 | struct iwl_mcc_update_resp { | |
1580 | __le32 status; | |
1581 | __le16 mcc; | |
1582 | u8 cap; | |
1583 | u8 source_id; | |
1584 | __le32 n_channels; | |
1585 | __le32 channels[0]; | |
1586 | } __packed; /* LAR_UPDATE_MCC_CMD_RESP_S */ | |
1587 | ||
1588 | /** | |
1589 | * struct iwl_mcc_chub_notif - chub notifies of mcc change | |
1590 | * (MCC_CHUB_UPDATE_CMD = 0xc9) | |
1591 | * The Chub (Communication Hub, CommsHUB) is a HW component that connects to | |
1592 | * the cellular and connectivity cores that gets updates of the mcc, and | |
1593 | * notifies the ucode directly of any mcc change. | |
1594 | * The ucode requests the driver to request the device to update geographic | |
1595 | * regulatory profile according to the given MCC (Mobile Country Code). | |
1596 | * The MCC is two letter-code, ascii upper case[A-Z] or '00' for world domain. | |
1597 | * 'ZZ' MCC will be used to switch to NVM default profile; in this case, the | |
1598 | * MCC in the cmd response will be the relevant MCC in the NVM. | |
1599 | * @mcc: given mobile country code | |
1600 | * @source_id: identity of the change originator, see iwl_mcc_source | |
1601 | * @reserved1: reserved for alignment | |
1602 | */ | |
1603 | struct iwl_mcc_chub_notif { | |
1604 | u16 mcc; | |
1605 | u8 source_id; | |
1606 | u8 reserved1; | |
1607 | } __packed; /* LAR_MCC_NOTIFY_S */ | |
1608 | ||
1609 | enum iwl_mcc_update_status { | |
1610 | MCC_RESP_NEW_CHAN_PROFILE, | |
1611 | MCC_RESP_SAME_CHAN_PROFILE, | |
1612 | MCC_RESP_INVALID, | |
1613 | MCC_RESP_NVM_DISABLED, | |
1614 | MCC_RESP_ILLEGAL, | |
1615 | MCC_RESP_LOW_PRIORITY, | |
1616 | }; | |
1617 | ||
1618 | enum iwl_mcc_source { | |
1619 | MCC_SOURCE_OLD_FW = 0, | |
1620 | MCC_SOURCE_ME = 1, | |
1621 | MCC_SOURCE_BIOS = 2, | |
1622 | MCC_SOURCE_3G_LTE_HOST = 3, | |
1623 | MCC_SOURCE_3G_LTE_DEVICE = 4, | |
1624 | MCC_SOURCE_WIFI = 5, | |
1625 | MCC_SOURCE_RESERVED = 6, | |
1626 | MCC_SOURCE_DEFAULT = 7, | |
1627 | MCC_SOURCE_UNINITIALIZED = 8, | |
1628 | MCC_SOURCE_GET_CURRENT = 0x10 | |
1629 | }; | |
1630 | ||
a0a09243 LC |
1631 | /* DTS measurements */ |
1632 | ||
1633 | enum iwl_dts_measurement_flags { | |
1634 | DTS_TRIGGER_CMD_FLAGS_TEMP = BIT(0), | |
1635 | DTS_TRIGGER_CMD_FLAGS_VOLT = BIT(1), | |
1636 | }; | |
1637 | ||
1638 | /** | |
1639 | * iwl_dts_measurement_cmd - request DTS temperature and/or voltage measurements | |
1640 | * | |
1641 | * @flags: indicates which measurements we want as specified in &enum | |
1642 | * iwl_dts_measurement_flags | |
1643 | */ | |
1644 | struct iwl_dts_measurement_cmd { | |
1645 | __le32 flags; | |
1646 | } __packed; /* TEMPERATURE_MEASUREMENT_TRIGGER_CMD_S */ | |
1647 | ||
1648 | /** | |
1649 | * iwl_dts_measurement_notif - notification received with the measurements | |
1650 | * | |
1651 | * @temp: the measured temperature | |
1652 | * @voltage: the measured voltage | |
1653 | */ | |
1654 | struct iwl_dts_measurement_notif { | |
1655 | __le32 temp; | |
1656 | __le32 voltage; | |
1657 | } __packed; /* TEMPERATURE_MEASUREMENT_TRIGGER_NTFY_S */ | |
1658 | ||
77c5d7ef AN |
1659 | /*********************************** |
1660 | * TDLS API | |
1661 | ***********************************/ | |
1662 | ||
1663 | /* Type of TDLS request */ | |
1664 | enum iwl_tdls_channel_switch_type { | |
1665 | TDLS_SEND_CHAN_SW_REQ = 0, | |
1666 | TDLS_SEND_CHAN_SW_RESP_AND_MOVE_CH, | |
1667 | TDLS_MOVE_CH, | |
1668 | }; /* TDLS_STA_CHANNEL_SWITCH_CMD_TYPE_API_E_VER_1 */ | |
1669 | ||
1670 | /** | |
1671 | * Switch timing sub-element in a TDLS channel-switch command | |
1672 | * @frame_timestamp: GP2 timestamp of channel-switch request/response packet | |
1673 | * received from peer | |
1674 | * @max_offchan_duration: What amount of microseconds out of a DTIM is given | |
1675 | * to the TDLS off-channel communication. For instance if the DTIM is | |
1676 | * 200TU and the TDLS peer is to be given 25% of the time, the value | |
1677 | * given will be 50TU, or 50 * 1024 if translated into microseconds. | |
1678 | * @switch_time: switch time the peer sent in its channel switch timing IE | |
1679 | * @switch_timout: switch timeout the peer sent in its channel switch timing IE | |
1680 | */ | |
1681 | struct iwl_tdls_channel_switch_timing { | |
1682 | __le32 frame_timestamp; /* GP2 time of peer packet Rx */ | |
1683 | __le32 max_offchan_duration; /* given in micro-seconds */ | |
1684 | __le32 switch_time; /* given in micro-seconds */ | |
1685 | __le32 switch_timeout; /* given in micro-seconds */ | |
1686 | } __packed; /* TDLS_STA_CHANNEL_SWITCH_TIMING_DATA_API_S_VER_1 */ | |
1687 | ||
1688 | #define IWL_TDLS_CH_SW_FRAME_MAX_SIZE 200 | |
1689 | ||
1690 | /** | |
1691 | * TDLS channel switch frame template | |
1692 | * | |
1693 | * A template representing a TDLS channel-switch request or response frame | |
1694 | * | |
1695 | * @switch_time_offset: offset to the channel switch timing IE in the template | |
1696 | * @tx_cmd: Tx parameters for the frame | |
1697 | * @data: frame data | |
1698 | */ | |
1699 | struct iwl_tdls_channel_switch_frame { | |
1700 | __le32 switch_time_offset; | |
1701 | struct iwl_tx_cmd tx_cmd; | |
1702 | u8 data[IWL_TDLS_CH_SW_FRAME_MAX_SIZE]; | |
1703 | } __packed; /* TDLS_STA_CHANNEL_SWITCH_FRAME_API_S_VER_1 */ | |
1704 | ||
1705 | /** | |
1706 | * TDLS channel switch command | |
1707 | * | |
1708 | * The command is sent to initiate a channel switch and also in response to | |
1709 | * incoming TDLS channel-switch request/response packets from remote peers. | |
1710 | * | |
1711 | * @switch_type: see &enum iwl_tdls_channel_switch_type | |
1712 | * @peer_sta_id: station id of TDLS peer | |
1713 | * @ci: channel we switch to | |
1714 | * @timing: timing related data for command | |
1715 | * @frame: channel-switch request/response template, depending to switch_type | |
1716 | */ | |
1717 | struct iwl_tdls_channel_switch_cmd { | |
1718 | u8 switch_type; | |
1719 | __le32 peer_sta_id; | |
1720 | struct iwl_fw_channel_info ci; | |
1721 | struct iwl_tdls_channel_switch_timing timing; | |
1722 | struct iwl_tdls_channel_switch_frame frame; | |
1723 | } __packed; /* TDLS_STA_CHANNEL_SWITCH_CMD_API_S_VER_1 */ | |
1724 | ||
1725 | /** | |
1726 | * TDLS channel switch start notification | |
1727 | * | |
1728 | * @status: non-zero on success | |
1729 | * @offchannel_duration: duration given in microseconds | |
1730 | * @sta_id: peer currently performing the channel-switch with | |
1731 | */ | |
1732 | struct iwl_tdls_channel_switch_notif { | |
1733 | __le32 status; | |
1734 | __le32 offchannel_duration; | |
1735 | __le32 sta_id; | |
1736 | } __packed; /* TDLS_STA_CHANNEL_SWITCH_NTFY_API_S_VER_1 */ | |
1737 | ||
307e4723 AN |
1738 | /** |
1739 | * TDLS station info | |
1740 | * | |
1741 | * @sta_id: station id of the TDLS peer | |
1742 | * @tx_to_peer_tid: TID reserved vs. the peer for FW based Tx | |
1743 | * @tx_to_peer_ssn: initial SSN the FW should use for Tx on its TID vs the peer | |
1744 | * @is_initiator: 1 if the peer is the TDLS link initiator, 0 otherwise | |
1745 | */ | |
1746 | struct iwl_tdls_sta_info { | |
1747 | u8 sta_id; | |
1748 | u8 tx_to_peer_tid; | |
1749 | __le16 tx_to_peer_ssn; | |
1750 | __le32 is_initiator; | |
1751 | } __packed; /* TDLS_STA_INFO_VER_1 */ | |
1752 | ||
1753 | /** | |
1754 | * TDLS basic config command | |
1755 | * | |
1756 | * @id_and_color: MAC id and color being configured | |
1757 | * @tdls_peer_count: amount of currently connected TDLS peers | |
1758 | * @tx_to_ap_tid: TID reverved vs. the AP for FW based Tx | |
1759 | * @tx_to_ap_ssn: initial SSN the FW should use for Tx on its TID vs. the AP | |
1760 | * @sta_info: per-station info. Only the first tdls_peer_count entries are set | |
1761 | * @pti_req_data_offset: offset of network-level data for the PTI template | |
1762 | * @pti_req_tx_cmd: Tx parameters for PTI request template | |
1763 | * @pti_req_template: PTI request template data | |
1764 | */ | |
1765 | struct iwl_tdls_config_cmd { | |
1766 | __le32 id_and_color; /* mac id and color */ | |
1767 | u8 tdls_peer_count; | |
1768 | u8 tx_to_ap_tid; | |
1769 | __le16 tx_to_ap_ssn; | |
1770 | struct iwl_tdls_sta_info sta_info[IWL_MVM_TDLS_STA_COUNT]; | |
1771 | ||
1772 | __le32 pti_req_data_offset; | |
1773 | struct iwl_tx_cmd pti_req_tx_cmd; | |
1774 | u8 pti_req_template[0]; | |
1775 | } __packed; /* TDLS_CONFIG_CMD_API_S_VER_1 */ | |
1776 | ||
1777 | /** | |
1778 | * TDLS per-station config information from FW | |
1779 | * | |
1780 | * @sta_id: station id of the TDLS peer | |
1781 | * @tx_to_peer_last_seq: last sequence number used by FW during FW-based Tx to | |
1782 | * the peer | |
1783 | */ | |
1784 | struct iwl_tdls_config_sta_info_res { | |
1785 | __le16 sta_id; | |
1786 | __le16 tx_to_peer_last_seq; | |
1787 | } __packed; /* TDLS_STA_INFO_RSP_VER_1 */ | |
1788 | ||
1789 | /** | |
1790 | * TDLS config information from FW | |
1791 | * | |
1792 | * @tx_to_ap_last_seq: last sequence number used by FW during FW-based Tx to AP | |
1793 | * @sta_info: per-station TDLS config information | |
1794 | */ | |
1795 | struct iwl_tdls_config_res { | |
1796 | __le32 tx_to_ap_last_seq; | |
1797 | struct iwl_tdls_config_sta_info_res sta_info[IWL_MVM_TDLS_STA_COUNT]; | |
1798 | } __packed; /* TDLS_CONFIG_RSP_API_S_VER_1 */ | |
1799 | ||
04fd2c28 LK |
1800 | #define TX_FIFO_MAX_NUM 8 |
1801 | #define RX_FIFO_MAX_NUM 2 | |
1802 | ||
1803 | /** | |
1804 | * Shared memory configuration information from the FW | |
1805 | * | |
1806 | * @shared_mem_addr: shared memory addr (pre 8000 HW set to 0x0 as MARBH is not | |
1807 | * accessible) | |
1808 | * @shared_mem_size: shared memory size | |
1809 | * @sample_buff_addr: internal sample (mon/adc) buff addr (pre 8000 HW set to | |
1810 | * 0x0 as accessible only via DBGM RDAT) | |
1811 | * @sample_buff_size: internal sample buff size | |
1812 | * @txfifo_addr: start addr of TXF0 (excluding the context table 0.5KB), (pre | |
1813 | * 8000 HW set to 0x0 as not accessible) | |
1814 | * @txfifo_size: size of TXF0 ... TXF7 | |
1815 | * @rxfifo_size: RXF1, RXF2 sizes. If there is no RXF2, it'll have a value of 0 | |
1816 | * @page_buff_addr: used by UMAC and performance debug (page miss analysis), | |
1817 | * when paging is not supported this should be 0 | |
1818 | * @page_buff_size: size of %page_buff_addr | |
1819 | */ | |
1820 | struct iwl_shared_mem_cfg { | |
1821 | __le32 shared_mem_addr; | |
1822 | __le32 shared_mem_size; | |
1823 | __le32 sample_buff_addr; | |
1824 | __le32 sample_buff_size; | |
1825 | __le32 txfifo_addr; | |
1826 | __le32 txfifo_size[TX_FIFO_MAX_NUM]; | |
1827 | __le32 rxfifo_size[RX_FIFO_MAX_NUM]; | |
1828 | __le32 page_buff_addr; | |
1829 | __le32 page_buff_size; | |
1830 | } __packed; /* SHARED_MEM_ALLOC_API_S_VER_1 */ | |
1831 | ||
8ca151b5 | 1832 | #endif /* __fw_api_h__ */ |