Commit | Line | Data |
---|---|---|
1053d35f RR |
1 | /****************************************************************************** |
2 | * | |
128e63ef | 3 | * Copyright(c) 2003 - 2013 Intel Corporation. All rights reserved. |
1053d35f RR |
4 | * |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
759ef89f | 25 | * Intel Linux Wireless <ilw@linux.intel.com> |
1053d35f RR |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
27 | * | |
28 | *****************************************************************************/ | |
fd4abac5 | 29 | #include <linux/etherdevice.h> |
5a0e3ad6 | 30 | #include <linux/slab.h> |
253a634c | 31 | #include <linux/sched.h> |
253a634c | 32 | |
522376d2 EG |
33 | #include "iwl-debug.h" |
34 | #include "iwl-csr.h" | |
35 | #include "iwl-prph.h" | |
1053d35f | 36 | #include "iwl-io.h" |
ed277c93 | 37 | #include "iwl-op-mode.h" |
6468a01a | 38 | #include "internal.h" |
6238b008 | 39 | /* FIXME: need to abstract out TX command (once we know what it looks like) */ |
1023fdc4 | 40 | #include "dvm/commands.h" |
1053d35f | 41 | |
522376d2 EG |
42 | #define IWL_TX_CRC_SIZE 4 |
43 | #define IWL_TX_DELIMITER_SIZE 4 | |
44 | ||
f02831be EG |
45 | /*************** DMA-QUEUE-GENERAL-FUNCTIONS ***** |
46 | * DMA services | |
47 | * | |
48 | * Theory of operation | |
49 | * | |
50 | * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer | |
51 | * of buffer descriptors, each of which points to one or more data buffers for | |
52 | * the device to read from or fill. Driver and device exchange status of each | |
53 | * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty | |
54 | * entries in each circular buffer, to protect against confusing empty and full | |
55 | * queue states. | |
56 | * | |
57 | * The device reads or writes the data in the queues via the device's several | |
58 | * DMA/FIFO channels. Each queue is mapped to a single DMA channel. | |
59 | * | |
60 | * For Tx queue, there are low mark and high mark limits. If, after queuing | |
61 | * the packet for Tx, free space become < low mark, Tx queue stopped. When | |
62 | * reclaiming packets (on 'tx done IRQ), if free space become > high mark, | |
63 | * Tx queue resumed. | |
64 | * | |
65 | ***************************************************/ | |
66 | static int iwl_queue_space(const struct iwl_queue *q) | |
67 | { | |
68 | int s = q->read_ptr - q->write_ptr; | |
69 | ||
70 | if (q->read_ptr > q->write_ptr) | |
71 | s -= q->n_bd; | |
72 | ||
73 | if (s <= 0) | |
74 | s += q->n_window; | |
75 | /* keep some reserve to not confuse empty and full situations */ | |
76 | s -= 2; | |
77 | if (s < 0) | |
78 | s = 0; | |
79 | return s; | |
80 | } | |
81 | ||
82 | /* | |
83 | * iwl_queue_init - Initialize queue's high/low-water and read/write indexes | |
84 | */ | |
85 | static int iwl_queue_init(struct iwl_queue *q, int count, int slots_num, u32 id) | |
86 | { | |
87 | q->n_bd = count; | |
88 | q->n_window = slots_num; | |
89 | q->id = id; | |
90 | ||
91 | /* count must be power-of-two size, otherwise iwl_queue_inc_wrap | |
92 | * and iwl_queue_dec_wrap are broken. */ | |
93 | if (WARN_ON(!is_power_of_2(count))) | |
94 | return -EINVAL; | |
95 | ||
96 | /* slots_num must be power-of-two size, otherwise | |
97 | * get_cmd_index is broken. */ | |
98 | if (WARN_ON(!is_power_of_2(slots_num))) | |
99 | return -EINVAL; | |
100 | ||
101 | q->low_mark = q->n_window / 4; | |
102 | if (q->low_mark < 4) | |
103 | q->low_mark = 4; | |
104 | ||
105 | q->high_mark = q->n_window / 8; | |
106 | if (q->high_mark < 2) | |
107 | q->high_mark = 2; | |
108 | ||
109 | q->write_ptr = 0; | |
110 | q->read_ptr = 0; | |
111 | ||
112 | return 0; | |
113 | } | |
114 | ||
f02831be EG |
115 | static int iwl_pcie_alloc_dma_ptr(struct iwl_trans *trans, |
116 | struct iwl_dma_ptr *ptr, size_t size) | |
117 | { | |
118 | if (WARN_ON(ptr->addr)) | |
119 | return -EINVAL; | |
120 | ||
121 | ptr->addr = dma_alloc_coherent(trans->dev, size, | |
122 | &ptr->dma, GFP_KERNEL); | |
123 | if (!ptr->addr) | |
124 | return -ENOMEM; | |
125 | ptr->size = size; | |
126 | return 0; | |
127 | } | |
128 | ||
129 | static void iwl_pcie_free_dma_ptr(struct iwl_trans *trans, | |
130 | struct iwl_dma_ptr *ptr) | |
131 | { | |
132 | if (unlikely(!ptr->addr)) | |
133 | return; | |
134 | ||
135 | dma_free_coherent(trans->dev, ptr->size, ptr->addr, ptr->dma); | |
136 | memset(ptr, 0, sizeof(*ptr)); | |
137 | } | |
138 | ||
139 | static void iwl_pcie_txq_stuck_timer(unsigned long data) | |
140 | { | |
141 | struct iwl_txq *txq = (void *)data; | |
142 | struct iwl_queue *q = &txq->q; | |
143 | struct iwl_trans_pcie *trans_pcie = txq->trans_pcie; | |
144 | struct iwl_trans *trans = iwl_trans_pcie_get_trans(trans_pcie); | |
145 | u32 scd_sram_addr = trans_pcie->scd_base_addr + | |
146 | SCD_TX_STTS_QUEUE_OFFSET(txq->q.id); | |
147 | u8 buf[16]; | |
148 | int i; | |
149 | ||
150 | spin_lock(&txq->lock); | |
151 | /* check if triggered erroneously */ | |
152 | if (txq->q.read_ptr == txq->q.write_ptr) { | |
153 | spin_unlock(&txq->lock); | |
154 | return; | |
155 | } | |
156 | spin_unlock(&txq->lock); | |
157 | ||
158 | IWL_ERR(trans, "Queue %d stuck for %u ms.\n", txq->q.id, | |
159 | jiffies_to_msecs(trans_pcie->wd_timeout)); | |
160 | IWL_ERR(trans, "Current SW read_ptr %d write_ptr %d\n", | |
161 | txq->q.read_ptr, txq->q.write_ptr); | |
162 | ||
4fd442db | 163 | iwl_trans_read_mem_bytes(trans, scd_sram_addr, buf, sizeof(buf)); |
f02831be EG |
164 | |
165 | iwl_print_hex_error(trans, buf, sizeof(buf)); | |
166 | ||
167 | for (i = 0; i < FH_TCSR_CHNL_NUM; i++) | |
168 | IWL_ERR(trans, "FH TRBs(%d) = 0x%08x\n", i, | |
169 | iwl_read_direct32(trans, FH_TX_TRB_REG(i))); | |
170 | ||
171 | for (i = 0; i < trans->cfg->base_params->num_of_queues; i++) { | |
172 | u32 status = iwl_read_prph(trans, SCD_QUEUE_STATUS_BITS(i)); | |
173 | u8 fifo = (status >> SCD_QUEUE_STTS_REG_POS_TXF) & 0x7; | |
174 | bool active = !!(status & BIT(SCD_QUEUE_STTS_REG_POS_ACTIVE)); | |
175 | u32 tbl_dw = | |
4fd442db EG |
176 | iwl_trans_read_mem32(trans, |
177 | trans_pcie->scd_base_addr + | |
178 | SCD_TRANS_TBL_OFFSET_QUEUE(i)); | |
f02831be EG |
179 | |
180 | if (i & 0x1) | |
181 | tbl_dw = (tbl_dw & 0xFFFF0000) >> 16; | |
182 | else | |
183 | tbl_dw = tbl_dw & 0x0000FFFF; | |
184 | ||
185 | IWL_ERR(trans, | |
186 | "Q %d is %sactive and mapped to fifo %d ra_tid 0x%04x [%d,%d]\n", | |
187 | i, active ? "" : "in", fifo, tbl_dw, | |
188 | iwl_read_prph(trans, | |
189 | SCD_QUEUE_RDPTR(i)) & (txq->q.n_bd - 1), | |
190 | iwl_read_prph(trans, SCD_QUEUE_WRPTR(i))); | |
191 | } | |
192 | ||
193 | for (i = q->read_ptr; i != q->write_ptr; | |
38c0f334 | 194 | i = iwl_queue_inc_wrap(i, q->n_bd)) |
f02831be | 195 | IWL_ERR(trans, "scratch %d = 0x%08x\n", i, |
38c0f334 | 196 | le32_to_cpu(txq->scratchbufs[i].scratch)); |
f02831be EG |
197 | |
198 | iwl_op_mode_nic_error(trans->op_mode); | |
199 | } | |
200 | ||
990aa6d7 EG |
201 | /* |
202 | * iwl_pcie_txq_update_byte_cnt_tbl - Set up entry in Tx byte-count array | |
48d42c42 | 203 | */ |
f02831be EG |
204 | static void iwl_pcie_txq_update_byte_cnt_tbl(struct iwl_trans *trans, |
205 | struct iwl_txq *txq, u16 byte_cnt) | |
48d42c42 | 206 | { |
105183b1 | 207 | struct iwlagn_scd_bc_tbl *scd_bc_tbl; |
20d3b647 | 208 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
48d42c42 EG |
209 | int write_ptr = txq->q.write_ptr; |
210 | int txq_id = txq->q.id; | |
211 | u8 sec_ctl = 0; | |
212 | u8 sta_id = 0; | |
213 | u16 len = byte_cnt + IWL_TX_CRC_SIZE + IWL_TX_DELIMITER_SIZE; | |
214 | __le16 bc_ent; | |
132f98c2 | 215 | struct iwl_tx_cmd *tx_cmd = |
bf8440e6 | 216 | (void *) txq->entries[txq->q.write_ptr].cmd->payload; |
48d42c42 | 217 | |
105183b1 EG |
218 | scd_bc_tbl = trans_pcie->scd_bc_tbls.addr; |
219 | ||
48d42c42 EG |
220 | WARN_ON(len > 0xFFF || write_ptr >= TFD_QUEUE_SIZE_MAX); |
221 | ||
132f98c2 EG |
222 | sta_id = tx_cmd->sta_id; |
223 | sec_ctl = tx_cmd->sec_ctl; | |
48d42c42 EG |
224 | |
225 | switch (sec_ctl & TX_CMD_SEC_MSK) { | |
226 | case TX_CMD_SEC_CCM: | |
227 | len += CCMP_MIC_LEN; | |
228 | break; | |
229 | case TX_CMD_SEC_TKIP: | |
230 | len += TKIP_ICV_LEN; | |
231 | break; | |
232 | case TX_CMD_SEC_WEP: | |
233 | len += WEP_IV_LEN + WEP_ICV_LEN; | |
234 | break; | |
235 | } | |
236 | ||
046db346 EG |
237 | if (trans_pcie->bc_table_dword) |
238 | len = DIV_ROUND_UP(len, 4); | |
239 | ||
240 | bc_ent = cpu_to_le16(len | (sta_id << 12)); | |
48d42c42 EG |
241 | |
242 | scd_bc_tbl[txq_id].tfd_offset[write_ptr] = bc_ent; | |
243 | ||
244 | if (write_ptr < TFD_QUEUE_SIZE_BC_DUP) | |
245 | scd_bc_tbl[txq_id]. | |
246 | tfd_offset[TFD_QUEUE_SIZE_MAX + write_ptr] = bc_ent; | |
247 | } | |
248 | ||
f02831be EG |
249 | static void iwl_pcie_txq_inval_byte_cnt_tbl(struct iwl_trans *trans, |
250 | struct iwl_txq *txq) | |
251 | { | |
252 | struct iwl_trans_pcie *trans_pcie = | |
253 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
254 | struct iwlagn_scd_bc_tbl *scd_bc_tbl = trans_pcie->scd_bc_tbls.addr; | |
255 | int txq_id = txq->q.id; | |
256 | int read_ptr = txq->q.read_ptr; | |
257 | u8 sta_id = 0; | |
258 | __le16 bc_ent; | |
259 | struct iwl_tx_cmd *tx_cmd = | |
260 | (void *)txq->entries[txq->q.read_ptr].cmd->payload; | |
261 | ||
262 | WARN_ON(read_ptr >= TFD_QUEUE_SIZE_MAX); | |
263 | ||
264 | if (txq_id != trans_pcie->cmd_queue) | |
265 | sta_id = tx_cmd->sta_id; | |
266 | ||
267 | bc_ent = cpu_to_le16(1 | (sta_id << 12)); | |
268 | scd_bc_tbl[txq_id].tfd_offset[read_ptr] = bc_ent; | |
269 | ||
270 | if (read_ptr < TFD_QUEUE_SIZE_BC_DUP) | |
271 | scd_bc_tbl[txq_id]. | |
272 | tfd_offset[TFD_QUEUE_SIZE_MAX + read_ptr] = bc_ent; | |
273 | } | |
274 | ||
990aa6d7 EG |
275 | /* |
276 | * iwl_pcie_txq_inc_wr_ptr - Send new write index to hardware | |
fd4abac5 | 277 | */ |
990aa6d7 | 278 | void iwl_pcie_txq_inc_wr_ptr(struct iwl_trans *trans, struct iwl_txq *txq) |
fd4abac5 TW |
279 | { |
280 | u32 reg = 0; | |
fd4abac5 TW |
281 | int txq_id = txq->q.id; |
282 | ||
283 | if (txq->need_update == 0) | |
7bfedc59 | 284 | return; |
fd4abac5 | 285 | |
035f7ff2 | 286 | if (trans->cfg->base_params->shadow_reg_enable) { |
f81c1f48 | 287 | /* shadow register enabled */ |
1042db2a | 288 | iwl_write32(trans, HBUS_TARG_WRPTR, |
f81c1f48 WYG |
289 | txq->q.write_ptr | (txq_id << 8)); |
290 | } else { | |
47107e84 DF |
291 | struct iwl_trans_pcie *trans_pcie = |
292 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
f81c1f48 | 293 | /* if we're trying to save power */ |
01d651d4 | 294 | if (test_bit(STATUS_TPOWER_PMI, &trans_pcie->status)) { |
f81c1f48 WYG |
295 | /* wake up nic if it's powered down ... |
296 | * uCode will wake up, and interrupt us again, so next | |
297 | * time we'll skip this part. */ | |
1042db2a | 298 | reg = iwl_read32(trans, CSR_UCODE_DRV_GP1); |
fd4abac5 | 299 | |
f81c1f48 | 300 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { |
fd656935 | 301 | IWL_DEBUG_INFO(trans, |
f81c1f48 WYG |
302 | "Tx queue %d requesting wakeup," |
303 | " GP1 = 0x%x\n", txq_id, reg); | |
1042db2a | 304 | iwl_set_bit(trans, CSR_GP_CNTRL, |
f81c1f48 WYG |
305 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); |
306 | return; | |
307 | } | |
fd4abac5 | 308 | |
1c3fea82 EG |
309 | IWL_DEBUG_TX(trans, "Q:%d WR: 0x%x\n", txq_id, |
310 | txq->q.write_ptr); | |
311 | ||
1042db2a | 312 | iwl_write_direct32(trans, HBUS_TARG_WRPTR, |
fd4abac5 | 313 | txq->q.write_ptr | (txq_id << 8)); |
fd4abac5 | 314 | |
f81c1f48 WYG |
315 | /* |
316 | * else not in power-save mode, | |
317 | * uCode will never sleep when we're | |
318 | * trying to tx (during RFKILL, we're not trying to tx). | |
319 | */ | |
320 | } else | |
1042db2a | 321 | iwl_write32(trans, HBUS_TARG_WRPTR, |
f81c1f48 WYG |
322 | txq->q.write_ptr | (txq_id << 8)); |
323 | } | |
fd4abac5 | 324 | txq->need_update = 0; |
fd4abac5 | 325 | } |
fd4abac5 | 326 | |
f02831be | 327 | static inline dma_addr_t iwl_pcie_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx) |
214d14d4 JB |
328 | { |
329 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
330 | ||
331 | dma_addr_t addr = get_unaligned_le32(&tb->lo); | |
332 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
333 | addr |= | |
334 | ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16; | |
335 | ||
336 | return addr; | |
337 | } | |
338 | ||
f02831be | 339 | static inline u16 iwl_pcie_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx) |
214d14d4 JB |
340 | { |
341 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
342 | ||
343 | return le16_to_cpu(tb->hi_n_len) >> 4; | |
344 | } | |
345 | ||
f02831be EG |
346 | static inline void iwl_pcie_tfd_set_tb(struct iwl_tfd *tfd, u8 idx, |
347 | dma_addr_t addr, u16 len) | |
214d14d4 JB |
348 | { |
349 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
350 | u16 hi_n_len = len << 4; | |
351 | ||
352 | put_unaligned_le32(addr, &tb->lo); | |
353 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
354 | hi_n_len |= ((addr >> 16) >> 16) & 0xF; | |
355 | ||
356 | tb->hi_n_len = cpu_to_le16(hi_n_len); | |
357 | ||
358 | tfd->num_tbs = idx + 1; | |
359 | } | |
360 | ||
f02831be | 361 | static inline u8 iwl_pcie_tfd_get_num_tbs(struct iwl_tfd *tfd) |
214d14d4 JB |
362 | { |
363 | return tfd->num_tbs & 0x1f; | |
364 | } | |
365 | ||
f02831be | 366 | static void iwl_pcie_tfd_unmap(struct iwl_trans *trans, |
98891754 JB |
367 | struct iwl_cmd_meta *meta, |
368 | struct iwl_tfd *tfd) | |
214d14d4 | 369 | { |
214d14d4 JB |
370 | int i; |
371 | int num_tbs; | |
372 | ||
214d14d4 | 373 | /* Sanity check on number of chunks */ |
f02831be | 374 | num_tbs = iwl_pcie_tfd_get_num_tbs(tfd); |
214d14d4 JB |
375 | |
376 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
6d8f6eeb | 377 | IWL_ERR(trans, "Too many chunks: %i\n", num_tbs); |
214d14d4 JB |
378 | /* @todo issue fatal error, it is quite serious situation */ |
379 | return; | |
380 | } | |
381 | ||
38c0f334 | 382 | /* first TB is never freed - it's the scratchbuf data */ |
214d14d4 | 383 | |
214d14d4 | 384 | for (i = 1; i < num_tbs; i++) |
f02831be | 385 | dma_unmap_single(trans->dev, iwl_pcie_tfd_tb_get_addr(tfd, i), |
98891754 JB |
386 | iwl_pcie_tfd_tb_get_len(tfd, i), |
387 | DMA_TO_DEVICE); | |
ebed633c EG |
388 | |
389 | tfd->num_tbs = 0; | |
4ce7cc2b JB |
390 | } |
391 | ||
990aa6d7 EG |
392 | /* |
393 | * iwl_pcie_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr] | |
6d8f6eeb | 394 | * @trans - transport private data |
4ce7cc2b | 395 | * @txq - tx queue |
ebed633c | 396 | * @dma_dir - the direction of the DMA mapping |
4ce7cc2b JB |
397 | * |
398 | * Does NOT advance any TFD circular buffer read/write indexes | |
399 | * Does NOT free the TFD itself (which is within circular buffer) | |
400 | */ | |
98891754 | 401 | static void iwl_pcie_txq_free_tfd(struct iwl_trans *trans, struct iwl_txq *txq) |
4ce7cc2b JB |
402 | { |
403 | struct iwl_tfd *tfd_tmp = txq->tfds; | |
4ce7cc2b | 404 | |
ebed633c EG |
405 | /* rd_ptr is bounded by n_bd and idx is bounded by n_window */ |
406 | int rd_ptr = txq->q.read_ptr; | |
407 | int idx = get_cmd_index(&txq->q, rd_ptr); | |
408 | ||
015c15e1 JB |
409 | lockdep_assert_held(&txq->lock); |
410 | ||
ebed633c | 411 | /* We have only q->n_window txq->entries, but we use q->n_bd tfds */ |
98891754 | 412 | iwl_pcie_tfd_unmap(trans, &txq->entries[idx].meta, &tfd_tmp[rd_ptr]); |
214d14d4 JB |
413 | |
414 | /* free SKB */ | |
bf8440e6 | 415 | if (txq->entries) { |
214d14d4 JB |
416 | struct sk_buff *skb; |
417 | ||
ebed633c | 418 | skb = txq->entries[idx].skb; |
214d14d4 | 419 | |
909e9b23 EG |
420 | /* Can be called from irqs-disabled context |
421 | * If skb is not NULL, it means that the whole queue is being | |
422 | * freed and that the queue is not empty - free the skb | |
423 | */ | |
214d14d4 | 424 | if (skb) { |
ed277c93 | 425 | iwl_op_mode_free_skb(trans->op_mode, skb); |
ebed633c | 426 | txq->entries[idx].skb = NULL; |
214d14d4 JB |
427 | } |
428 | } | |
429 | } | |
430 | ||
f02831be EG |
431 | static int iwl_pcie_txq_build_tfd(struct iwl_trans *trans, struct iwl_txq *txq, |
432 | dma_addr_t addr, u16 len, u8 reset) | |
214d14d4 JB |
433 | { |
434 | struct iwl_queue *q; | |
435 | struct iwl_tfd *tfd, *tfd_tmp; | |
436 | u32 num_tbs; | |
437 | ||
438 | q = &txq->q; | |
4ce7cc2b | 439 | tfd_tmp = txq->tfds; |
214d14d4 JB |
440 | tfd = &tfd_tmp[q->write_ptr]; |
441 | ||
f02831be EG |
442 | if (reset) |
443 | memset(tfd, 0, sizeof(*tfd)); | |
444 | ||
445 | num_tbs = iwl_pcie_tfd_get_num_tbs(tfd); | |
446 | ||
447 | /* Each TFD can point to a maximum 20 Tx buffers */ | |
448 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
449 | IWL_ERR(trans, "Error can not send more than %d chunks\n", | |
450 | IWL_NUM_OF_TBS); | |
451 | return -EINVAL; | |
452 | } | |
453 | ||
454 | if (WARN_ON(addr & ~DMA_BIT_MASK(36))) | |
455 | return -EINVAL; | |
456 | ||
457 | if (unlikely(addr & ~IWL_TX_DMA_MASK)) | |
458 | IWL_ERR(trans, "Unaligned address = %llx\n", | |
459 | (unsigned long long)addr); | |
460 | ||
461 | iwl_pcie_tfd_set_tb(tfd, num_tbs, addr, len); | |
462 | ||
463 | return 0; | |
464 | } | |
465 | ||
466 | static int iwl_pcie_txq_alloc(struct iwl_trans *trans, | |
467 | struct iwl_txq *txq, int slots_num, | |
468 | u32 txq_id) | |
469 | { | |
470 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
471 | size_t tfd_sz = sizeof(struct iwl_tfd) * TFD_QUEUE_SIZE_MAX; | |
38c0f334 | 472 | size_t scratchbuf_sz; |
f02831be EG |
473 | int i; |
474 | ||
475 | if (WARN_ON(txq->entries || txq->tfds)) | |
476 | return -EINVAL; | |
477 | ||
478 | setup_timer(&txq->stuck_timer, iwl_pcie_txq_stuck_timer, | |
479 | (unsigned long)txq); | |
480 | txq->trans_pcie = trans_pcie; | |
481 | ||
482 | txq->q.n_window = slots_num; | |
483 | ||
484 | txq->entries = kcalloc(slots_num, | |
485 | sizeof(struct iwl_pcie_txq_entry), | |
486 | GFP_KERNEL); | |
487 | ||
488 | if (!txq->entries) | |
489 | goto error; | |
490 | ||
491 | if (txq_id == trans_pcie->cmd_queue) | |
492 | for (i = 0; i < slots_num; i++) { | |
493 | txq->entries[i].cmd = | |
494 | kmalloc(sizeof(struct iwl_device_cmd), | |
495 | GFP_KERNEL); | |
496 | if (!txq->entries[i].cmd) | |
497 | goto error; | |
498 | } | |
499 | ||
500 | /* Circular buffer of transmit frame descriptors (TFDs), | |
501 | * shared with device */ | |
502 | txq->tfds = dma_alloc_coherent(trans->dev, tfd_sz, | |
503 | &txq->q.dma_addr, GFP_KERNEL); | |
d0320f75 | 504 | if (!txq->tfds) |
f02831be | 505 | goto error; |
38c0f334 JB |
506 | |
507 | BUILD_BUG_ON(IWL_HCMD_SCRATCHBUF_SIZE != sizeof(*txq->scratchbufs)); | |
508 | BUILD_BUG_ON(offsetof(struct iwl_pcie_txq_scratch_buf, scratch) != | |
509 | sizeof(struct iwl_cmd_header) + | |
510 | offsetof(struct iwl_tx_cmd, scratch)); | |
511 | ||
512 | scratchbuf_sz = sizeof(*txq->scratchbufs) * slots_num; | |
513 | ||
514 | txq->scratchbufs = dma_alloc_coherent(trans->dev, scratchbuf_sz, | |
515 | &txq->scratchbufs_dma, | |
516 | GFP_KERNEL); | |
517 | if (!txq->scratchbufs) | |
518 | goto err_free_tfds; | |
519 | ||
f02831be EG |
520 | txq->q.id = txq_id; |
521 | ||
522 | return 0; | |
38c0f334 JB |
523 | err_free_tfds: |
524 | dma_free_coherent(trans->dev, tfd_sz, txq->tfds, txq->q.dma_addr); | |
f02831be EG |
525 | error: |
526 | if (txq->entries && txq_id == trans_pcie->cmd_queue) | |
527 | for (i = 0; i < slots_num; i++) | |
528 | kfree(txq->entries[i].cmd); | |
529 | kfree(txq->entries); | |
530 | txq->entries = NULL; | |
531 | ||
532 | return -ENOMEM; | |
533 | ||
534 | } | |
535 | ||
536 | static int iwl_pcie_txq_init(struct iwl_trans *trans, struct iwl_txq *txq, | |
537 | int slots_num, u32 txq_id) | |
538 | { | |
539 | int ret; | |
540 | ||
541 | txq->need_update = 0; | |
542 | ||
543 | /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise | |
544 | * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */ | |
545 | BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1)); | |
546 | ||
547 | /* Initialize queue's high/low-water marks, and head/tail indexes */ | |
548 | ret = iwl_queue_init(&txq->q, TFD_QUEUE_SIZE_MAX, slots_num, | |
549 | txq_id); | |
550 | if (ret) | |
551 | return ret; | |
552 | ||
553 | spin_lock_init(&txq->lock); | |
554 | ||
555 | /* | |
556 | * Tell nic where to find circular buffer of Tx Frame Descriptors for | |
557 | * given Tx queue, and enable the DMA channel used for that queue. | |
558 | * Circular buffer (TFD queue in DRAM) physical base address */ | |
559 | iwl_write_direct32(trans, FH_MEM_CBBC_QUEUE(txq_id), | |
560 | txq->q.dma_addr >> 8); | |
561 | ||
562 | return 0; | |
563 | } | |
564 | ||
565 | /* | |
566 | * iwl_pcie_txq_unmap - Unmap any remaining DMA mappings and free skb's | |
567 | */ | |
568 | static void iwl_pcie_txq_unmap(struct iwl_trans *trans, int txq_id) | |
569 | { | |
570 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
571 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
572 | struct iwl_queue *q = &txq->q; | |
f02831be EG |
573 | |
574 | if (!q->n_bd) | |
575 | return; | |
576 | ||
f02831be EG |
577 | spin_lock_bh(&txq->lock); |
578 | while (q->write_ptr != q->read_ptr) { | |
b967613d EG |
579 | IWL_DEBUG_TX_REPLY(trans, "Q %d Free %d\n", |
580 | txq_id, q->read_ptr); | |
98891754 | 581 | iwl_pcie_txq_free_tfd(trans, txq); |
f02831be EG |
582 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd); |
583 | } | |
b967613d | 584 | txq->active = false; |
f02831be EG |
585 | spin_unlock_bh(&txq->lock); |
586 | } | |
587 | ||
588 | /* | |
589 | * iwl_pcie_txq_free - Deallocate DMA queue. | |
590 | * @txq: Transmit queue to deallocate. | |
591 | * | |
592 | * Empty queue by removing and destroying all BD's. | |
593 | * Free all buffers. | |
594 | * 0-fill, but do not free "txq" descriptor structure. | |
595 | */ | |
596 | static void iwl_pcie_txq_free(struct iwl_trans *trans, int txq_id) | |
597 | { | |
598 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
599 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
600 | struct device *dev = trans->dev; | |
601 | int i; | |
602 | ||
603 | if (WARN_ON(!txq)) | |
604 | return; | |
605 | ||
606 | iwl_pcie_txq_unmap(trans, txq_id); | |
607 | ||
608 | /* De-alloc array of command/tx buffers */ | |
609 | if (txq_id == trans_pcie->cmd_queue) | |
610 | for (i = 0; i < txq->q.n_window; i++) { | |
611 | kfree(txq->entries[i].cmd); | |
f02831be EG |
612 | kfree(txq->entries[i].free_buf); |
613 | } | |
614 | ||
615 | /* De-alloc circular buffer of TFDs */ | |
616 | if (txq->q.n_bd) { | |
617 | dma_free_coherent(dev, sizeof(struct iwl_tfd) * | |
618 | txq->q.n_bd, txq->tfds, txq->q.dma_addr); | |
d21fa2da | 619 | txq->q.dma_addr = 0; |
38c0f334 JB |
620 | |
621 | dma_free_coherent(dev, | |
622 | sizeof(*txq->scratchbufs) * txq->q.n_window, | |
623 | txq->scratchbufs, txq->scratchbufs_dma); | |
f02831be EG |
624 | } |
625 | ||
626 | kfree(txq->entries); | |
627 | txq->entries = NULL; | |
628 | ||
629 | del_timer_sync(&txq->stuck_timer); | |
630 | ||
631 | /* 0-fill queue descriptor structure */ | |
632 | memset(txq, 0, sizeof(*txq)); | |
633 | } | |
634 | ||
635 | /* | |
636 | * Activate/Deactivate Tx DMA/FIFO channels according tx fifos mask | |
637 | */ | |
638 | static void iwl_pcie_txq_set_sched(struct iwl_trans *trans, u32 mask) | |
639 | { | |
640 | struct iwl_trans_pcie __maybe_unused *trans_pcie = | |
641 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
642 | ||
643 | iwl_write_prph(trans, SCD_TXFACT, mask); | |
644 | } | |
645 | ||
646 | void iwl_pcie_tx_start(struct iwl_trans *trans, u32 scd_base_addr) | |
647 | { | |
648 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
22dc3c95 | 649 | int nq = trans->cfg->base_params->num_of_queues; |
f02831be EG |
650 | int chan; |
651 | u32 reg_val; | |
22dc3c95 JB |
652 | int clear_dwords = (SCD_TRANS_TBL_OFFSET_QUEUE(nq) - |
653 | SCD_CONTEXT_MEM_LOWER_BOUND) / sizeof(u32); | |
f02831be EG |
654 | |
655 | /* make sure all queue are not stopped/used */ | |
656 | memset(trans_pcie->queue_stopped, 0, sizeof(trans_pcie->queue_stopped)); | |
657 | memset(trans_pcie->queue_used, 0, sizeof(trans_pcie->queue_used)); | |
658 | ||
659 | trans_pcie->scd_base_addr = | |
660 | iwl_read_prph(trans, SCD_SRAM_BASE_ADDR); | |
661 | ||
662 | WARN_ON(scd_base_addr != 0 && | |
663 | scd_base_addr != trans_pcie->scd_base_addr); | |
664 | ||
22dc3c95 JB |
665 | /* reset context data, TX status and translation data */ |
666 | iwl_trans_write_mem(trans, trans_pcie->scd_base_addr + | |
667 | SCD_CONTEXT_MEM_LOWER_BOUND, | |
668 | NULL, clear_dwords); | |
f02831be EG |
669 | |
670 | iwl_write_prph(trans, SCD_DRAM_BASE_ADDR, | |
671 | trans_pcie->scd_bc_tbls.dma >> 10); | |
672 | ||
673 | /* The chain extension of the SCD doesn't work well. This feature is | |
674 | * enabled by default by the HW, so we need to disable it manually. | |
675 | */ | |
676 | iwl_write_prph(trans, SCD_CHAINEXT_EN, 0); | |
677 | ||
678 | iwl_trans_ac_txq_enable(trans, trans_pcie->cmd_queue, | |
679 | trans_pcie->cmd_fifo); | |
680 | ||
681 | /* Activate all Tx DMA/FIFO channels */ | |
682 | iwl_pcie_txq_set_sched(trans, IWL_MASK(0, 7)); | |
683 | ||
684 | /* Enable DMA channel */ | |
685 | for (chan = 0; chan < FH_TCSR_CHNL_NUM; chan++) | |
686 | iwl_write_direct32(trans, FH_TCSR_CHNL_TX_CONFIG_REG(chan), | |
687 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE | | |
688 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE); | |
689 | ||
690 | /* Update FH chicken bits */ | |
691 | reg_val = iwl_read_direct32(trans, FH_TX_CHICKEN_BITS_REG); | |
692 | iwl_write_direct32(trans, FH_TX_CHICKEN_BITS_REG, | |
693 | reg_val | FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN); | |
694 | ||
695 | /* Enable L1-Active */ | |
696 | iwl_clear_bits_prph(trans, APMG_PCIDEV_STT_REG, | |
697 | APMG_PCIDEV_STT_VAL_L1_ACT_DIS); | |
698 | } | |
699 | ||
ddaf5a5b JB |
700 | void iwl_trans_pcie_tx_reset(struct iwl_trans *trans) |
701 | { | |
702 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
703 | int txq_id; | |
704 | ||
705 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
706 | txq_id++) { | |
707 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
708 | ||
709 | iwl_write_direct32(trans, FH_MEM_CBBC_QUEUE(txq_id), | |
710 | txq->q.dma_addr >> 8); | |
711 | iwl_pcie_txq_unmap(trans, txq_id); | |
712 | txq->q.read_ptr = 0; | |
713 | txq->q.write_ptr = 0; | |
714 | } | |
715 | ||
716 | /* Tell NIC where to find the "keep warm" buffer */ | |
717 | iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG, | |
718 | trans_pcie->kw.dma >> 4); | |
719 | ||
720 | iwl_pcie_tx_start(trans, trans_pcie->scd_base_addr); | |
721 | } | |
722 | ||
f02831be EG |
723 | /* |
724 | * iwl_pcie_tx_stop - Stop all Tx DMA channels | |
725 | */ | |
726 | int iwl_pcie_tx_stop(struct iwl_trans *trans) | |
727 | { | |
728 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
729 | int ch, txq_id, ret; | |
730 | unsigned long flags; | |
731 | ||
732 | /* Turn off all Tx DMA fifos */ | |
733 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); | |
734 | ||
735 | iwl_pcie_txq_set_sched(trans, 0); | |
736 | ||
737 | /* Stop each Tx DMA channel, and wait for it to be idle */ | |
738 | for (ch = 0; ch < FH_TCSR_CHNL_NUM; ch++) { | |
739 | iwl_write_direct32(trans, | |
740 | FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0); | |
741 | ret = iwl_poll_direct_bit(trans, FH_TSSR_TX_STATUS_REG, | |
742 | FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), 1000); | |
743 | if (ret < 0) | |
744 | IWL_ERR(trans, | |
745 | "Failing on timeout while stopping DMA channel %d [0x%08x]\n", | |
746 | ch, | |
747 | iwl_read_direct32(trans, | |
748 | FH_TSSR_TX_STATUS_REG)); | |
749 | } | |
750 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); | |
751 | ||
752 | if (!trans_pcie->txq) { | |
753 | IWL_WARN(trans, | |
754 | "Stopping tx queues that aren't allocated...\n"); | |
755 | return 0; | |
756 | } | |
757 | ||
758 | /* Unmap DMA from host system and free skb's */ | |
759 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
760 | txq_id++) | |
761 | iwl_pcie_txq_unmap(trans, txq_id); | |
762 | ||
763 | return 0; | |
764 | } | |
765 | ||
766 | /* | |
767 | * iwl_trans_tx_free - Free TXQ Context | |
768 | * | |
769 | * Destroy all TX DMA queues and structures | |
770 | */ | |
771 | void iwl_pcie_tx_free(struct iwl_trans *trans) | |
772 | { | |
773 | int txq_id; | |
774 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
775 | ||
776 | /* Tx queues */ | |
777 | if (trans_pcie->txq) { | |
778 | for (txq_id = 0; | |
779 | txq_id < trans->cfg->base_params->num_of_queues; txq_id++) | |
780 | iwl_pcie_txq_free(trans, txq_id); | |
781 | } | |
782 | ||
783 | kfree(trans_pcie->txq); | |
784 | trans_pcie->txq = NULL; | |
785 | ||
786 | iwl_pcie_free_dma_ptr(trans, &trans_pcie->kw); | |
787 | ||
788 | iwl_pcie_free_dma_ptr(trans, &trans_pcie->scd_bc_tbls); | |
789 | } | |
790 | ||
791 | /* | |
792 | * iwl_pcie_tx_alloc - allocate TX context | |
793 | * Allocate all Tx DMA structures and initialize them | |
794 | */ | |
795 | static int iwl_pcie_tx_alloc(struct iwl_trans *trans) | |
796 | { | |
797 | int ret; | |
798 | int txq_id, slots_num; | |
799 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
800 | ||
801 | u16 scd_bc_tbls_size = trans->cfg->base_params->num_of_queues * | |
802 | sizeof(struct iwlagn_scd_bc_tbl); | |
803 | ||
804 | /*It is not allowed to alloc twice, so warn when this happens. | |
805 | * We cannot rely on the previous allocation, so free and fail */ | |
806 | if (WARN_ON(trans_pcie->txq)) { | |
807 | ret = -EINVAL; | |
808 | goto error; | |
809 | } | |
810 | ||
811 | ret = iwl_pcie_alloc_dma_ptr(trans, &trans_pcie->scd_bc_tbls, | |
812 | scd_bc_tbls_size); | |
813 | if (ret) { | |
814 | IWL_ERR(trans, "Scheduler BC Table allocation failed\n"); | |
815 | goto error; | |
816 | } | |
817 | ||
818 | /* Alloc keep-warm buffer */ | |
819 | ret = iwl_pcie_alloc_dma_ptr(trans, &trans_pcie->kw, IWL_KW_SIZE); | |
820 | if (ret) { | |
821 | IWL_ERR(trans, "Keep Warm allocation failed\n"); | |
822 | goto error; | |
823 | } | |
824 | ||
825 | trans_pcie->txq = kcalloc(trans->cfg->base_params->num_of_queues, | |
826 | sizeof(struct iwl_txq), GFP_KERNEL); | |
827 | if (!trans_pcie->txq) { | |
828 | IWL_ERR(trans, "Not enough memory for txq\n"); | |
829 | ret = ENOMEM; | |
830 | goto error; | |
831 | } | |
832 | ||
833 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
834 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
835 | txq_id++) { | |
836 | slots_num = (txq_id == trans_pcie->cmd_queue) ? | |
837 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; | |
838 | ret = iwl_pcie_txq_alloc(trans, &trans_pcie->txq[txq_id], | |
839 | slots_num, txq_id); | |
840 | if (ret) { | |
841 | IWL_ERR(trans, "Tx %d queue alloc failed\n", txq_id); | |
842 | goto error; | |
843 | } | |
844 | } | |
845 | ||
846 | return 0; | |
847 | ||
848 | error: | |
849 | iwl_pcie_tx_free(trans); | |
850 | ||
851 | return ret; | |
852 | } | |
853 | int iwl_pcie_tx_init(struct iwl_trans *trans) | |
854 | { | |
855 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
856 | int ret; | |
857 | int txq_id, slots_num; | |
858 | unsigned long flags; | |
859 | bool alloc = false; | |
860 | ||
861 | if (!trans_pcie->txq) { | |
862 | ret = iwl_pcie_tx_alloc(trans); | |
863 | if (ret) | |
864 | goto error; | |
865 | alloc = true; | |
866 | } | |
867 | ||
868 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); | |
869 | ||
870 | /* Turn off all Tx DMA fifos */ | |
871 | iwl_write_prph(trans, SCD_TXFACT, 0); | |
872 | ||
873 | /* Tell NIC where to find the "keep warm" buffer */ | |
874 | iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG, | |
875 | trans_pcie->kw.dma >> 4); | |
876 | ||
877 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); | |
878 | ||
879 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
880 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
881 | txq_id++) { | |
882 | slots_num = (txq_id == trans_pcie->cmd_queue) ? | |
883 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; | |
884 | ret = iwl_pcie_txq_init(trans, &trans_pcie->txq[txq_id], | |
885 | slots_num, txq_id); | |
886 | if (ret) { | |
887 | IWL_ERR(trans, "Tx %d queue init failed\n", txq_id); | |
888 | goto error; | |
889 | } | |
890 | } | |
891 | ||
892 | return 0; | |
893 | error: | |
894 | /*Upon error, free only if we allocated something */ | |
895 | if (alloc) | |
896 | iwl_pcie_tx_free(trans); | |
897 | return ret; | |
898 | } | |
899 | ||
900 | static inline void iwl_pcie_txq_progress(struct iwl_trans_pcie *trans_pcie, | |
901 | struct iwl_txq *txq) | |
902 | { | |
903 | if (!trans_pcie->wd_timeout) | |
904 | return; | |
905 | ||
906 | /* | |
907 | * if empty delete timer, otherwise move timer forward | |
908 | * since we're making progress on this queue | |
909 | */ | |
910 | if (txq->q.read_ptr == txq->q.write_ptr) | |
911 | del_timer(&txq->stuck_timer); | |
912 | else | |
913 | mod_timer(&txq->stuck_timer, jiffies + trans_pcie->wd_timeout); | |
914 | } | |
915 | ||
916 | /* Frees buffers until index _not_ inclusive */ | |
f6d497cd EG |
917 | void iwl_trans_pcie_reclaim(struct iwl_trans *trans, int txq_id, int ssn, |
918 | struct sk_buff_head *skbs) | |
f02831be EG |
919 | { |
920 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
921 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
f6d497cd EG |
922 | /* n_bd is usually 256 => n_bd - 1 = 0xff */ |
923 | int tfd_num = ssn & (txq->q.n_bd - 1); | |
f02831be EG |
924 | struct iwl_queue *q = &txq->q; |
925 | int last_to_free; | |
f02831be EG |
926 | |
927 | /* This function is not meant to release cmd queue*/ | |
928 | if (WARN_ON(txq_id == trans_pcie->cmd_queue)) | |
f6d497cd | 929 | return; |
214d14d4 | 930 | |
2bfb5092 | 931 | spin_lock_bh(&txq->lock); |
f6d497cd | 932 | |
b967613d EG |
933 | if (!txq->active) { |
934 | IWL_DEBUG_TX_QUEUES(trans, "Q %d inactive - ignoring idx %d\n", | |
935 | txq_id, ssn); | |
936 | goto out; | |
937 | } | |
938 | ||
f6d497cd EG |
939 | if (txq->q.read_ptr == tfd_num) |
940 | goto out; | |
941 | ||
942 | IWL_DEBUG_TX_REPLY(trans, "[Q %d] %d -> %d (%d)\n", | |
943 | txq_id, txq->q.read_ptr, tfd_num, ssn); | |
214d14d4 | 944 | |
f02831be EG |
945 | /*Since we free until index _not_ inclusive, the one before index is |
946 | * the last we will free. This one must be used */ | |
f6d497cd | 947 | last_to_free = iwl_queue_dec_wrap(tfd_num, q->n_bd); |
f02831be | 948 | |
6ca6ebc1 | 949 | if (!iwl_queue_used(q, last_to_free)) { |
f02831be EG |
950 | IWL_ERR(trans, |
951 | "%s: Read index for DMA queue txq id (%d), last_to_free %d is out of range [0-%d] %d %d.\n", | |
952 | __func__, txq_id, last_to_free, q->n_bd, | |
953 | q->write_ptr, q->read_ptr); | |
f6d497cd | 954 | goto out; |
214d14d4 JB |
955 | } |
956 | ||
f02831be | 957 | if (WARN_ON(!skb_queue_empty(skbs))) |
f6d497cd | 958 | goto out; |
214d14d4 | 959 | |
f02831be | 960 | for (; |
f6d497cd | 961 | q->read_ptr != tfd_num; |
f02831be | 962 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { |
214d14d4 | 963 | |
f02831be EG |
964 | if (WARN_ON_ONCE(txq->entries[txq->q.read_ptr].skb == NULL)) |
965 | continue; | |
214d14d4 | 966 | |
f02831be | 967 | __skb_queue_tail(skbs, txq->entries[txq->q.read_ptr].skb); |
214d14d4 | 968 | |
f02831be | 969 | txq->entries[txq->q.read_ptr].skb = NULL; |
fd4abac5 | 970 | |
f02831be | 971 | iwl_pcie_txq_inval_byte_cnt_tbl(trans, txq); |
fd4abac5 | 972 | |
98891754 | 973 | iwl_pcie_txq_free_tfd(trans, txq); |
f02831be | 974 | } |
fd4abac5 | 975 | |
f02831be EG |
976 | iwl_pcie_txq_progress(trans_pcie, txq); |
977 | ||
f6d497cd EG |
978 | if (iwl_queue_space(&txq->q) > txq->q.low_mark) |
979 | iwl_wake_queue(trans, txq); | |
980 | out: | |
2bfb5092 | 981 | spin_unlock_bh(&txq->lock); |
1053d35f RR |
982 | } |
983 | ||
f02831be EG |
984 | /* |
985 | * iwl_pcie_cmdq_reclaim - Reclaim TX command queue entries already Tx'd | |
986 | * | |
987 | * When FW advances 'R' index, all entries between old and new 'R' index | |
988 | * need to be reclaimed. As result, some free space forms. If there is | |
989 | * enough free space (> low mark), wake the stack that feeds us. | |
990 | */ | |
991 | static void iwl_pcie_cmdq_reclaim(struct iwl_trans *trans, int txq_id, int idx) | |
48d42c42 | 992 | { |
f02831be EG |
993 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
994 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
995 | struct iwl_queue *q = &txq->q; | |
996 | int nfreed = 0; | |
48d42c42 | 997 | |
f02831be | 998 | lockdep_assert_held(&txq->lock); |
48d42c42 | 999 | |
6ca6ebc1 | 1000 | if ((idx >= q->n_bd) || (!iwl_queue_used(q, idx))) { |
f02831be EG |
1001 | IWL_ERR(trans, |
1002 | "%s: Read index for DMA queue txq id (%d), index %d is out of range [0-%d] %d %d.\n", | |
1003 | __func__, txq_id, idx, q->n_bd, | |
1004 | q->write_ptr, q->read_ptr); | |
1005 | return; | |
1006 | } | |
48d42c42 | 1007 | |
f02831be EG |
1008 | for (idx = iwl_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx; |
1009 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
48d42c42 | 1010 | |
f02831be EG |
1011 | if (nfreed++ > 0) { |
1012 | IWL_ERR(trans, "HCMD skipped: index (%d) %d %d\n", | |
1013 | idx, q->write_ptr, q->read_ptr); | |
1014 | iwl_op_mode_nic_error(trans->op_mode); | |
1015 | } | |
1016 | } | |
1017 | ||
1018 | iwl_pcie_txq_progress(trans_pcie, txq); | |
48d42c42 EG |
1019 | } |
1020 | ||
f02831be | 1021 | static int iwl_pcie_txq_set_ratid_map(struct iwl_trans *trans, u16 ra_tid, |
1ce8658c | 1022 | u16 txq_id) |
48d42c42 | 1023 | { |
20d3b647 | 1024 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
48d42c42 EG |
1025 | u32 tbl_dw_addr; |
1026 | u32 tbl_dw; | |
1027 | u16 scd_q2ratid; | |
1028 | ||
1029 | scd_q2ratid = ra_tid & SCD_QUEUE_RA_TID_MAP_RATID_MSK; | |
1030 | ||
105183b1 | 1031 | tbl_dw_addr = trans_pcie->scd_base_addr + |
48d42c42 EG |
1032 | SCD_TRANS_TBL_OFFSET_QUEUE(txq_id); |
1033 | ||
4fd442db | 1034 | tbl_dw = iwl_trans_read_mem32(trans, tbl_dw_addr); |
48d42c42 EG |
1035 | |
1036 | if (txq_id & 0x1) | |
1037 | tbl_dw = (scd_q2ratid << 16) | (tbl_dw & 0x0000FFFF); | |
1038 | else | |
1039 | tbl_dw = scd_q2ratid | (tbl_dw & 0xFFFF0000); | |
1040 | ||
4fd442db | 1041 | iwl_trans_write_mem32(trans, tbl_dw_addr, tbl_dw); |
48d42c42 EG |
1042 | |
1043 | return 0; | |
1044 | } | |
1045 | ||
f02831be EG |
1046 | static inline void iwl_pcie_txq_set_inactive(struct iwl_trans *trans, |
1047 | u16 txq_id) | |
48d42c42 EG |
1048 | { |
1049 | /* Simply stop the queue, but don't change any configuration; | |
1050 | * the SCD_ACT_EN bit is the write-enable mask for the ACTIVE bit. */ | |
1042db2a | 1051 | iwl_write_prph(trans, |
48d42c42 EG |
1052 | SCD_QUEUE_STATUS_BITS(txq_id), |
1053 | (0 << SCD_QUEUE_STTS_REG_POS_ACTIVE)| | |
1054 | (1 << SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN)); | |
1055 | } | |
1056 | ||
f02831be EG |
1057 | void iwl_trans_pcie_txq_enable(struct iwl_trans *trans, int txq_id, int fifo, |
1058 | int sta_id, int tid, int frame_limit, u16 ssn) | |
48d42c42 | 1059 | { |
9eae88fa | 1060 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
4beaf6c2 | 1061 | |
9eae88fa JB |
1062 | if (test_and_set_bit(txq_id, trans_pcie->queue_used)) |
1063 | WARN_ONCE(1, "queue %d already used - expect issues", txq_id); | |
48d42c42 | 1064 | |
48d42c42 | 1065 | /* Stop this Tx queue before configuring it */ |
f02831be | 1066 | iwl_pcie_txq_set_inactive(trans, txq_id); |
48d42c42 | 1067 | |
4beaf6c2 EG |
1068 | /* Set this queue as a chain-building queue unless it is CMD queue */ |
1069 | if (txq_id != trans_pcie->cmd_queue) | |
1070 | iwl_set_bits_prph(trans, SCD_QUEUECHAIN_SEL, BIT(txq_id)); | |
1071 | ||
1072 | /* If this queue is mapped to a certain station: it is an AGG queue */ | |
881acd89 | 1073 | if (sta_id >= 0) { |
4beaf6c2 | 1074 | u16 ra_tid = BUILD_RAxTID(sta_id, tid); |
48d42c42 | 1075 | |
4beaf6c2 | 1076 | /* Map receiver-address / traffic-ID to this queue */ |
f02831be | 1077 | iwl_pcie_txq_set_ratid_map(trans, ra_tid, txq_id); |
48d42c42 | 1078 | |
4beaf6c2 EG |
1079 | /* enable aggregations for the queue */ |
1080 | iwl_set_bits_prph(trans, SCD_AGGR_SEL, BIT(txq_id)); | |
1ce8658c EG |
1081 | } else { |
1082 | /* | |
1083 | * disable aggregations for the queue, this will also make the | |
1084 | * ra_tid mapping configuration irrelevant since it is now a | |
1085 | * non-AGG queue. | |
1086 | */ | |
1087 | iwl_clear_bits_prph(trans, SCD_AGGR_SEL, BIT(txq_id)); | |
4beaf6c2 | 1088 | } |
48d42c42 EG |
1089 | |
1090 | /* Place first TFD at index corresponding to start sequence number. | |
1091 | * Assumes that ssn_idx is valid (!= 0xFFF) */ | |
822e8b2a EG |
1092 | trans_pcie->txq[txq_id].q.read_ptr = (ssn & 0xff); |
1093 | trans_pcie->txq[txq_id].q.write_ptr = (ssn & 0xff); | |
1ce8658c EG |
1094 | |
1095 | iwl_write_direct32(trans, HBUS_TARG_WRPTR, | |
1096 | (ssn & 0xff) | (txq_id << 8)); | |
1097 | iwl_write_prph(trans, SCD_QUEUE_RDPTR(txq_id), ssn); | |
48d42c42 EG |
1098 | |
1099 | /* Set up Tx window size and frame limit for this queue */ | |
4fd442db | 1100 | iwl_trans_write_mem32(trans, trans_pcie->scd_base_addr + |
4beaf6c2 | 1101 | SCD_CONTEXT_QUEUE_OFFSET(txq_id), 0); |
4fd442db | 1102 | iwl_trans_write_mem32(trans, trans_pcie->scd_base_addr + |
9eae88fa JB |
1103 | SCD_CONTEXT_QUEUE_OFFSET(txq_id) + sizeof(u32), |
1104 | ((frame_limit << SCD_QUEUE_CTX_REG2_WIN_SIZE_POS) & | |
1105 | SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK) | | |
1106 | ((frame_limit << SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) & | |
1107 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK)); | |
48d42c42 | 1108 | |
48d42c42 | 1109 | /* Set up Status area in SRAM, map to Tx DMA/FIFO, activate the queue */ |
1ce8658c EG |
1110 | iwl_write_prph(trans, SCD_QUEUE_STATUS_BITS(txq_id), |
1111 | (1 << SCD_QUEUE_STTS_REG_POS_ACTIVE) | | |
1112 | (fifo << SCD_QUEUE_STTS_REG_POS_TXF) | | |
1113 | (1 << SCD_QUEUE_STTS_REG_POS_WSL) | | |
1114 | SCD_QUEUE_STTS_REG_MSK); | |
b967613d | 1115 | trans_pcie->txq[txq_id].active = true; |
1ce8658c EG |
1116 | IWL_DEBUG_TX_QUEUES(trans, "Activate queue %d on FIFO %d WrPtr: %d\n", |
1117 | txq_id, fifo, ssn & 0xff); | |
4beaf6c2 EG |
1118 | } |
1119 | ||
f02831be | 1120 | void iwl_trans_pcie_txq_disable(struct iwl_trans *trans, int txq_id) |
288712a6 | 1121 | { |
8ad71bef | 1122 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
986ea6c9 EG |
1123 | u32 stts_addr = trans_pcie->scd_base_addr + |
1124 | SCD_TX_STTS_QUEUE_OFFSET(txq_id); | |
1125 | static const u32 zero_val[4] = {}; | |
288712a6 | 1126 | |
9eae88fa JB |
1127 | if (!test_and_clear_bit(txq_id, trans_pcie->queue_used)) { |
1128 | WARN_ONCE(1, "queue %d not used", txq_id); | |
1129 | return; | |
48d42c42 EG |
1130 | } |
1131 | ||
f02831be | 1132 | iwl_pcie_txq_set_inactive(trans, txq_id); |
ac928f8d | 1133 | |
4fd442db EG |
1134 | iwl_trans_write_mem(trans, stts_addr, (void *)zero_val, |
1135 | ARRAY_SIZE(zero_val)); | |
986ea6c9 | 1136 | |
990aa6d7 | 1137 | iwl_pcie_txq_unmap(trans, txq_id); |
6c3fd3f0 | 1138 | |
1ce8658c | 1139 | IWL_DEBUG_TX_QUEUES(trans, "Deactivate queue %d\n", txq_id); |
48d42c42 EG |
1140 | } |
1141 | ||
fd4abac5 TW |
1142 | /*************** HOST COMMAND QUEUE FUNCTIONS *****/ |
1143 | ||
990aa6d7 | 1144 | /* |
f02831be | 1145 | * iwl_pcie_enqueue_hcmd - enqueue a uCode command |
fd4abac5 TW |
1146 | * @priv: device private data point |
1147 | * @cmd: a point to the ucode command structure | |
1148 | * | |
1149 | * The function returns < 0 values to indicate the operation is | |
1150 | * failed. On success, it turns the index (> 0) of command in the | |
1151 | * command queue. | |
1152 | */ | |
f02831be EG |
1153 | static int iwl_pcie_enqueue_hcmd(struct iwl_trans *trans, |
1154 | struct iwl_host_cmd *cmd) | |
fd4abac5 | 1155 | { |
8ad71bef | 1156 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
990aa6d7 | 1157 | struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue]; |
fd4abac5 | 1158 | struct iwl_queue *q = &txq->q; |
c2acea8e JB |
1159 | struct iwl_device_cmd *out_cmd; |
1160 | struct iwl_cmd_meta *out_meta; | |
f4feb8ac | 1161 | void *dup_buf = NULL; |
fd4abac5 | 1162 | dma_addr_t phys_addr; |
f4feb8ac | 1163 | int idx; |
38c0f334 | 1164 | u16 copy_size, cmd_size, scratch_size; |
4ce7cc2b JB |
1165 | bool had_nocopy = false; |
1166 | int i; | |
96791422 | 1167 | u32 cmd_pos; |
1afbfb60 JB |
1168 | const u8 *cmddata[IWL_MAX_CMD_TBS_PER_TFD]; |
1169 | u16 cmdlen[IWL_MAX_CMD_TBS_PER_TFD]; | |
fd4abac5 | 1170 | |
4ce7cc2b JB |
1171 | copy_size = sizeof(out_cmd->hdr); |
1172 | cmd_size = sizeof(out_cmd->hdr); | |
1173 | ||
1174 | /* need one for the header if the first is NOCOPY */ | |
1afbfb60 | 1175 | BUILD_BUG_ON(IWL_MAX_CMD_TBS_PER_TFD > IWL_NUM_OF_TBS - 1); |
4ce7cc2b | 1176 | |
1afbfb60 | 1177 | for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { |
8a964f44 JB |
1178 | cmddata[i] = cmd->data[i]; |
1179 | cmdlen[i] = cmd->len[i]; | |
1180 | ||
4ce7cc2b JB |
1181 | if (!cmd->len[i]) |
1182 | continue; | |
8a964f44 | 1183 | |
38c0f334 JB |
1184 | /* need at least IWL_HCMD_SCRATCHBUF_SIZE copied */ |
1185 | if (copy_size < IWL_HCMD_SCRATCHBUF_SIZE) { | |
1186 | int copy = IWL_HCMD_SCRATCHBUF_SIZE - copy_size; | |
8a964f44 JB |
1187 | |
1188 | if (copy > cmdlen[i]) | |
1189 | copy = cmdlen[i]; | |
1190 | cmdlen[i] -= copy; | |
1191 | cmddata[i] += copy; | |
1192 | copy_size += copy; | |
1193 | } | |
1194 | ||
4ce7cc2b JB |
1195 | if (cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY) { |
1196 | had_nocopy = true; | |
f4feb8ac JB |
1197 | if (WARN_ON(cmd->dataflags[i] & IWL_HCMD_DFL_DUP)) { |
1198 | idx = -EINVAL; | |
1199 | goto free_dup_buf; | |
1200 | } | |
1201 | } else if (cmd->dataflags[i] & IWL_HCMD_DFL_DUP) { | |
1202 | /* | |
1203 | * This is also a chunk that isn't copied | |
1204 | * to the static buffer so set had_nocopy. | |
1205 | */ | |
1206 | had_nocopy = true; | |
1207 | ||
1208 | /* only allowed once */ | |
1209 | if (WARN_ON(dup_buf)) { | |
1210 | idx = -EINVAL; | |
1211 | goto free_dup_buf; | |
1212 | } | |
1213 | ||
8a964f44 | 1214 | dup_buf = kmemdup(cmddata[i], cmdlen[i], |
f4feb8ac JB |
1215 | GFP_ATOMIC); |
1216 | if (!dup_buf) | |
1217 | return -ENOMEM; | |
4ce7cc2b JB |
1218 | } else { |
1219 | /* NOCOPY must not be followed by normal! */ | |
f4feb8ac JB |
1220 | if (WARN_ON(had_nocopy)) { |
1221 | idx = -EINVAL; | |
1222 | goto free_dup_buf; | |
1223 | } | |
8a964f44 | 1224 | copy_size += cmdlen[i]; |
4ce7cc2b JB |
1225 | } |
1226 | cmd_size += cmd->len[i]; | |
1227 | } | |
fd4abac5 | 1228 | |
3e41ace5 JB |
1229 | /* |
1230 | * If any of the command structures end up being larger than | |
4ce7cc2b JB |
1231 | * the TFD_MAX_PAYLOAD_SIZE and they aren't dynamically |
1232 | * allocated into separate TFDs, then we will need to | |
1233 | * increase the size of the buffers. | |
3e41ace5 | 1234 | */ |
2a79e45e JB |
1235 | if (WARN(copy_size > TFD_MAX_PAYLOAD_SIZE, |
1236 | "Command %s (%#x) is too large (%d bytes)\n", | |
990aa6d7 | 1237 | get_cmd_string(trans_pcie, cmd->id), cmd->id, copy_size)) { |
f4feb8ac JB |
1238 | idx = -EINVAL; |
1239 | goto free_dup_buf; | |
1240 | } | |
fd4abac5 | 1241 | |
015c15e1 | 1242 | spin_lock_bh(&txq->lock); |
3598e177 | 1243 | |
c2acea8e | 1244 | if (iwl_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) { |
015c15e1 | 1245 | spin_unlock_bh(&txq->lock); |
3598e177 | 1246 | |
6d8f6eeb | 1247 | IWL_ERR(trans, "No space in command queue\n"); |
0e781842 | 1248 | iwl_op_mode_cmd_queue_full(trans->op_mode); |
f4feb8ac JB |
1249 | idx = -ENOSPC; |
1250 | goto free_dup_buf; | |
fd4abac5 TW |
1251 | } |
1252 | ||
4ce7cc2b | 1253 | idx = get_cmd_index(q, q->write_ptr); |
bf8440e6 JB |
1254 | out_cmd = txq->entries[idx].cmd; |
1255 | out_meta = &txq->entries[idx].meta; | |
c2acea8e | 1256 | |
8ce73f3a | 1257 | memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */ |
c2acea8e JB |
1258 | if (cmd->flags & CMD_WANT_SKB) |
1259 | out_meta->source = cmd; | |
fd4abac5 | 1260 | |
4ce7cc2b | 1261 | /* set up the header */ |
fd4abac5 | 1262 | |
4ce7cc2b | 1263 | out_cmd->hdr.cmd = cmd->id; |
fd4abac5 | 1264 | out_cmd->hdr.flags = 0; |
cefeaa5f | 1265 | out_cmd->hdr.sequence = |
c6f600fc | 1266 | cpu_to_le16(QUEUE_TO_SEQ(trans_pcie->cmd_queue) | |
cefeaa5f | 1267 | INDEX_TO_SEQ(q->write_ptr)); |
4ce7cc2b JB |
1268 | |
1269 | /* and copy the data that needs to be copied */ | |
96791422 | 1270 | cmd_pos = offsetof(struct iwl_device_cmd, payload); |
8a964f44 | 1271 | copy_size = sizeof(out_cmd->hdr); |
1afbfb60 | 1272 | for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { |
8a964f44 JB |
1273 | int copy = 0; |
1274 | ||
cc904c71 | 1275 | if (!cmd->len[i]) |
4ce7cc2b | 1276 | continue; |
8a964f44 | 1277 | |
38c0f334 JB |
1278 | /* need at least IWL_HCMD_SCRATCHBUF_SIZE copied */ |
1279 | if (copy_size < IWL_HCMD_SCRATCHBUF_SIZE) { | |
1280 | copy = IWL_HCMD_SCRATCHBUF_SIZE - copy_size; | |
8a964f44 JB |
1281 | |
1282 | if (copy > cmd->len[i]) | |
1283 | copy = cmd->len[i]; | |
1284 | } | |
1285 | ||
1286 | /* copy everything if not nocopy/dup */ | |
1287 | if (!(cmd->dataflags[i] & (IWL_HCMD_DFL_NOCOPY | | |
1288 | IWL_HCMD_DFL_DUP))) | |
1289 | copy = cmd->len[i]; | |
1290 | ||
1291 | if (copy) { | |
1292 | memcpy((u8 *)out_cmd + cmd_pos, cmd->data[i], copy); | |
1293 | cmd_pos += copy; | |
1294 | copy_size += copy; | |
1295 | } | |
96791422 EG |
1296 | } |
1297 | ||
d9fb6465 | 1298 | IWL_DEBUG_HC(trans, |
20d3b647 | 1299 | "Sending command %s (#%x), seq: 0x%04X, %d bytes at %d[%d]:%d\n", |
990aa6d7 | 1300 | get_cmd_string(trans_pcie, out_cmd->hdr.cmd), |
20d3b647 JB |
1301 | out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence), |
1302 | cmd_size, q->write_ptr, idx, trans_pcie->cmd_queue); | |
4ce7cc2b | 1303 | |
38c0f334 JB |
1304 | /* start the TFD with the scratchbuf */ |
1305 | scratch_size = min_t(int, copy_size, IWL_HCMD_SCRATCHBUF_SIZE); | |
1306 | memcpy(&txq->scratchbufs[q->write_ptr], &out_cmd->hdr, scratch_size); | |
1307 | iwl_pcie_txq_build_tfd(trans, txq, | |
1308 | iwl_pcie_get_scratchbuf_dma(txq, q->write_ptr), | |
1309 | scratch_size, 1); | |
1310 | ||
1311 | /* map first command fragment, if any remains */ | |
1312 | if (copy_size > scratch_size) { | |
1313 | phys_addr = dma_map_single(trans->dev, | |
1314 | ((u8 *)&out_cmd->hdr) + scratch_size, | |
1315 | copy_size - scratch_size, | |
1316 | DMA_TO_DEVICE); | |
1317 | if (dma_mapping_error(trans->dev, phys_addr)) { | |
1318 | iwl_pcie_tfd_unmap(trans, out_meta, | |
1319 | &txq->tfds[q->write_ptr]); | |
1320 | idx = -ENOMEM; | |
1321 | goto out; | |
1322 | } | |
8a964f44 | 1323 | |
38c0f334 JB |
1324 | iwl_pcie_txq_build_tfd(trans, txq, phys_addr, |
1325 | copy_size - scratch_size, 0); | |
2c46f72e JB |
1326 | } |
1327 | ||
8a964f44 | 1328 | /* map the remaining (adjusted) nocopy/dup fragments */ |
1afbfb60 | 1329 | for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { |
8a964f44 | 1330 | const void *data = cmddata[i]; |
f4feb8ac | 1331 | |
8a964f44 | 1332 | if (!cmdlen[i]) |
4ce7cc2b | 1333 | continue; |
f4feb8ac JB |
1334 | if (!(cmd->dataflags[i] & (IWL_HCMD_DFL_NOCOPY | |
1335 | IWL_HCMD_DFL_DUP))) | |
4ce7cc2b | 1336 | continue; |
f4feb8ac JB |
1337 | if (cmd->dataflags[i] & IWL_HCMD_DFL_DUP) |
1338 | data = dup_buf; | |
1339 | phys_addr = dma_map_single(trans->dev, (void *)data, | |
98891754 | 1340 | cmdlen[i], DMA_TO_DEVICE); |
1042db2a | 1341 | if (dma_mapping_error(trans->dev, phys_addr)) { |
f02831be | 1342 | iwl_pcie_tfd_unmap(trans, out_meta, |
98891754 | 1343 | &txq->tfds[q->write_ptr]); |
4ce7cc2b JB |
1344 | idx = -ENOMEM; |
1345 | goto out; | |
1346 | } | |
1347 | ||
8a964f44 | 1348 | iwl_pcie_txq_build_tfd(trans, txq, phys_addr, cmdlen[i], 0); |
4ce7cc2b | 1349 | } |
df833b1d | 1350 | |
afaf6b57 | 1351 | out_meta->flags = cmd->flags; |
f4feb8ac JB |
1352 | if (WARN_ON_ONCE(txq->entries[idx].free_buf)) |
1353 | kfree(txq->entries[idx].free_buf); | |
1354 | txq->entries[idx].free_buf = dup_buf; | |
2c46f72e JB |
1355 | |
1356 | txq->need_update = 1; | |
1357 | ||
8a964f44 | 1358 | trace_iwlwifi_dev_hcmd(trans->dev, cmd, cmd_size, &out_cmd->hdr); |
df833b1d | 1359 | |
7c5ba4a8 JB |
1360 | /* start timer if queue currently empty */ |
1361 | if (q->read_ptr == q->write_ptr && trans_pcie->wd_timeout) | |
1362 | mod_timer(&txq->stuck_timer, jiffies + trans_pcie->wd_timeout); | |
1363 | ||
fd4abac5 TW |
1364 | /* Increment and update queue's write index */ |
1365 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
990aa6d7 | 1366 | iwl_pcie_txq_inc_wr_ptr(trans, txq); |
fd4abac5 | 1367 | |
2c46f72e | 1368 | out: |
015c15e1 | 1369 | spin_unlock_bh(&txq->lock); |
f4feb8ac JB |
1370 | free_dup_buf: |
1371 | if (idx < 0) | |
1372 | kfree(dup_buf); | |
7bfedc59 | 1373 | return idx; |
fd4abac5 TW |
1374 | } |
1375 | ||
990aa6d7 EG |
1376 | /* |
1377 | * iwl_pcie_hcmd_complete - Pull unused buffers off the queue and reclaim them | |
17b88929 | 1378 | * @rxb: Rx buffer to reclaim |
247c61d6 EG |
1379 | * @handler_status: return value of the handler of the command |
1380 | * (put in setup_rx_handlers) | |
17b88929 TW |
1381 | * |
1382 | * If an Rx buffer has an async callback associated with it the callback | |
1383 | * will be executed. The attached skb (if present) will only be freed | |
1384 | * if the callback returns 1 | |
1385 | */ | |
990aa6d7 EG |
1386 | void iwl_pcie_hcmd_complete(struct iwl_trans *trans, |
1387 | struct iwl_rx_cmd_buffer *rxb, int handler_status) | |
17b88929 | 1388 | { |
2f301227 | 1389 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
17b88929 TW |
1390 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
1391 | int txq_id = SEQ_TO_QUEUE(sequence); | |
1392 | int index = SEQ_TO_INDEX(sequence); | |
17b88929 | 1393 | int cmd_index; |
c2acea8e JB |
1394 | struct iwl_device_cmd *cmd; |
1395 | struct iwl_cmd_meta *meta; | |
8ad71bef | 1396 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
990aa6d7 | 1397 | struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue]; |
17b88929 TW |
1398 | |
1399 | /* If a Tx command is being handled and it isn't in the actual | |
1400 | * command queue then there a command routing bug has been introduced | |
1401 | * in the queue management code. */ | |
c6f600fc | 1402 | if (WARN(txq_id != trans_pcie->cmd_queue, |
13bb9483 | 1403 | "wrong command queue %d (should be %d), sequence 0x%X readp=%d writep=%d\n", |
20d3b647 JB |
1404 | txq_id, trans_pcie->cmd_queue, sequence, |
1405 | trans_pcie->txq[trans_pcie->cmd_queue].q.read_ptr, | |
1406 | trans_pcie->txq[trans_pcie->cmd_queue].q.write_ptr)) { | |
3e10caeb | 1407 | iwl_print_hex_error(trans, pkt, 32); |
55d6a3cd | 1408 | return; |
01ef9323 | 1409 | } |
17b88929 | 1410 | |
2bfb5092 | 1411 | spin_lock_bh(&txq->lock); |
015c15e1 | 1412 | |
4ce7cc2b | 1413 | cmd_index = get_cmd_index(&txq->q, index); |
bf8440e6 JB |
1414 | cmd = txq->entries[cmd_index].cmd; |
1415 | meta = &txq->entries[cmd_index].meta; | |
17b88929 | 1416 | |
98891754 | 1417 | iwl_pcie_tfd_unmap(trans, meta, &txq->tfds[index]); |
c33de625 | 1418 | |
17b88929 | 1419 | /* Input error checking is done when commands are added to queue. */ |
c2acea8e | 1420 | if (meta->flags & CMD_WANT_SKB) { |
48a2d66f | 1421 | struct page *p = rxb_steal_page(rxb); |
65b94a4a | 1422 | |
65b94a4a JB |
1423 | meta->source->resp_pkt = pkt; |
1424 | meta->source->_rx_page_addr = (unsigned long)page_address(p); | |
b2cf410c | 1425 | meta->source->_rx_page_order = trans_pcie->rx_page_order; |
247c61d6 | 1426 | meta->source->handler_status = handler_status; |
247c61d6 | 1427 | } |
2624e96c | 1428 | |
f02831be | 1429 | iwl_pcie_cmdq_reclaim(trans, txq_id, index); |
17b88929 | 1430 | |
c2acea8e | 1431 | if (!(meta->flags & CMD_ASYNC)) { |
74fda971 | 1432 | if (!test_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status)) { |
05c89b91 WYG |
1433 | IWL_WARN(trans, |
1434 | "HCMD_ACTIVE already clear for command %s\n", | |
990aa6d7 | 1435 | get_cmd_string(trans_pcie, cmd->hdr.cmd)); |
05c89b91 | 1436 | } |
74fda971 | 1437 | clear_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status); |
6d8f6eeb | 1438 | IWL_DEBUG_INFO(trans, "Clearing HCMD_ACTIVE for command %s\n", |
990aa6d7 | 1439 | get_cmd_string(trans_pcie, cmd->hdr.cmd)); |
f946b529 | 1440 | wake_up(&trans_pcie->wait_command_queue); |
17b88929 | 1441 | } |
3598e177 | 1442 | |
dd487449 | 1443 | meta->flags = 0; |
3598e177 | 1444 | |
2bfb5092 | 1445 | spin_unlock_bh(&txq->lock); |
17b88929 | 1446 | } |
253a634c | 1447 | |
253a634c EG |
1448 | #define HOST_COMPLETE_TIMEOUT (2 * HZ) |
1449 | ||
f02831be EG |
1450 | static int iwl_pcie_send_hcmd_async(struct iwl_trans *trans, |
1451 | struct iwl_host_cmd *cmd) | |
253a634c | 1452 | { |
d9fb6465 | 1453 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
253a634c EG |
1454 | int ret; |
1455 | ||
1456 | /* An asynchronous command can not expect an SKB to be set. */ | |
1457 | if (WARN_ON(cmd->flags & CMD_WANT_SKB)) | |
1458 | return -EINVAL; | |
1459 | ||
f02831be | 1460 | ret = iwl_pcie_enqueue_hcmd(trans, cmd); |
253a634c | 1461 | if (ret < 0) { |
721c32f7 | 1462 | IWL_ERR(trans, |
b36b110c | 1463 | "Error sending %s: enqueue_hcmd failed: %d\n", |
990aa6d7 | 1464 | get_cmd_string(trans_pcie, cmd->id), ret); |
253a634c EG |
1465 | return ret; |
1466 | } | |
1467 | return 0; | |
1468 | } | |
1469 | ||
f02831be EG |
1470 | static int iwl_pcie_send_hcmd_sync(struct iwl_trans *trans, |
1471 | struct iwl_host_cmd *cmd) | |
253a634c | 1472 | { |
8ad71bef | 1473 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
253a634c EG |
1474 | int cmd_idx; |
1475 | int ret; | |
1476 | ||
6d8f6eeb | 1477 | IWL_DEBUG_INFO(trans, "Attempting to send sync command %s\n", |
990aa6d7 | 1478 | get_cmd_string(trans_pcie, cmd->id)); |
253a634c | 1479 | |
2cc39c94 | 1480 | if (WARN_ON(test_and_set_bit(STATUS_HCMD_ACTIVE, |
74fda971 | 1481 | &trans_pcie->status))) { |
2cc39c94 | 1482 | IWL_ERR(trans, "Command %s: a command is already active!\n", |
990aa6d7 | 1483 | get_cmd_string(trans_pcie, cmd->id)); |
2cc39c94 JB |
1484 | return -EIO; |
1485 | } | |
1486 | ||
6d8f6eeb | 1487 | IWL_DEBUG_INFO(trans, "Setting HCMD_ACTIVE for command %s\n", |
990aa6d7 | 1488 | get_cmd_string(trans_pcie, cmd->id)); |
253a634c | 1489 | |
f02831be | 1490 | cmd_idx = iwl_pcie_enqueue_hcmd(trans, cmd); |
253a634c EG |
1491 | if (cmd_idx < 0) { |
1492 | ret = cmd_idx; | |
74fda971 | 1493 | clear_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status); |
721c32f7 | 1494 | IWL_ERR(trans, |
b36b110c | 1495 | "Error sending %s: enqueue_hcmd failed: %d\n", |
990aa6d7 | 1496 | get_cmd_string(trans_pcie, cmd->id), ret); |
253a634c EG |
1497 | return ret; |
1498 | } | |
1499 | ||
f946b529 | 1500 | ret = wait_event_timeout(trans_pcie->wait_command_queue, |
20d3b647 JB |
1501 | !test_bit(STATUS_HCMD_ACTIVE, |
1502 | &trans_pcie->status), | |
1503 | HOST_COMPLETE_TIMEOUT); | |
253a634c | 1504 | if (!ret) { |
74fda971 | 1505 | if (test_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status)) { |
990aa6d7 | 1506 | struct iwl_txq *txq = |
c6f600fc | 1507 | &trans_pcie->txq[trans_pcie->cmd_queue]; |
d10630af WYG |
1508 | struct iwl_queue *q = &txq->q; |
1509 | ||
721c32f7 | 1510 | IWL_ERR(trans, |
253a634c | 1511 | "Error sending %s: time out after %dms.\n", |
990aa6d7 | 1512 | get_cmd_string(trans_pcie, cmd->id), |
253a634c EG |
1513 | jiffies_to_msecs(HOST_COMPLETE_TIMEOUT)); |
1514 | ||
721c32f7 | 1515 | IWL_ERR(trans, |
d10630af WYG |
1516 | "Current CMD queue read_ptr %d write_ptr %d\n", |
1517 | q->read_ptr, q->write_ptr); | |
1518 | ||
74fda971 | 1519 | clear_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status); |
d9fb6465 JB |
1520 | IWL_DEBUG_INFO(trans, |
1521 | "Clearing HCMD_ACTIVE for command %s\n", | |
990aa6d7 | 1522 | get_cmd_string(trans_pcie, cmd->id)); |
253a634c EG |
1523 | ret = -ETIMEDOUT; |
1524 | goto cancel; | |
1525 | } | |
1526 | } | |
1527 | ||
d18aa87f JB |
1528 | if (test_bit(STATUS_FW_ERROR, &trans_pcie->status)) { |
1529 | IWL_ERR(trans, "FW error in SYNC CMD %s\n", | |
990aa6d7 | 1530 | get_cmd_string(trans_pcie, cmd->id)); |
d18aa87f JB |
1531 | ret = -EIO; |
1532 | goto cancel; | |
1533 | } | |
1534 | ||
f946b529 EG |
1535 | if (test_bit(STATUS_RFKILL, &trans_pcie->status)) { |
1536 | IWL_DEBUG_RF_KILL(trans, "RFKILL in SYNC CMD... no rsp\n"); | |
1537 | ret = -ERFKILL; | |
1538 | goto cancel; | |
1539 | } | |
1540 | ||
65b94a4a | 1541 | if ((cmd->flags & CMD_WANT_SKB) && !cmd->resp_pkt) { |
6d8f6eeb | 1542 | IWL_ERR(trans, "Error: Response NULL in '%s'\n", |
990aa6d7 | 1543 | get_cmd_string(trans_pcie, cmd->id)); |
253a634c EG |
1544 | ret = -EIO; |
1545 | goto cancel; | |
1546 | } | |
1547 | ||
1548 | return 0; | |
1549 | ||
1550 | cancel: | |
1551 | if (cmd->flags & CMD_WANT_SKB) { | |
1552 | /* | |
1553 | * Cancel the CMD_WANT_SKB flag for the cmd in the | |
1554 | * TX cmd queue. Otherwise in case the cmd comes | |
1555 | * in later, it will possibly set an invalid | |
1556 | * address (cmd->meta.source). | |
1557 | */ | |
bf8440e6 JB |
1558 | trans_pcie->txq[trans_pcie->cmd_queue]. |
1559 | entries[cmd_idx].meta.flags &= ~CMD_WANT_SKB; | |
253a634c | 1560 | } |
9cac4943 | 1561 | |
65b94a4a JB |
1562 | if (cmd->resp_pkt) { |
1563 | iwl_free_resp(cmd); | |
1564 | cmd->resp_pkt = NULL; | |
253a634c EG |
1565 | } |
1566 | ||
1567 | return ret; | |
1568 | } | |
1569 | ||
f02831be | 1570 | int iwl_trans_pcie_send_hcmd(struct iwl_trans *trans, struct iwl_host_cmd *cmd) |
253a634c | 1571 | { |
f946b529 EG |
1572 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1573 | ||
d18aa87f JB |
1574 | if (test_bit(STATUS_FW_ERROR, &trans_pcie->status)) |
1575 | return -EIO; | |
1576 | ||
754d7d9e EG |
1577 | if (test_bit(STATUS_RFKILL, &trans_pcie->status)) { |
1578 | IWL_DEBUG_RF_KILL(trans, "Dropping CMD 0x%x: RF KILL\n", | |
1579 | cmd->id); | |
f946b529 | 1580 | return -ERFKILL; |
754d7d9e | 1581 | } |
f946b529 | 1582 | |
253a634c | 1583 | if (cmd->flags & CMD_ASYNC) |
f02831be | 1584 | return iwl_pcie_send_hcmd_async(trans, cmd); |
253a634c | 1585 | |
f946b529 | 1586 | /* We still can fail on RFKILL that can be asserted while we wait */ |
f02831be | 1587 | return iwl_pcie_send_hcmd_sync(trans, cmd); |
253a634c EG |
1588 | } |
1589 | ||
f02831be EG |
1590 | int iwl_trans_pcie_tx(struct iwl_trans *trans, struct sk_buff *skb, |
1591 | struct iwl_device_cmd *dev_cmd, int txq_id) | |
a0eaad71 | 1592 | { |
8ad71bef | 1593 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
f02831be EG |
1594 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data; |
1595 | struct iwl_tx_cmd *tx_cmd = (struct iwl_tx_cmd *)dev_cmd->payload; | |
1596 | struct iwl_cmd_meta *out_meta; | |
1597 | struct iwl_txq *txq; | |
1598 | struct iwl_queue *q; | |
38c0f334 JB |
1599 | dma_addr_t tb0_phys, tb1_phys, scratch_phys; |
1600 | void *tb1_addr; | |
1601 | u16 len, tb1_len, tb2_len; | |
f02831be EG |
1602 | u8 wait_write_ptr = 0; |
1603 | __le16 fc = hdr->frame_control; | |
1604 | u8 hdr_len = ieee80211_hdrlen(fc); | |
1605 | u16 __maybe_unused wifi_seq; | |
1606 | ||
1607 | txq = &trans_pcie->txq[txq_id]; | |
1608 | q = &txq->q; | |
a0eaad71 | 1609 | |
f02831be EG |
1610 | if (unlikely(!test_bit(txq_id, trans_pcie->queue_used))) { |
1611 | WARN_ON_ONCE(1); | |
1612 | return -EINVAL; | |
1613 | } | |
39644e9a | 1614 | |
f02831be | 1615 | spin_lock(&txq->lock); |
015c15e1 | 1616 | |
f02831be EG |
1617 | /* In AGG mode, the index in the ring must correspond to the WiFi |
1618 | * sequence number. This is a HW requirements to help the SCD to parse | |
1619 | * the BA. | |
1620 | * Check here that the packets are in the right place on the ring. | |
1621 | */ | |
1622 | #ifdef CONFIG_IWLWIFI_DEBUG | |
9a886586 | 1623 | wifi_seq = IEEE80211_SEQ_TO_SN(le16_to_cpu(hdr->seq_ctrl)); |
f02831be EG |
1624 | WARN_ONCE((iwl_read_prph(trans, SCD_AGGR_SEL) & BIT(txq_id)) && |
1625 | ((wifi_seq & 0xff) != q->write_ptr), | |
1626 | "Q: %d WiFi Seq %d tfdNum %d", | |
1627 | txq_id, wifi_seq, q->write_ptr); | |
1628 | #endif | |
1629 | ||
1630 | /* Set up driver data for this TFD */ | |
1631 | txq->entries[q->write_ptr].skb = skb; | |
1632 | txq->entries[q->write_ptr].cmd = dev_cmd; | |
1633 | ||
1634 | dev_cmd->hdr.cmd = REPLY_TX; | |
1635 | dev_cmd->hdr.sequence = | |
1636 | cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) | | |
1637 | INDEX_TO_SEQ(q->write_ptr))); | |
1638 | ||
38c0f334 JB |
1639 | tb0_phys = iwl_pcie_get_scratchbuf_dma(txq, q->write_ptr); |
1640 | scratch_phys = tb0_phys + sizeof(struct iwl_cmd_header) + | |
1641 | offsetof(struct iwl_tx_cmd, scratch); | |
1642 | ||
1643 | tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys); | |
1644 | tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys); | |
1645 | ||
f02831be EG |
1646 | /* Set up first empty entry in queue's array of Tx/cmd buffers */ |
1647 | out_meta = &txq->entries[q->write_ptr].meta; | |
a0eaad71 | 1648 | |
f02831be | 1649 | /* |
38c0f334 JB |
1650 | * The second TB (tb1) points to the remainder of the TX command |
1651 | * and the 802.11 header - dword aligned size | |
1652 | * (This calculation modifies the TX command, so do it before the | |
1653 | * setup of the first TB) | |
f02831be | 1654 | */ |
38c0f334 JB |
1655 | len = sizeof(struct iwl_tx_cmd) + sizeof(struct iwl_cmd_header) + |
1656 | hdr_len - IWL_HCMD_SCRATCHBUF_SIZE; | |
1657 | tb1_len = (len + 3) & ~3; | |
f02831be EG |
1658 | |
1659 | /* Tell NIC about any 2-byte padding after MAC header */ | |
38c0f334 | 1660 | if (tb1_len != len) |
f02831be EG |
1661 | tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK; |
1662 | ||
38c0f334 JB |
1663 | /* The first TB points to the scratchbuf data - min_copy bytes */ |
1664 | memcpy(&txq->scratchbufs[q->write_ptr], &dev_cmd->hdr, | |
1665 | IWL_HCMD_SCRATCHBUF_SIZE); | |
1666 | iwl_pcie_txq_build_tfd(trans, txq, tb0_phys, | |
1667 | IWL_HCMD_SCRATCHBUF_SIZE, 1); | |
f02831be | 1668 | |
38c0f334 JB |
1669 | /* there must be data left over for TB1 or this code must be changed */ |
1670 | BUILD_BUG_ON(sizeof(struct iwl_tx_cmd) < IWL_HCMD_SCRATCHBUF_SIZE); | |
1671 | ||
1672 | /* map the data for TB1 */ | |
1673 | tb1_addr = ((u8 *)&dev_cmd->hdr) + IWL_HCMD_SCRATCHBUF_SIZE; | |
1674 | tb1_phys = dma_map_single(trans->dev, tb1_addr, tb1_len, DMA_TO_DEVICE); | |
1675 | if (unlikely(dma_mapping_error(trans->dev, tb1_phys))) | |
1676 | goto out_err; | |
1677 | iwl_pcie_txq_build_tfd(trans, txq, tb1_phys, tb1_len, 0); | |
a0eaad71 | 1678 | |
38c0f334 JB |
1679 | /* |
1680 | * Set up TFD's third entry to point directly to remainder | |
1681 | * of skb, if any (802.11 null frames have no payload). | |
1682 | */ | |
1683 | tb2_len = skb->len - hdr_len; | |
1684 | if (tb2_len > 0) { | |
1685 | dma_addr_t tb2_phys = dma_map_single(trans->dev, | |
1686 | skb->data + hdr_len, | |
1687 | tb2_len, DMA_TO_DEVICE); | |
1688 | if (unlikely(dma_mapping_error(trans->dev, tb2_phys))) { | |
1689 | iwl_pcie_tfd_unmap(trans, out_meta, | |
1690 | &txq->tfds[q->write_ptr]); | |
f02831be EG |
1691 | goto out_err; |
1692 | } | |
38c0f334 | 1693 | iwl_pcie_txq_build_tfd(trans, txq, tb2_phys, tb2_len, 0); |
f02831be | 1694 | } |
a0eaad71 | 1695 | |
f02831be EG |
1696 | /* Set up entry for this TFD in Tx byte-count array */ |
1697 | iwl_pcie_txq_update_byte_cnt_tbl(trans, txq, le16_to_cpu(tx_cmd->len)); | |
a0eaad71 | 1698 | |
f02831be EG |
1699 | trace_iwlwifi_dev_tx(trans->dev, skb, |
1700 | &txq->tfds[txq->q.write_ptr], | |
1701 | sizeof(struct iwl_tfd), | |
38c0f334 JB |
1702 | &dev_cmd->hdr, IWL_HCMD_SCRATCHBUF_SIZE + tb1_len, |
1703 | skb->data + hdr_len, tb2_len); | |
f02831be | 1704 | trace_iwlwifi_dev_tx_data(trans->dev, skb, |
38c0f334 JB |
1705 | skb->data + hdr_len, tb2_len); |
1706 | ||
1707 | if (!ieee80211_has_morefrags(fc)) { | |
1708 | txq->need_update = 1; | |
1709 | } else { | |
1710 | wait_write_ptr = 1; | |
1711 | txq->need_update = 0; | |
1712 | } | |
7c5ba4a8 | 1713 | |
f02831be EG |
1714 | /* start timer if queue currently empty */ |
1715 | if (txq->need_update && q->read_ptr == q->write_ptr && | |
1716 | trans_pcie->wd_timeout) | |
1717 | mod_timer(&txq->stuck_timer, jiffies + trans_pcie->wd_timeout); | |
1718 | ||
1719 | /* Tell device the write index *just past* this latest filled TFD */ | |
1720 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
1721 | iwl_pcie_txq_inc_wr_ptr(trans, txq); | |
1722 | ||
1723 | /* | |
1724 | * At this point the frame is "transmitted" successfully | |
1725 | * and we will get a TX status notification eventually, | |
1726 | * regardless of the value of ret. "ret" only indicates | |
1727 | * whether or not we should update the write pointer. | |
1728 | */ | |
1729 | if (iwl_queue_space(q) < q->high_mark) { | |
1730 | if (wait_write_ptr) { | |
1731 | txq->need_update = 1; | |
1732 | iwl_pcie_txq_inc_wr_ptr(trans, txq); | |
1733 | } else { | |
1734 | iwl_stop_queue(trans, txq); | |
1735 | } | |
1736 | } | |
1737 | spin_unlock(&txq->lock); | |
1738 | return 0; | |
1739 | out_err: | |
1740 | spin_unlock(&txq->lock); | |
1741 | return -1; | |
a0eaad71 | 1742 | } |