mwifiex: fix ext_capab IE structure definition
[deliverable/linux.git] / drivers / net / wireless / mwifiex / 11n.c
CommitLineData
5e6e3a92
BZ
1/*
2 * Marvell Wireless LAN device driver: 802.11n
3 *
4 * Copyright (C) 2011, Marvell International Ltd.
5 *
6 * This software file (the "File") is distributed by Marvell International
7 * Ltd. under the terms of the GNU General Public License Version 2, June 1991
8 * (the "License"). You may use, redistribute and/or modify this File in
9 * accordance with the terms and conditions of the License, a copy of which
10 * is available by writing to the Free Software Foundation, Inc.,
11 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
12 * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
13 *
14 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
15 * IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE
16 * ARE EXPRESSLY DISCLAIMED. The License provides additional details about
17 * this warranty disclaimer.
18 */
19
20#include "decl.h"
21#include "ioctl.h"
22#include "util.h"
23#include "fw.h"
24#include "main.h"
25#include "wmm.h"
26#include "11n.h"
27
28/*
29 * Fills HT capability information field, AMPDU Parameters field, HT extended
30 * capability field, and supported MCS set fields.
31 *
a46b7b5c
AK
32 * HT capability information field, AMPDU Parameters field, supported MCS set
33 * fields are retrieved from cfg80211 stack
5e6e3a92 34 *
a46b7b5c 35 * RD responder bit to set to clear in the extended capability header.
5e6e3a92
BZ
36 */
37void
a46b7b5c 38mwifiex_fill_cap_info(struct mwifiex_private *priv, u8 radio_type,
5e6e3a92
BZ
39 struct mwifiex_ie_types_htcap *ht_cap)
40{
5e6e3a92 41 uint16_t ht_ext_cap = le16_to_cpu(ht_cap->ht_cap.extended_ht_cap_info);
a46b7b5c
AK
42 struct ieee80211_supported_band *sband =
43 priv->wdev->wiphy->bands[radio_type];
5e6e3a92 44
a46b7b5c
AK
45 ht_cap->ht_cap.ampdu_params_info =
46 (sband->ht_cap.ampdu_factor &
84266841 47 IEEE80211_HT_AMPDU_PARM_FACTOR) |
a46b7b5c
AK
48 ((sband->ht_cap.ampdu_density <<
49 IEEE80211_HT_AMPDU_PARM_DENSITY_SHIFT) &
50 IEEE80211_HT_AMPDU_PARM_DENSITY);
5e6e3a92 51
a46b7b5c 52 memcpy((u8 *) &ht_cap->ht_cap.mcs, &sband->ht_cap.mcs,
84266841 53 sizeof(sband->ht_cap.mcs));
5e6e3a92 54
eecd8250 55 if (priv->bss_mode == NL80211_IFTYPE_STATION ||
d35f1035
AK
56 (sband->ht_cap.cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40 &&
57 (priv->adapter->sec_chan_offset !=
58 IEEE80211_HT_PARAM_CHA_SEC_NONE)))
5e6e3a92
BZ
59 /* Set MCS32 for infra mode or ad-hoc mode with 40MHz support */
60 SETHT_MCS32(ht_cap->ht_cap.mcs.rx_mask);
61
62 /* Clear RD responder bit */
a3731658 63 ht_ext_cap &= ~IEEE80211_HT_EXT_CAP_RD_RESPONDER;
5e6e3a92 64
a46b7b5c 65 ht_cap->ht_cap.cap_info = cpu_to_le16(sband->ht_cap.cap);
5e6e3a92
BZ
66 ht_cap->ht_cap.extended_ht_cap_info = cpu_to_le16(ht_ext_cap);
67}
68
5e6e3a92
BZ
69/*
70 * This function returns the pointer to an entry in BA Stream
71 * table which matches the requested BA status.
72 */
73static struct mwifiex_tx_ba_stream_tbl *
3e822635
YAP
74mwifiex_get_ba_status(struct mwifiex_private *priv,
75 enum mwifiex_ba_status ba_status)
5e6e3a92
BZ
76{
77 struct mwifiex_tx_ba_stream_tbl *tx_ba_tsr_tbl;
78 unsigned long flags;
79
80 spin_lock_irqsave(&priv->tx_ba_stream_tbl_lock, flags);
81 list_for_each_entry(tx_ba_tsr_tbl, &priv->tx_ba_stream_tbl_ptr, list) {
82 if (tx_ba_tsr_tbl->ba_status == ba_status) {
83 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock,
84 flags);
85 return tx_ba_tsr_tbl;
86 }
87 }
88 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock, flags);
89 return NULL;
90}
91
92/*
93 * This function handles the command response of delete a block
94 * ack request.
95 *
96 * The function checks the response success status and takes action
97 * accordingly (send an add BA request in case of success, or recreate
98 * the deleted stream in case of failure, if the add BA was also
99 * initiated by us).
100 */
101int mwifiex_ret_11n_delba(struct mwifiex_private *priv,
102 struct host_cmd_ds_command *resp)
103{
104 int tid;
105 struct mwifiex_tx_ba_stream_tbl *tx_ba_tbl;
2c208890 106 struct host_cmd_ds_11n_delba *del_ba = &resp->params.del_ba;
5e6e3a92
BZ
107 uint16_t del_ba_param_set = le16_to_cpu(del_ba->del_ba_param_set);
108
109 tid = del_ba_param_set >> DELBA_TID_POS;
110 if (del_ba->del_result == BA_RESULT_SUCCESS) {
3e822635
YAP
111 mwifiex_del_ba_tbl(priv, tid, del_ba->peer_mac_addr,
112 TYPE_DELBA_SENT,
113 INITIATOR_BIT(del_ba_param_set));
5e6e3a92 114
3e822635 115 tx_ba_tbl = mwifiex_get_ba_status(priv, BA_SETUP_INPROGRESS);
5e6e3a92
BZ
116 if (tx_ba_tbl)
117 mwifiex_send_addba(priv, tx_ba_tbl->tid,
118 tx_ba_tbl->ra);
119 } else { /*
120 * In case of failure, recreate the deleted stream in case
121 * we initiated the ADDBA
122 */
3e822635
YAP
123 if (!INITIATOR_BIT(del_ba_param_set))
124 return 0;
125
126 mwifiex_create_ba_tbl(priv, del_ba->peer_mac_addr, tid,
127 BA_SETUP_INPROGRESS);
128
129 tx_ba_tbl = mwifiex_get_ba_status(priv, BA_SETUP_INPROGRESS);
130
131 if (tx_ba_tbl)
132 mwifiex_del_ba_tbl(priv, tx_ba_tbl->tid, tx_ba_tbl->ra,
133 TYPE_DELBA_SENT, true);
5e6e3a92
BZ
134 }
135
136 return 0;
137}
138
139/*
140 * This function handles the command response of add a block
141 * ack request.
142 *
143 * Handling includes changing the header fields to CPU formats, checking
144 * the response success status and taking actions accordingly (delete the
145 * BA stream table in case of failure).
146 */
147int mwifiex_ret_11n_addba_req(struct mwifiex_private *priv,
148 struct host_cmd_ds_command *resp)
149{
150 int tid;
2c208890 151 struct host_cmd_ds_11n_addba_rsp *add_ba_rsp = &resp->params.add_ba_rsp;
5e6e3a92
BZ
152 struct mwifiex_tx_ba_stream_tbl *tx_ba_tbl;
153
154 add_ba_rsp->ssn = cpu_to_le16((le16_to_cpu(add_ba_rsp->ssn))
155 & SSN_MASK);
156
157 tid = (le16_to_cpu(add_ba_rsp->block_ack_param_set)
158 & IEEE80211_ADDBA_PARAM_TID_MASK)
159 >> BLOCKACKPARAM_TID_POS;
160 if (le16_to_cpu(add_ba_rsp->status_code) == BA_RESULT_SUCCESS) {
3e822635 161 tx_ba_tbl = mwifiex_get_ba_tbl(priv, tid,
5e6e3a92
BZ
162 add_ba_rsp->peer_mac_addr);
163 if (tx_ba_tbl) {
164 dev_dbg(priv->adapter->dev, "info: BA stream complete\n");
3e822635 165 tx_ba_tbl->ba_status = BA_SETUP_COMPLETE;
5e6e3a92
BZ
166 } else {
167 dev_err(priv->adapter->dev, "BA stream not created\n");
168 }
169 } else {
3e822635
YAP
170 mwifiex_del_ba_tbl(priv, tid, add_ba_rsp->peer_mac_addr,
171 TYPE_DELBA_SENT, true);
5e6e3a92
BZ
172 if (add_ba_rsp->add_rsp_result != BA_RESULT_TIMEOUT)
173 priv->aggr_prio_tbl[tid].ampdu_ap =
174 BA_STREAM_NOT_ALLOWED;
175 }
176
177 return 0;
178}
179
5e6e3a92
BZ
180/*
181 * This function prepares command of reconfigure Tx buffer.
182 *
183 * Preparation includes -
184 * - Setting command ID, action and proper size
185 * - Setting Tx buffer size (for SET only)
186 * - Ensuring correct endian-ness
187 */
188int mwifiex_cmd_recfg_tx_buf(struct mwifiex_private *priv,
189 struct host_cmd_ds_command *cmd, int cmd_action,
a5ffddb7 190 u16 *buf_size)
5e6e3a92
BZ
191{
192 struct host_cmd_ds_txbuf_cfg *tx_buf = &cmd->params.tx_buf;
193 u16 action = (u16) cmd_action;
5e6e3a92
BZ
194
195 cmd->command = cpu_to_le16(HostCmd_CMD_RECONFIGURE_TX_BUFF);
196 cmd->size =
197 cpu_to_le16(sizeof(struct host_cmd_ds_txbuf_cfg) + S_DS_GEN);
198 tx_buf->action = cpu_to_le16(action);
199 switch (action) {
200 case HostCmd_ACT_GEN_SET:
a5ffddb7
AK
201 dev_dbg(priv->adapter->dev, "cmd: set tx_buf=%d\n", *buf_size);
202 tx_buf->buff_size = cpu_to_le16(*buf_size);
5e6e3a92
BZ
203 break;
204 case HostCmd_ACT_GEN_GET:
205 default:
206 tx_buf->buff_size = 0;
207 break;
208 }
209 return 0;
210}
211
212/*
213 * This function prepares command of AMSDU aggregation control.
214 *
215 * Preparation includes -
216 * - Setting command ID, action and proper size
217 * - Setting AMSDU control parameters (for SET only)
218 * - Ensuring correct endian-ness
219 */
572e8f3e 220int mwifiex_cmd_amsdu_aggr_ctrl(struct host_cmd_ds_command *cmd,
a5ffddb7
AK
221 int cmd_action,
222 struct mwifiex_ds_11n_amsdu_aggr_ctrl *aa_ctrl)
5e6e3a92
BZ
223{
224 struct host_cmd_ds_amsdu_aggr_ctrl *amsdu_ctrl =
225 &cmd->params.amsdu_aggr_ctrl;
226 u16 action = (u16) cmd_action;
5e6e3a92
BZ
227
228 cmd->command = cpu_to_le16(HostCmd_CMD_AMSDU_AGGR_CTRL);
229 cmd->size = cpu_to_le16(sizeof(struct host_cmd_ds_amsdu_aggr_ctrl)
230 + S_DS_GEN);
231 amsdu_ctrl->action = cpu_to_le16(action);
232 switch (action) {
233 case HostCmd_ACT_GEN_SET:
234 amsdu_ctrl->enable = cpu_to_le16(aa_ctrl->enable);
235 amsdu_ctrl->curr_buf_size = 0;
236 break;
237 case HostCmd_ACT_GEN_GET:
238 default:
239 amsdu_ctrl->curr_buf_size = 0;
240 break;
241 }
242 return 0;
243}
244
5e6e3a92
BZ
245/*
246 * This function prepares 11n configuration command.
247 *
248 * Preparation includes -
249 * - Setting command ID, action and proper size
250 * - Setting HT Tx capability and HT Tx information fields
251 * - Ensuring correct endian-ness
252 */
a5f39056
YAP
253int mwifiex_cmd_11n_cfg(struct mwifiex_private *priv,
254 struct host_cmd_ds_command *cmd, u16 cmd_action,
a5ffddb7 255 struct mwifiex_ds_11n_tx_cfg *txcfg)
5e6e3a92
BZ
256{
257 struct host_cmd_ds_11n_cfg *htcfg = &cmd->params.htcfg;
5e6e3a92
BZ
258
259 cmd->command = cpu_to_le16(HostCmd_CMD_11N_CFG);
260 cmd->size = cpu_to_le16(sizeof(struct host_cmd_ds_11n_cfg) + S_DS_GEN);
261 htcfg->action = cpu_to_le16(cmd_action);
262 htcfg->ht_tx_cap = cpu_to_le16(txcfg->tx_htcap);
263 htcfg->ht_tx_info = cpu_to_le16(txcfg->tx_htinfo);
a5f39056
YAP
264
265 if (priv->adapter->is_hw_11ac_capable)
266 htcfg->misc_config = cpu_to_le16(txcfg->misc_config);
267
5e6e3a92
BZ
268 return 0;
269}
270
271/*
272 * This function appends an 11n TLV to a buffer.
273 *
274 * Buffer allocation is responsibility of the calling
275 * function. No size validation is made here.
276 *
277 * The function fills up the following sections, if applicable -
278 * - HT capability IE
279 * - HT information IE (with channel list)
280 * - 20/40 BSS Coexistence IE
281 * - HT Extended Capabilities IE
282 */
283int
284mwifiex_cmd_append_11n_tlv(struct mwifiex_private *priv,
285 struct mwifiex_bssdescriptor *bss_desc,
286 u8 **buffer)
287{
288 struct mwifiex_ie_types_htcap *ht_cap;
289 struct mwifiex_ie_types_htinfo *ht_info;
290 struct mwifiex_ie_types_chan_list_param_set *chan_list;
291 struct mwifiex_ie_types_2040bssco *bss_co_2040;
292 struct mwifiex_ie_types_extcap *ext_cap;
293 int ret_len = 0;
a46b7b5c 294 struct ieee80211_supported_band *sband;
68f95b09 295 struct ieee_types_header *hdr;
a46b7b5c 296 u8 radio_type;
5e6e3a92
BZ
297
298 if (!buffer || !*buffer)
299 return ret_len;
300
a46b7b5c
AK
301 radio_type = mwifiex_band_to_radio_type((u8) bss_desc->bss_band);
302 sband = priv->wdev->wiphy->bands[radio_type];
303
5e6e3a92
BZ
304 if (bss_desc->bcn_ht_cap) {
305 ht_cap = (struct mwifiex_ie_types_htcap *) *buffer;
306 memset(ht_cap, 0, sizeof(struct mwifiex_ie_types_htcap));
307 ht_cap->header.type = cpu_to_le16(WLAN_EID_HT_CAPABILITY);
308 ht_cap->header.len =
309 cpu_to_le16(sizeof(struct ieee80211_ht_cap));
310 memcpy((u8 *) ht_cap + sizeof(struct mwifiex_ie_types_header),
311 (u8 *) bss_desc->bcn_ht_cap +
312 sizeof(struct ieee_types_header),
313 le16_to_cpu(ht_cap->header.len));
314
a46b7b5c 315 mwifiex_fill_cap_info(priv, radio_type, ht_cap);
5e6e3a92
BZ
316
317 *buffer += sizeof(struct mwifiex_ie_types_htcap);
318 ret_len += sizeof(struct mwifiex_ie_types_htcap);
319 }
320
074d46d1 321 if (bss_desc->bcn_ht_oper) {
eecd8250 322 if (priv->bss_mode == NL80211_IFTYPE_ADHOC) {
5e6e3a92
BZ
323 ht_info = (struct mwifiex_ie_types_htinfo *) *buffer;
324 memset(ht_info, 0,
325 sizeof(struct mwifiex_ie_types_htinfo));
326 ht_info->header.type =
074d46d1 327 cpu_to_le16(WLAN_EID_HT_OPERATION);
5e6e3a92 328 ht_info->header.len =
074d46d1
JB
329 cpu_to_le16(
330 sizeof(struct ieee80211_ht_operation));
5e6e3a92
BZ
331
332 memcpy((u8 *) ht_info +
333 sizeof(struct mwifiex_ie_types_header),
074d46d1 334 (u8 *) bss_desc->bcn_ht_oper +
5e6e3a92
BZ
335 sizeof(struct ieee_types_header),
336 le16_to_cpu(ht_info->header.len));
337
a46b7b5c
AK
338 if (!(sband->ht_cap.cap &
339 IEEE80211_HT_CAP_SUP_WIDTH_20_40))
074d46d1 340 ht_info->ht_oper.ht_param &=
6d2bd916
MY
341 ~(IEEE80211_HT_PARAM_CHAN_WIDTH_ANY |
342 IEEE80211_HT_PARAM_CHA_SEC_OFFSET);
5e6e3a92
BZ
343
344 *buffer += sizeof(struct mwifiex_ie_types_htinfo);
345 ret_len += sizeof(struct mwifiex_ie_types_htinfo);
346 }
347
348 chan_list =
349 (struct mwifiex_ie_types_chan_list_param_set *) *buffer;
350 memset(chan_list, 0,
351 sizeof(struct mwifiex_ie_types_chan_list_param_set));
352 chan_list->header.type = cpu_to_le16(TLV_TYPE_CHANLIST);
353 chan_list->header.len = cpu_to_le16(
354 sizeof(struct mwifiex_ie_types_chan_list_param_set) -
355 sizeof(struct mwifiex_ie_types_header));
356 chan_list->chan_scan_param[0].chan_number =
074d46d1 357 bss_desc->bcn_ht_oper->primary_chan;
5e6e3a92
BZ
358 chan_list->chan_scan_param[0].radio_type =
359 mwifiex_band_to_radio_type((u8) bss_desc->bss_band);
360
84266841 361 if (sband->ht_cap.cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40 &&
074d46d1 362 bss_desc->bcn_ht_oper->ht_param &
84266841 363 IEEE80211_HT_PARAM_CHAN_WIDTH_ANY)
5e6e3a92
BZ
364 SET_SECONDARYCHAN(chan_list->chan_scan_param[0].
365 radio_type,
074d46d1 366 (bss_desc->bcn_ht_oper->ht_param &
6d2bd916 367 IEEE80211_HT_PARAM_CHA_SEC_OFFSET));
5e6e3a92
BZ
368
369 *buffer += sizeof(struct mwifiex_ie_types_chan_list_param_set);
370 ret_len += sizeof(struct mwifiex_ie_types_chan_list_param_set);
371 }
372
373 if (bss_desc->bcn_bss_co_2040) {
374 bss_co_2040 = (struct mwifiex_ie_types_2040bssco *) *buffer;
375 memset(bss_co_2040, 0,
376 sizeof(struct mwifiex_ie_types_2040bssco));
377 bss_co_2040->header.type = cpu_to_le16(WLAN_EID_BSS_COEX_2040);
378 bss_co_2040->header.len =
379 cpu_to_le16(sizeof(bss_co_2040->bss_co_2040));
380
381 memcpy((u8 *) bss_co_2040 +
382 sizeof(struct mwifiex_ie_types_header),
2c208890 383 bss_desc->bcn_bss_co_2040 +
5e6e3a92
BZ
384 sizeof(struct ieee_types_header),
385 le16_to_cpu(bss_co_2040->header.len));
386
387 *buffer += sizeof(struct mwifiex_ie_types_2040bssco);
388 ret_len += sizeof(struct mwifiex_ie_types_2040bssco);
389 }
390
391 if (bss_desc->bcn_ext_cap) {
68f95b09 392 hdr = (void *)bss_desc->bcn_ext_cap;
5e6e3a92
BZ
393 ext_cap = (struct mwifiex_ie_types_extcap *) *buffer;
394 memset(ext_cap, 0, sizeof(struct mwifiex_ie_types_extcap));
395 ext_cap->header.type = cpu_to_le16(WLAN_EID_EXT_CAPABILITY);
68f95b09 396 ext_cap->header.len = cpu_to_le16(hdr->len);
5e6e3a92 397
68f95b09 398 memcpy((u8 *)ext_cap->ext_capab,
2c208890 399 bss_desc->bcn_ext_cap + sizeof(struct ieee_types_header),
5e6e3a92
BZ
400 le16_to_cpu(ext_cap->header.len));
401
68f95b09
AP
402 *buffer += sizeof(struct mwifiex_ie_types_extcap) + hdr->len;
403 ret_len += sizeof(struct mwifiex_ie_types_extcap) + hdr->len;
5e6e3a92
BZ
404 }
405
406 return ret_len;
407}
408
5e6e3a92
BZ
409/*
410 * This function checks if the given pointer is valid entry of
411 * Tx BA Stream table.
412 */
413static int mwifiex_is_tx_ba_stream_ptr_valid(struct mwifiex_private *priv,
414 struct mwifiex_tx_ba_stream_tbl *tx_tbl_ptr)
415{
416 struct mwifiex_tx_ba_stream_tbl *tx_ba_tsr_tbl;
417
418 list_for_each_entry(tx_ba_tsr_tbl, &priv->tx_ba_stream_tbl_ptr, list) {
419 if (tx_ba_tsr_tbl == tx_tbl_ptr)
420 return true;
421 }
422
423 return false;
424}
425
426/*
427 * This function deletes the given entry in Tx BA Stream table.
428 *
429 * The function also performs a validity check on the supplied
430 * pointer before trying to delete.
431 */
432void mwifiex_11n_delete_tx_ba_stream_tbl_entry(struct mwifiex_private *priv,
433 struct mwifiex_tx_ba_stream_tbl *tx_ba_tsr_tbl)
434{
435 if (!tx_ba_tsr_tbl &&
84266841 436 mwifiex_is_tx_ba_stream_ptr_valid(priv, tx_ba_tsr_tbl))
5e6e3a92
BZ
437 return;
438
439 dev_dbg(priv->adapter->dev, "info: tx_ba_tsr_tbl %p\n", tx_ba_tsr_tbl);
440
441 list_del(&tx_ba_tsr_tbl->list);
442
443 kfree(tx_ba_tsr_tbl);
5e6e3a92
BZ
444}
445
446/*
447 * This function deletes all the entries in Tx BA Stream table.
448 */
449void mwifiex_11n_delete_all_tx_ba_stream_tbl(struct mwifiex_private *priv)
450{
451 int i;
452 struct mwifiex_tx_ba_stream_tbl *del_tbl_ptr, *tmp_node;
453 unsigned long flags;
454
455 spin_lock_irqsave(&priv->tx_ba_stream_tbl_lock, flags);
456 list_for_each_entry_safe(del_tbl_ptr, tmp_node,
457 &priv->tx_ba_stream_tbl_ptr, list)
458 mwifiex_11n_delete_tx_ba_stream_tbl_entry(priv, del_tbl_ptr);
459 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock, flags);
460
461 INIT_LIST_HEAD(&priv->tx_ba_stream_tbl_ptr);
462
463 for (i = 0; i < MAX_NUM_TID; ++i)
464 priv->aggr_prio_tbl[i].ampdu_ap =
465 priv->aggr_prio_tbl[i].ampdu_user;
466}
467
468/*
469 * This function returns the pointer to an entry in BA Stream
470 * table which matches the given RA/TID pair.
471 */
472struct mwifiex_tx_ba_stream_tbl *
3e822635 473mwifiex_get_ba_tbl(struct mwifiex_private *priv, int tid, u8 *ra)
5e6e3a92
BZ
474{
475 struct mwifiex_tx_ba_stream_tbl *tx_ba_tsr_tbl;
476 unsigned long flags;
477
478 spin_lock_irqsave(&priv->tx_ba_stream_tbl_lock, flags);
479 list_for_each_entry(tx_ba_tsr_tbl, &priv->tx_ba_stream_tbl_ptr, list) {
84266841
YAP
480 if (!memcmp(tx_ba_tsr_tbl->ra, ra, ETH_ALEN) &&
481 tx_ba_tsr_tbl->tid == tid) {
5e6e3a92
BZ
482 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock,
483 flags);
484 return tx_ba_tsr_tbl;
485 }
486 }
487 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock, flags);
488 return NULL;
489}
490
491/*
492 * This function creates an entry in Tx BA stream table for the
493 * given RA/TID pair.
494 */
3e822635
YAP
495void mwifiex_create_ba_tbl(struct mwifiex_private *priv, u8 *ra, int tid,
496 enum mwifiex_ba_status ba_status)
5e6e3a92
BZ
497{
498 struct mwifiex_tx_ba_stream_tbl *new_node;
499 unsigned long flags;
500
3e822635 501 if (!mwifiex_get_ba_tbl(priv, tid, ra)) {
5e6e3a92
BZ
502 new_node = kzalloc(sizeof(struct mwifiex_tx_ba_stream_tbl),
503 GFP_ATOMIC);
0d2e7a5c 504 if (!new_node)
5e6e3a92 505 return;
5e6e3a92
BZ
506
507 INIT_LIST_HEAD(&new_node->list);
508
509 new_node->tid = tid;
510 new_node->ba_status = ba_status;
511 memcpy(new_node->ra, ra, ETH_ALEN);
512
513 spin_lock_irqsave(&priv->tx_ba_stream_tbl_lock, flags);
514 list_add_tail(&new_node->list, &priv->tx_ba_stream_tbl_ptr);
515 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock, flags);
516 }
5e6e3a92
BZ
517}
518
519/*
520 * This function sends an add BA request to the given TID/RA pair.
521 */
522int mwifiex_send_addba(struct mwifiex_private *priv, int tid, u8 *peer_mac)
523{
524 struct host_cmd_ds_11n_addba_req add_ba_req;
525 static u8 dialog_tok;
526 int ret;
527
528 dev_dbg(priv->adapter->dev, "cmd: %s: tid %d\n", __func__, tid);
529
530 add_ba_req.block_ack_param_set = cpu_to_le16(
531 (u16) ((tid << BLOCKACKPARAM_TID_POS) |
532 (priv->add_ba_param.
533 tx_win_size << BLOCKACKPARAM_WINSIZE_POS) |
534 IMMEDIATE_BLOCK_ACK));
535 add_ba_req.block_ack_tmo = cpu_to_le16((u16)priv->add_ba_param.timeout);
536
537 ++dialog_tok;
538
539 if (dialog_tok == 0)
540 dialog_tok = 1;
541
542 add_ba_req.dialog_token = dialog_tok;
543 memcpy(&add_ba_req.peer_mac_addr, peer_mac, ETH_ALEN);
544
545 /* We don't wait for the response of this command */
600f5d90
AK
546 ret = mwifiex_send_cmd_async(priv, HostCmd_CMD_11N_ADDBA_REQ,
547 0, 0, &add_ba_req);
5e6e3a92
BZ
548
549 return ret;
550}
551
552/*
553 * This function sends a delete BA request to the given TID/RA pair.
554 */
555int mwifiex_send_delba(struct mwifiex_private *priv, int tid, u8 *peer_mac,
556 int initiator)
557{
558 struct host_cmd_ds_11n_delba delba;
559 int ret;
560 uint16_t del_ba_param_set;
561
562 memset(&delba, 0, sizeof(delba));
563 delba.del_ba_param_set = cpu_to_le16(tid << DELBA_TID_POS);
564
565 del_ba_param_set = le16_to_cpu(delba.del_ba_param_set);
566 if (initiator)
567 del_ba_param_set |= IEEE80211_DELBA_PARAM_INITIATOR_MASK;
568 else
569 del_ba_param_set &= ~IEEE80211_DELBA_PARAM_INITIATOR_MASK;
570
571 memcpy(&delba.peer_mac_addr, peer_mac, ETH_ALEN);
572
573 /* We don't wait for the response of this command */
600f5d90
AK
574 ret = mwifiex_send_cmd_async(priv, HostCmd_CMD_11N_DELBA,
575 HostCmd_ACT_GEN_SET, 0, &delba);
5e6e3a92
BZ
576
577 return ret;
578}
579
580/*
581 * This function handles the command response of a delete BA request.
582 */
583void mwifiex_11n_delete_ba_stream(struct mwifiex_private *priv, u8 *del_ba)
584{
585 struct host_cmd_ds_11n_delba *cmd_del_ba =
586 (struct host_cmd_ds_11n_delba *) del_ba;
587 uint16_t del_ba_param_set = le16_to_cpu(cmd_del_ba->del_ba_param_set);
588 int tid;
589
590 tid = del_ba_param_set >> DELBA_TID_POS;
591
3e822635
YAP
592 mwifiex_del_ba_tbl(priv, tid, cmd_del_ba->peer_mac_addr,
593 TYPE_DELBA_RECEIVE, INITIATOR_BIT(del_ba_param_set));
5e6e3a92
BZ
594}
595
596/*
597 * This function retrieves the Rx reordering table.
598 */
599int mwifiex_get_rx_reorder_tbl(struct mwifiex_private *priv,
600 struct mwifiex_ds_rx_reorder_tbl *buf)
601{
602 int i;
603 struct mwifiex_ds_rx_reorder_tbl *rx_reo_tbl = buf;
604 struct mwifiex_rx_reorder_tbl *rx_reorder_tbl_ptr;
605 int count = 0;
606 unsigned long flags;
607
608 spin_lock_irqsave(&priv->rx_reorder_tbl_lock, flags);
609 list_for_each_entry(rx_reorder_tbl_ptr, &priv->rx_reorder_tbl_ptr,
610 list) {
611 rx_reo_tbl->tid = (u16) rx_reorder_tbl_ptr->tid;
612 memcpy(rx_reo_tbl->ta, rx_reorder_tbl_ptr->ta, ETH_ALEN);
613 rx_reo_tbl->start_win = rx_reorder_tbl_ptr->start_win;
614 rx_reo_tbl->win_size = rx_reorder_tbl_ptr->win_size;
615 for (i = 0; i < rx_reorder_tbl_ptr->win_size; ++i) {
616 if (rx_reorder_tbl_ptr->rx_reorder_ptr[i])
617 rx_reo_tbl->buffer[i] = true;
618 else
619 rx_reo_tbl->buffer[i] = false;
620 }
621 rx_reo_tbl++;
622 count++;
623
624 if (count >= MWIFIEX_MAX_RX_BASTREAM_SUPPORTED)
625 break;
626 }
627 spin_unlock_irqrestore(&priv->rx_reorder_tbl_lock, flags);
628
629 return count;
630}
631
632/*
633 * This function retrieves the Tx BA stream table.
634 */
635int mwifiex_get_tx_ba_stream_tbl(struct mwifiex_private *priv,
636 struct mwifiex_ds_tx_ba_stream_tbl *buf)
637{
638 struct mwifiex_tx_ba_stream_tbl *tx_ba_tsr_tbl;
639 struct mwifiex_ds_tx_ba_stream_tbl *rx_reo_tbl = buf;
640 int count = 0;
641 unsigned long flags;
642
643 spin_lock_irqsave(&priv->tx_ba_stream_tbl_lock, flags);
644 list_for_each_entry(tx_ba_tsr_tbl, &priv->tx_ba_stream_tbl_ptr, list) {
645 rx_reo_tbl->tid = (u16) tx_ba_tsr_tbl->tid;
646 dev_dbg(priv->adapter->dev, "data: %s tid=%d\n",
84266841 647 __func__, rx_reo_tbl->tid);
5e6e3a92
BZ
648 memcpy(rx_reo_tbl->ra, tx_ba_tsr_tbl->ra, ETH_ALEN);
649 rx_reo_tbl++;
650 count++;
651 if (count >= MWIFIEX_MAX_TX_BASTREAM_SUPPORTED)
652 break;
653 }
654 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock, flags);
655
656 return count;
657}
3e238a11
AP
658
659/*
660 * This function retrieves the entry for specific tx BA stream table by RA and
661 * deletes it.
662 */
663void mwifiex_del_tx_ba_stream_tbl_by_ra(struct mwifiex_private *priv, u8 *ra)
664{
665 struct mwifiex_tx_ba_stream_tbl *tbl, *tmp;
666 unsigned long flags;
667
668 if (!ra)
669 return;
670
671 spin_lock_irqsave(&priv->tx_ba_stream_tbl_lock, flags);
672 list_for_each_entry_safe(tbl, tmp, &priv->tx_ba_stream_tbl_ptr, list) {
673 if (!memcmp(tbl->ra, ra, ETH_ALEN)) {
674 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock,
675 flags);
676 mwifiex_11n_delete_tx_ba_stream_tbl_entry(priv, tbl);
677 spin_lock_irqsave(&priv->tx_ba_stream_tbl_lock, flags);
678 }
679 }
680 spin_unlock_irqrestore(&priv->tx_ba_stream_tbl_lock, flags);
681
682 return;
683}
04abc0a3
AP
684
685/* This function initializes the BlockACK setup information for given
686 * mwifiex_private structure.
687 */
688void mwifiex_set_ba_params(struct mwifiex_private *priv)
689{
690 priv->add_ba_param.timeout = MWIFIEX_DEFAULT_BLOCK_ACK_TIMEOUT;
691
692 if (GET_BSS_ROLE(priv) == MWIFIEX_BSS_ROLE_UAP) {
693 priv->add_ba_param.tx_win_size =
694 MWIFIEX_UAP_AMPDU_DEF_TXWINSIZE;
695 priv->add_ba_param.rx_win_size =
696 MWIFIEX_UAP_AMPDU_DEF_RXWINSIZE;
697 } else {
698 priv->add_ba_param.tx_win_size =
699 MWIFIEX_STA_AMPDU_DEF_TXWINSIZE;
700 priv->add_ba_param.rx_win_size =
701 MWIFIEX_STA_AMPDU_DEF_RXWINSIZE;
702 }
703
704 return;
705}
This page took 0.253128 seconds and 5 git commands to generate.