mwifiex: add AP event handling framework
[deliverable/linux.git] / drivers / net / wireless / mwifiex / ioctl.h
CommitLineData
5e6e3a92
BZ
1/*
2 * Marvell Wireless LAN device driver: ioctl data structures & APIs
3 *
4 * Copyright (C) 2011, Marvell International Ltd.
5 *
6 * This software file (the "File") is distributed by Marvell International
7 * Ltd. under the terms of the GNU General Public License Version 2, June 1991
8 * (the "License"). You may use, redistribute and/or modify this File in
9 * accordance with the terms and conditions of the License, a copy of which
10 * is available by writing to the Free Software Foundation, Inc.,
11 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
12 * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
13 *
14 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
15 * IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE
16 * ARE EXPRESSLY DISCLAIMED. The License provides additional details about
17 * this warranty disclaimer.
18 */
19
20#ifndef _MWIFIEX_IOCTL_H_
21#define _MWIFIEX_IOCTL_H_
22
23#include <net/mac80211.h>
24
5e6e3a92
BZ
25enum {
26 MWIFIEX_SCAN_TYPE_UNCHANGED = 0,
27 MWIFIEX_SCAN_TYPE_ACTIVE,
28 MWIFIEX_SCAN_TYPE_PASSIVE
29};
30
5e6e3a92
BZ
31struct mwifiex_user_scan {
32 u32 scan_cfg_len;
33 u8 scan_cfg_buf[1];
34};
35
5e6e3a92
BZ
36#define MWIFIEX_PROMISC_MODE 1
37#define MWIFIEX_MULTICAST_MODE 2
38#define MWIFIEX_ALL_MULTI_MODE 4
39#define MWIFIEX_MAX_MULTICAST_LIST_SIZE 32
40
41struct mwifiex_multicast_list {
42 u32 mode;
43 u32 num_multicast_addr;
44 u8 mac_list[MWIFIEX_MAX_MULTICAST_LIST_SIZE][ETH_ALEN];
45};
46
5e6e3a92
BZ
47struct mwifiex_chan_freq {
48 u32 channel;
49 u32 freq;
50};
51
5e6e3a92 52struct mwifiex_ssid_bssid {
b9be5f39 53 struct cfg80211_ssid ssid;
5e6e3a92
BZ
54 u8 bssid[ETH_ALEN];
55};
56
57enum {
58 BAND_B = 1,
59 BAND_G = 2,
60 BAND_A = 4,
61 BAND_GN = 8,
62 BAND_AN = 16,
63};
64
4db16a18
AP
65#define BAND_CONFIG_MANUAL 0x00
66struct mwifiex_uap_bss_param {
67 u8 channel;
68 u8 band_cfg;
9b930eae
AP
69 u16 rts_threshold;
70 u16 frag_threshold;
71 u8 retry_limit;
12190c5d
AP
72 struct mwifiex_802_11_ssid ssid;
73 u8 bcast_ssid_ctl;
74 u8 radio_ctl;
75 u8 dtim_period;
76 u16 beacon_period;
4db16a18
AP
77};
78
5e6e3a92
BZ
79enum {
80 ADHOC_IDLE,
81 ADHOC_STARTED,
82 ADHOC_JOINED,
83 ADHOC_COALESCED
84};
85
86struct mwifiex_ds_get_stats {
87 u32 mcast_tx_frame;
88 u32 failed;
89 u32 retry;
90 u32 multi_retry;
91 u32 frame_dup;
92 u32 rts_success;
93 u32 rts_failure;
94 u32 ack_failure;
95 u32 rx_frag;
96 u32 mcast_rx_frame;
97 u32 fcs_error;
98 u32 tx_frame;
99 u32 wep_icv_error[4];
100};
101
5e6e3a92
BZ
102#define MWIFIEX_MAX_VER_STR_LEN 128
103
104struct mwifiex_ver_ext {
105 u32 version_str_sel;
106 char version_str[MWIFIEX_MAX_VER_STR_LEN];
107};
108
109struct mwifiex_bss_info {
110 u32 bss_mode;
b9be5f39 111 struct cfg80211_ssid ssid;
5e6e3a92 112 u32 bss_chan;
5e218b7a 113 u8 country_code[3];
5e6e3a92 114 u32 media_connected;
5e6e3a92
BZ
115 u32 max_power_level;
116 u32 min_power_level;
117 u32 adhoc_state;
118 signed int bcn_nf_last;
119 u32 wep_status;
120 u32 is_hs_configured;
121 u32 is_deep_sleep;
122 u8 bssid[ETH_ALEN];
123};
124
125#define MAX_NUM_TID 8
126
127#define MAX_RX_WINSIZE 64
128
129struct mwifiex_ds_rx_reorder_tbl {
130 u16 tid;
131 u8 ta[ETH_ALEN];
132 u32 start_win;
133 u32 win_size;
134 u32 buffer[MAX_RX_WINSIZE];
135};
136
137struct mwifiex_ds_tx_ba_stream_tbl {
138 u16 tid;
139 u8 ra[ETH_ALEN];
140};
141
142#define DBG_CMD_NUM 5
143
144struct mwifiex_debug_info {
145 u32 int_counter;
146 u32 packets_out[MAX_NUM_TID];
147 u32 max_tx_buf_size;
148 u32 tx_buf_size;
149 u32 curr_tx_buf_size;
150 u32 tx_tbl_num;
151 struct mwifiex_ds_tx_ba_stream_tbl
152 tx_tbl[MWIFIEX_MAX_TX_BASTREAM_SUPPORTED];
153 u32 rx_tbl_num;
154 struct mwifiex_ds_rx_reorder_tbl rx_tbl
155 [MWIFIEX_MAX_RX_BASTREAM_SUPPORTED];
156 u16 ps_mode;
157 u32 ps_state;
158 u8 is_deep_sleep;
159 u8 pm_wakeup_card_req;
160 u32 pm_wakeup_fw_try;
161 u8 is_hs_configured;
162 u8 hs_activated;
163 u32 num_cmd_host_to_card_failure;
164 u32 num_cmd_sleep_cfm_host_to_card_failure;
165 u32 num_tx_host_to_card_failure;
166 u32 num_event_deauth;
167 u32 num_event_disassoc;
168 u32 num_event_link_lost;
169 u32 num_cmd_deauth;
170 u32 num_cmd_assoc_success;
171 u32 num_cmd_assoc_failure;
172 u32 num_tx_timeout;
173 u32 num_cmd_timeout;
174 u16 timeout_cmd_id;
175 u16 timeout_cmd_act;
176 u16 last_cmd_id[DBG_CMD_NUM];
177 u16 last_cmd_act[DBG_CMD_NUM];
178 u16 last_cmd_index;
179 u16 last_cmd_resp_id[DBG_CMD_NUM];
180 u16 last_cmd_resp_index;
181 u16 last_event[DBG_CMD_NUM];
182 u16 last_event_index;
183 u8 data_sent;
184 u8 cmd_sent;
185 u8 cmd_resp_received;
186 u8 event_received;
187};
188
5e6e3a92 189#define MWIFIEX_KEY_INDEX_UNICAST 0x40000000
5e6e3a92
BZ
190#define WAPI_RXPN_LEN 16
191
192struct mwifiex_ds_encrypt_key {
193 u32 key_disable;
194 u32 key_index;
195 u32 key_len;
a3731658 196 u8 key_material[WLAN_MAX_KEY_LEN];
5e6e3a92
BZ
197 u8 mac_addr[ETH_ALEN];
198 u32 is_wapi_key;
199 u8 wapi_rxpn[WAPI_RXPN_LEN];
200};
201
202struct mwifiex_rate_cfg {
203 u32 action;
204 u32 is_rate_auto;
205 u32 rate;
206};
207
5e6e3a92
BZ
208struct mwifiex_power_cfg {
209 u32 is_power_auto;
210 u32 power_level;
211};
212
213struct mwifiex_ds_hs_cfg {
214 u32 is_invoke_hostcmd;
215 /* Bit0: non-unicast data
216 * Bit1: unicast data
217 * Bit2: mac events
218 * Bit3: magic packet
219 */
220 u32 conditions;
221 u32 gpio;
222 u32 gap;
223};
224
225#define DEEP_SLEEP_ON 1
a0490936 226#define DEEP_SLEEP_OFF 0
5e6e3a92 227#define DEEP_SLEEP_IDLE_TIME 100
a8c48565 228#define PS_MODE_AUTO 1
5e6e3a92
BZ
229
230struct mwifiex_ds_auto_ds {
231 u16 auto_ds;
232 u16 idle_time;
233};
234
5e6e3a92
BZ
235struct mwifiex_ds_pm_cfg {
236 union {
237 u32 ps_mode;
238 struct mwifiex_ds_hs_cfg hs_cfg;
239 struct mwifiex_ds_auto_ds auto_deep_sleep;
240 u32 sleep_period;
241 } param;
242};
243
5e6e3a92
BZ
244struct mwifiex_ds_11n_tx_cfg {
245 u16 tx_htcap;
246 u16 tx_htinfo;
247};
248
249struct mwifiex_ds_11n_amsdu_aggr_ctrl {
250 u16 enable;
251 u16 curr_buf_size;
252};
253
254#define MWIFIEX_NUM_OF_CMD_BUFFER 20
255#define MWIFIEX_SIZE_OF_CMD_BUFFER 2048
256
257enum {
258 MWIFIEX_IE_TYPE_GEN_IE = 0,
259 MWIFIEX_IE_TYPE_ARP_FILTER,
260};
261
262enum {
263 MWIFIEX_REG_MAC = 1,
264 MWIFIEX_REG_BBP,
265 MWIFIEX_REG_RF,
266 MWIFIEX_REG_PMIC,
267 MWIFIEX_REG_CAU,
268};
269
270struct mwifiex_ds_reg_rw {
271 __le32 type;
272 __le32 offset;
273 __le32 value;
274};
275
276#define MAX_EEPROM_DATA 256
277
278struct mwifiex_ds_read_eeprom {
279 __le16 offset;
280 __le16 byte_count;
281 u8 value[MAX_EEPROM_DATA];
282};
283
67a50035
BZ
284#define IEEE_MAX_IE_SIZE 256
285
5e6e3a92
BZ
286struct mwifiex_ds_misc_gen_ie {
287 u32 type;
288 u32 len;
67a50035 289 u8 ie_data[IEEE_MAX_IE_SIZE];
5e6e3a92
BZ
290};
291
292struct mwifiex_ds_misc_cmd {
293 u32 len;
294 u8 cmd[MWIFIEX_SIZE_OF_CMD_BUFFER];
295};
296
fa444bf8
AK
297#define BITMASK_BCN_RSSI_LOW BIT(0)
298#define BITMASK_BCN_RSSI_HIGH BIT(4)
299
300enum subsc_evt_rssi_state {
301 EVENT_HANDLED,
302 RSSI_LOW_RECVD,
303 RSSI_HIGH_RECVD
304};
305
306struct subsc_evt_cfg {
307 u8 abs_value;
308 u8 evt_freq;
309};
310
311struct mwifiex_ds_misc_subsc_evt {
312 u16 action;
313 u16 events;
314 struct subsc_evt_cfg bcn_l_rssi_cfg;
315 struct subsc_evt_cfg bcn_h_rssi_cfg;
316};
317
5e6e3a92
BZ
318#define MWIFIEX_MAX_VSIE_LEN (256)
319#define MWIFIEX_MAX_VSIE_NUM (8)
13d7ba78 320#define MWIFIEX_VSIE_MASK_CLEAR 0x00
5e6e3a92
BZ
321#define MWIFIEX_VSIE_MASK_SCAN 0x01
322#define MWIFIEX_VSIE_MASK_ASSOC 0x02
323#define MWIFIEX_VSIE_MASK_ADHOC 0x04
324
325enum {
326 MWIFIEX_FUNC_INIT = 1,
327 MWIFIEX_FUNC_SHUTDOWN,
328};
329
330#endif /* !_MWIFIEX_IOCTL_H_ */
This page took 0.155192 seconds and 5 git commands to generate.