projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
rtl8xxxu: Rename rtl8723b_disable_rf() to rtl8xxxu_gen2_disable_rf()
[deliverable/linux.git] / drivers / net / wireless / realtek / rtl8xxxu / rtl8xxxu.c
CommitLineData
26f1fad2
JS		 1/*
2 * RTL8XXXU mac80211 USB driver
3 *
eb188062 4 * Copyright (c) 2014 - 2016 Jes Sorensen <Jes.Sorensen@redhat.com>
26f1fad2
JS		 5 *
6 * Portions, notably calibration code:
7 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
8 *
9 * This driver was written as a replacement for the vendor provided
10 * rtl8723au driver. As the Realtek 8xxx chips are very similar in
11 * their programming interface, I have started adding support for
12 * additional 8xxx chips like the 8192cu, 8188cus, etc.
13 *
14 * This program is free software; you can redistribute it and/or modify it
15 * under the terms of version 2 of the GNU General Public License as
16 * published by the Free Software Foundation.
17 *
18 * This program is distributed in the hope that it will be useful, but WITHOUT
19 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
21 * more details.
22 */
23
24#include <linux/init.h>
25#include <linux/kernel.h>
26#include <linux/sched.h>
27#include <linux/errno.h>
28#include <linux/slab.h>
29#include <linux/module.h>
30#include <linux/spinlock.h>
31#include <linux/list.h>
32#include <linux/usb.h>
33#include <linux/netdevice.h>
34#include <linux/etherdevice.h>
35#include <linux/ethtool.h>
36#include <linux/wireless.h>
37#include <linux/firmware.h>
38#include <linux/moduleparam.h>
39#include <net/mac80211.h>
40#include "rtl8xxxu.h"
41#include "rtl8xxxu_regs.h"
42
43#define DRIVER_NAME "rtl8xxxu"
44
3307d840 45static int rtl8xxxu_debug = RTL8XXXU_DEBUG_EFUSE;
26f1fad2
JS		 46static bool rtl8xxxu_ht40_2g;
47
48MODULE_AUTHOR("Jes Sorensen <Jes.Sorensen@redhat.com>");
49MODULE_DESCRIPTION("RTL8XXXu USB mac80211 Wireless LAN Driver");
50MODULE_LICENSE("GPL");
51MODULE_FIRMWARE("rtlwifi/rtl8723aufw_A.bin");
52MODULE_FIRMWARE("rtlwifi/rtl8723aufw_B.bin");
53MODULE_FIRMWARE("rtlwifi/rtl8723aufw_B_NoBT.bin");
54MODULE_FIRMWARE("rtlwifi/rtl8192cufw_A.bin");
55MODULE_FIRMWARE("rtlwifi/rtl8192cufw_B.bin");
56MODULE_FIRMWARE("rtlwifi/rtl8192cufw_TMSC.bin");
b001e086 57MODULE_FIRMWARE("rtlwifi/rtl8192eu_nic.bin");
35a741fe
JS		 58MODULE_FIRMWARE("rtlwifi/rtl8723bu_nic.bin");
59MODULE_FIRMWARE("rtlwifi/rtl8723bu_bt.bin");
26f1fad2
JS		 60
61module_param_named(debug, rtl8xxxu_debug, int, 0600);
62MODULE_PARM_DESC(debug, "Set debug mask");
63module_param_named(ht40_2g, rtl8xxxu_ht40_2g, bool, 0600);
64MODULE_PARM_DESC(ht40_2g, "Enable HT40 support on the 2.4GHz band");
65
66#define USB_VENDOR_ID_REALTEK 0x0bda
67/* Minimum IEEE80211_MAX_FRAME_LEN */
68#define RTL_RX_BUFFER_SIZE IEEE80211_MAX_FRAME_LEN
69#define RTL8XXXU_RX_URBS 32
70#define RTL8XXXU_RX_URB_PENDING_WATER 8
71#define RTL8XXXU_TX_URBS 64
72#define RTL8XXXU_TX_URB_LOW_WATER 25
73#define RTL8XXXU_TX_URB_HIGH_WATER 32
74
75static int rtl8xxxu_submit_rx_urb(struct rtl8xxxu_priv *priv,
76 struct rtl8xxxu_rx_urb *rx_urb);
77
78static struct ieee80211_rate rtl8xxxu_rates[] = {
79 { .bitrate = 10, .hw_value = DESC_RATE_1M, .flags = 0 },
80 { .bitrate = 20, .hw_value = DESC_RATE_2M, .flags = 0 },
81 { .bitrate = 55, .hw_value = DESC_RATE_5_5M, .flags = 0 },
82 { .bitrate = 110, .hw_value = DESC_RATE_11M, .flags = 0 },
83 { .bitrate = 60, .hw_value = DESC_RATE_6M, .flags = 0 },
84 { .bitrate = 90, .hw_value = DESC_RATE_9M, .flags = 0 },
85 { .bitrate = 120, .hw_value = DESC_RATE_12M, .flags = 0 },
86 { .bitrate = 180, .hw_value = DESC_RATE_18M, .flags = 0 },
87 { .bitrate = 240, .hw_value = DESC_RATE_24M, .flags = 0 },
88 { .bitrate = 360, .hw_value = DESC_RATE_36M, .flags = 0 },
89 { .bitrate = 480, .hw_value = DESC_RATE_48M, .flags = 0 },
90 { .bitrate = 540, .hw_value = DESC_RATE_54M, .flags = 0 },
91};
92
93static struct ieee80211_channel rtl8xxxu_channels_2g[] = {
57fbcce3 94 { .band = NL80211_BAND_2GHZ, .center_freq = 2412,
26f1fad2 95 .hw_value = 1, .max_power = 30 },
57fbcce3 96 { .band = NL80211_BAND_2GHZ, .center_freq = 2417,
26f1fad2 97 .hw_value = 2, .max_power = 30 },
57fbcce3 98 { .band = NL80211_BAND_2GHZ, .center_freq = 2422,
26f1fad2 99 .hw_value = 3, .max_power = 30 },
57fbcce3 100 { .band = NL80211_BAND_2GHZ, .center_freq = 2427,
26f1fad2 101 .hw_value = 4, .max_power = 30 },
57fbcce3 102 { .band = NL80211_BAND_2GHZ, .center_freq = 2432,
26f1fad2 103 .hw_value = 5, .max_power = 30 },
57fbcce3 104 { .band = NL80211_BAND_2GHZ, .center_freq = 2437,
26f1fad2 105 .hw_value = 6, .max_power = 30 },
57fbcce3 106 { .band = NL80211_BAND_2GHZ, .center_freq = 2442,
26f1fad2 107 .hw_value = 7, .max_power = 30 },
57fbcce3 108 { .band = NL80211_BAND_2GHZ, .center_freq = 2447,
26f1fad2 109 .hw_value = 8, .max_power = 30 },
57fbcce3 110 { .band = NL80211_BAND_2GHZ, .center_freq = 2452,
26f1fad2 111 .hw_value = 9, .max_power = 30 },
57fbcce3 112 { .band = NL80211_BAND_2GHZ, .center_freq = 2457,
26f1fad2 113 .hw_value = 10, .max_power = 30 },
57fbcce3 114 { .band = NL80211_BAND_2GHZ, .center_freq = 2462,
26f1fad2 115 .hw_value = 11, .max_power = 30 },
57fbcce3 116 { .band = NL80211_BAND_2GHZ, .center_freq = 2467,
26f1fad2 117 .hw_value = 12, .max_power = 30 },
57fbcce3 118 { .band = NL80211_BAND_2GHZ, .center_freq = 2472,
26f1fad2 119 .hw_value = 13, .max_power = 30 },
57fbcce3 120 { .band = NL80211_BAND_2GHZ, .center_freq = 2484,
26f1fad2
JS		 121 .hw_value = 14, .max_power = 30 }
122};
123
124static struct ieee80211_supported_band rtl8xxxu_supported_band = {
125 .channels = rtl8xxxu_channels_2g,
126 .n_channels = ARRAY_SIZE(rtl8xxxu_channels_2g),
127 .bitrates = rtl8xxxu_rates,
128 .n_bitrates = ARRAY_SIZE(rtl8xxxu_rates),
129};
130
131static struct rtl8xxxu_reg8val rtl8723a_mac_init_table[] = {
132 {0x420, 0x80}, {0x423, 0x00}, {0x430, 0x00}, {0x431, 0x00},
133 {0x432, 0x00}, {0x433, 0x01}, {0x434, 0x04}, {0x435, 0x05},
134 {0x436, 0x06}, {0x437, 0x07}, {0x438, 0x00}, {0x439, 0x00},
135 {0x43a, 0x00}, {0x43b, 0x01}, {0x43c, 0x04}, {0x43d, 0x05},
136 {0x43e, 0x06}, {0x43f, 0x07}, {0x440, 0x5d}, {0x441, 0x01},
137 {0x442, 0x00}, {0x444, 0x15}, {0x445, 0xf0}, {0x446, 0x0f},
138 {0x447, 0x00}, {0x458, 0x41}, {0x459, 0xa8}, {0x45a, 0x72},
139 {0x45b, 0xb9}, {0x460, 0x66}, {0x461, 0x66}, {0x462, 0x08},
140 {0x463, 0x03}, {0x4c8, 0xff}, {0x4c9, 0x08}, {0x4cc, 0xff},
141 {0x4cd, 0xff}, {0x4ce, 0x01}, {0x500, 0x26}, {0x501, 0xa2},
142 {0x502, 0x2f}, {0x503, 0x00}, {0x504, 0x28}, {0x505, 0xa3},
143 {0x506, 0x5e}, {0x507, 0x00}, {0x508, 0x2b}, {0x509, 0xa4},
144 {0x50a, 0x5e}, {0x50b, 0x00}, {0x50c, 0x4f}, {0x50d, 0xa4},
145 {0x50e, 0x00}, {0x50f, 0x00}, {0x512, 0x1c}, {0x514, 0x0a},
146 {0x515, 0x10}, {0x516, 0x0a}, {0x517, 0x10}, {0x51a, 0x16},
147 {0x524, 0x0f}, {0x525, 0x4f}, {0x546, 0x40}, {0x547, 0x00},
148 {0x550, 0x10}, {0x551, 0x10}, {0x559, 0x02}, {0x55a, 0x02},
149 {0x55d, 0xff}, {0x605, 0x30}, {0x608, 0x0e}, {0x609, 0x2a},
150 {0x652, 0x20}, {0x63c, 0x0a}, {0x63d, 0x0a}, {0x63e, 0x0e},
151 {0x63f, 0x0e}, {0x66e, 0x05}, {0x700, 0x21}, {0x701, 0x43},
152 {0x702, 0x65}, {0x703, 0x87}, {0x708, 0x21}, {0x709, 0x43},
153 {0x70a, 0x65}, {0x70b, 0x87}, {0xffff, 0xff},
154};
155
b7dd8ff9
JS		 156static struct rtl8xxxu_reg8val rtl8723b_mac_init_table[] = {
157 {0x02f, 0x30}, {0x035, 0x00}, {0x039, 0x08}, {0x04e, 0xe0},
158 {0x064, 0x00}, {0x067, 0x20}, {0x428, 0x0a}, {0x429, 0x10},
159 {0x430, 0x00}, {0x431, 0x00},
160 {0x432, 0x00}, {0x433, 0x01}, {0x434, 0x04}, {0x435, 0x05},
161 {0x436, 0x07}, {0x437, 0x08}, {0x43c, 0x04}, {0x43d, 0x05},
162 {0x43e, 0x07}, {0x43f, 0x08}, {0x440, 0x5d}, {0x441, 0x01},
163 {0x442, 0x00}, {0x444, 0x10}, {0x445, 0x00}, {0x446, 0x00},
164 {0x447, 0x00}, {0x448, 0x00}, {0x449, 0xf0}, {0x44a, 0x0f},
165 {0x44b, 0x3e}, {0x44c, 0x10}, {0x44d, 0x00}, {0x44e, 0x00},
166 {0x44f, 0x00}, {0x450, 0x00}, {0x451, 0xf0}, {0x452, 0x0f},
167 {0x453, 0x00}, {0x456, 0x5e}, {0x460, 0x66}, {0x461, 0x66},
168 {0x4c8, 0xff}, {0x4c9, 0x08}, {0x4cc, 0xff},
169 {0x4cd, 0xff}, {0x4ce, 0x01}, {0x500, 0x26}, {0x501, 0xa2},
170 {0x502, 0x2f}, {0x503, 0x00}, {0x504, 0x28}, {0x505, 0xa3},
171 {0x506, 0x5e}, {0x507, 0x00}, {0x508, 0x2b}, {0x509, 0xa4},
172 {0x50a, 0x5e}, {0x50b, 0x00}, {0x50c, 0x4f}, {0x50d, 0xa4},
173 {0x50e, 0x00}, {0x50f, 0x00}, {0x512, 0x1c}, {0x514, 0x0a},
174 {0x516, 0x0a}, {0x525, 0x4f},
175 {0x550, 0x10}, {0x551, 0x10}, {0x559, 0x02}, {0x55c, 0x50},
176 {0x55d, 0xff}, {0x605, 0x30}, {0x608, 0x0e}, {0x609, 0x2a},
177 {0x620, 0xff}, {0x621, 0xff}, {0x622, 0xff}, {0x623, 0xff},
178 {0x624, 0xff}, {0x625, 0xff}, {0x626, 0xff}, {0x627, 0xff},
179 {0x638, 0x50}, {0x63c, 0x0a}, {0x63d, 0x0a}, {0x63e, 0x0e},
180 {0x63f, 0x0e}, {0x640, 0x40}, {0x642, 0x40}, {0x643, 0x00},
181 {0x652, 0xc8}, {0x66e, 0x05}, {0x700, 0x21}, {0x701, 0x43},
182 {0x702, 0x65}, {0x703, 0x87}, {0x708, 0x21}, {0x709, 0x43},
183 {0x70a, 0x65}, {0x70b, 0x87}, {0x765, 0x18}, {0x76e, 0x04},
184 {0xffff, 0xff},
185};
186
c606e662
JS		 187static struct rtl8xxxu_reg8val rtl8192e_mac_init_table[] = {
188 {0x011, 0xeb}, {0x012, 0x07}, {0x014, 0x75}, {0x303, 0xa7},
189 {0x428, 0x0a}, {0x429, 0x10}, {0x430, 0x00}, {0x431, 0x00},
190 {0x432, 0x00}, {0x433, 0x01}, {0x434, 0x04}, {0x435, 0x05},
191 {0x436, 0x07}, {0x437, 0x08}, {0x43c, 0x04}, {0x43d, 0x05},
192 {0x43e, 0x07}, {0x43f, 0x08}, {0x440, 0x5d}, {0x441, 0x01},
193 {0x442, 0x00}, {0x444, 0x10}, {0x445, 0x00}, {0x446, 0x00},
194 {0x447, 0x00}, {0x448, 0x00}, {0x449, 0xf0}, {0x44a, 0x0f},
195 {0x44b, 0x3e}, {0x44c, 0x10}, {0x44d, 0x00}, {0x44e, 0x00},
196 {0x44f, 0x00}, {0x450, 0x00}, {0x451, 0xf0}, {0x452, 0x0f},
197 {0x453, 0x00}, {0x456, 0x5e}, {0x460, 0x66}, {0x461, 0x66},
198 {0x4c8, 0xff}, {0x4c9, 0x08}, {0x4cc, 0xff}, {0x4cd, 0xff},
199 {0x4ce, 0x01}, {0x500, 0x26}, {0x501, 0xa2}, {0x502, 0x2f},
200 {0x503, 0x00}, {0x504, 0x28}, {0x505, 0xa3}, {0x506, 0x5e},
201 {0x507, 0x00}, {0x508, 0x2b}, {0x509, 0xa4}, {0x50a, 0x5e},
202 {0x50b, 0x00}, {0x50c, 0x4f}, {0x50d, 0xa4}, {0x50e, 0x00},
203 {0x50f, 0x00}, {0x512, 0x1c}, {0x514, 0x0a}, {0x516, 0x0a},
204 {0x525, 0x4f}, {0x540, 0x12}, {0x541, 0x64}, {0x550, 0x10},
205 {0x551, 0x10}, {0x559, 0x02}, {0x55c, 0x50}, {0x55d, 0xff},
206 {0x605, 0x30}, {0x608, 0x0e}, {0x609, 0x2a}, {0x620, 0xff},
207 {0x621, 0xff}, {0x622, 0xff}, {0x623, 0xff}, {0x624, 0xff},
208 {0x625, 0xff}, {0x626, 0xff}, {0x627, 0xff}, {0x638, 0x50},
209 {0x63c, 0x0a}, {0x63d, 0x0a}, {0x63e, 0x0e}, {0x63f, 0x0e},
210 {0x640, 0x40}, {0x642, 0x40}, {0x643, 0x00}, {0x652, 0xc8},
211 {0x66e, 0x05}, {0x700, 0x21}, {0x701, 0x43}, {0x702, 0x65},
212 {0x703, 0x87}, {0x708, 0x21}, {0x709, 0x43}, {0x70a, 0x65},
213 {0x70b, 0x87},
214 {0xffff, 0xff},
215};
216
06d05463 217#ifdef CONFIG_RTL8XXXU_UNTESTED
2fc0b8e5
JS		 218static struct rtl8xxxu_power_base rtl8188r_power_base = {
219 .reg_0e00 = 0x06080808,
220 .reg_0e04 = 0x00040406,
221 .reg_0e08 = 0x00000000,
222 .reg_086c = 0x00000000,
223
224 .reg_0e10 = 0x04060608,
225 .reg_0e14 = 0x00020204,
226 .reg_0e18 = 0x04060608,
227 .reg_0e1c = 0x00020204,
228
229 .reg_0830 = 0x06080808,
230 .reg_0834 = 0x00040406,
231 .reg_0838 = 0x00000000,
232 .reg_086c_2 = 0x00000000,
233
234 .reg_083c = 0x04060608,
235 .reg_0848 = 0x00020204,
236 .reg_084c = 0x04060608,
237 .reg_0868 = 0x00020204,
238};
239
240static struct rtl8xxxu_power_base rtl8192c_power_base = {
241 .reg_0e00 = 0x07090c0c,
242 .reg_0e04 = 0x01020405,
243 .reg_0e08 = 0x00000000,
244 .reg_086c = 0x00000000,
245
246 .reg_0e10 = 0x0b0c0c0e,
247 .reg_0e14 = 0x01030506,
248 .reg_0e18 = 0x0b0c0d0e,
249 .reg_0e1c = 0x01030509,
250
251 .reg_0830 = 0x07090c0c,
252 .reg_0834 = 0x01020405,
253 .reg_0838 = 0x00000000,
254 .reg_086c_2 = 0x00000000,
255
256 .reg_083c = 0x0b0c0d0e,
257 .reg_0848 = 0x01030509,
258 .reg_084c = 0x0b0c0d0e,
259 .reg_0868 = 0x01030509,
260};
06d05463 261#endif
2fc0b8e5
JS		 262
263static struct rtl8xxxu_power_base rtl8723a_power_base = {
264 .reg_0e00 = 0x0a0c0c0c,
265 .reg_0e04 = 0x02040608,
266 .reg_0e08 = 0x00000000,
267 .reg_086c = 0x00000000,
268
269 .reg_0e10 = 0x0a0c0d0e,
270 .reg_0e14 = 0x02040608,
271 .reg_0e18 = 0x0a0c0d0e,
272 .reg_0e1c = 0x02040608,
273
274 .reg_0830 = 0x0a0c0c0c,
275 .reg_0834 = 0x02040608,
276 .reg_0838 = 0x00000000,
277 .reg_086c_2 = 0x00000000,
278
279 .reg_083c = 0x0a0c0d0e,
280 .reg_0848 = 0x02040608,
281 .reg_084c = 0x0a0c0d0e,
282 .reg_0868 = 0x02040608,
283};
284
26f1fad2
JS		 285static struct rtl8xxxu_reg32val rtl8723a_phy_1t_init_table[] = {
286 {0x800, 0x80040000}, {0x804, 0x00000003},
287 {0x808, 0x0000fc00}, {0x80c, 0x0000000a},
288 {0x810, 0x10001331}, {0x814, 0x020c3d10},
289 {0x818, 0x02200385}, {0x81c, 0x00000000},
290 {0x820, 0x01000100}, {0x824, 0x00390004},
291 {0x828, 0x00000000}, {0x82c, 0x00000000},
292 {0x830, 0x00000000}, {0x834, 0x00000000},
293 {0x838, 0x00000000}, {0x83c, 0x00000000},
294 {0x840, 0x00010000}, {0x844, 0x00000000},
295 {0x848, 0x00000000}, {0x84c, 0x00000000},
296 {0x850, 0x00000000}, {0x854, 0x00000000},
297 {0x858, 0x569a569a}, {0x85c, 0x001b25a4},
298 {0x860, 0x66f60110}, {0x864, 0x061f0130},
299 {0x868, 0x00000000}, {0x86c, 0x32323200},
300 {0x870, 0x07000760}, {0x874, 0x22004000},
301 {0x878, 0x00000808}, {0x87c, 0x00000000},
302 {0x880, 0xc0083070}, {0x884, 0x000004d5},
303 {0x888, 0x00000000}, {0x88c, 0xccc000c0},
304 {0x890, 0x00000800}, {0x894, 0xfffffffe},
305 {0x898, 0x40302010}, {0x89c, 0x00706050},
306 {0x900, 0x00000000}, {0x904, 0x00000023},
307 {0x908, 0x00000000}, {0x90c, 0x81121111},
308 {0xa00, 0x00d047c8}, {0xa04, 0x80ff000c},
309 {0xa08, 0x8c838300}, {0xa0c, 0x2e68120f},
310 {0xa10, 0x9500bb78}, {0xa14, 0x11144028},
311 {0xa18, 0x00881117}, {0xa1c, 0x89140f00},
312 {0xa20, 0x1a1b0000}, {0xa24, 0x090e1317},
313 {0xa28, 0x00000204}, {0xa2c, 0x00d30000},
314 {0xa70, 0x101fbf00}, {0xa74, 0x00000007},
315 {0xa78, 0x00000900},
316 {0xc00, 0x48071d40}, {0xc04, 0x03a05611},
317 {0xc08, 0x000000e4}, {0xc0c, 0x6c6c6c6c},
318 {0xc10, 0x08800000}, {0xc14, 0x40000100},
319 {0xc18, 0x08800000}, {0xc1c, 0x40000100},
320 {0xc20, 0x00000000}, {0xc24, 0x00000000},
321 {0xc28, 0x00000000}, {0xc2c, 0x00000000},
322 {0xc30, 0x69e9ac44}, {0xc34, 0x469652af},
323 {0xc38, 0x49795994}, {0xc3c, 0x0a97971c},
324 {0xc40, 0x1f7c403f}, {0xc44, 0x000100b7},
325 {0xc48, 0xec020107}, {0xc4c, 0x007f037f},
326 {0xc50, 0x69543420}, {0xc54, 0x43bc0094},
327 {0xc58, 0x69543420}, {0xc5c, 0x433c0094},
328 {0xc60, 0x00000000}, {0xc64, 0x7112848b},
329 {0xc68, 0x47c00bff}, {0xc6c, 0x00000036},
330 {0xc70, 0x2c7f000d}, {0xc74, 0x018610db},
331 {0xc78, 0x0000001f}, {0xc7c, 0x00b91612},
332 {0xc80, 0x40000100}, {0xc84, 0x20f60000},
333 {0xc88, 0x40000100}, {0xc8c, 0x20200000},
334 {0xc90, 0x00121820}, {0xc94, 0x00000000},
335 {0xc98, 0x00121820}, {0xc9c, 0x00007f7f},
336 {0xca0, 0x00000000}, {0xca4, 0x00000080},
337 {0xca8, 0x00000000}, {0xcac, 0x00000000},
338 {0xcb0, 0x00000000}, {0xcb4, 0x00000000},
339 {0xcb8, 0x00000000}, {0xcbc, 0x28000000},
340 {0xcc0, 0x00000000}, {0xcc4, 0x00000000},
341 {0xcc8, 0x00000000}, {0xccc, 0x00000000},
342 {0xcd0, 0x00000000}, {0xcd4, 0x00000000},
343 {0xcd8, 0x64b22427}, {0xcdc, 0x00766932},
344 {0xce0, 0x00222222}, {0xce4, 0x00000000},
345 {0xce8, 0x37644302}, {0xcec, 0x2f97d40c},
346 {0xd00, 0x00080740}, {0xd04, 0x00020401},
347 {0xd08, 0x0000907f}, {0xd0c, 0x20010201},
348 {0xd10, 0xa0633333}, {0xd14, 0x3333bc43},
349 {0xd18, 0x7a8f5b6b}, {0xd2c, 0xcc979975},
350 {0xd30, 0x00000000}, {0xd34, 0x80608000},
351 {0xd38, 0x00000000}, {0xd3c, 0x00027293},
352 {0xd40, 0x00000000}, {0xd44, 0x00000000},
353 {0xd48, 0x00000000}, {0xd4c, 0x00000000},
354 {0xd50, 0x6437140a}, {0xd54, 0x00000000},
355 {0xd58, 0x00000000}, {0xd5c, 0x30032064},
356 {0xd60, 0x4653de68}, {0xd64, 0x04518a3c},
357 {0xd68, 0x00002101}, {0xd6c, 0x2a201c16},
358 {0xd70, 0x1812362e}, {0xd74, 0x322c2220},
359 {0xd78, 0x000e3c24}, {0xe00, 0x2a2a2a2a},
360 {0xe04, 0x2a2a2a2a}, {0xe08, 0x03902a2a},
361 {0xe10, 0x2a2a2a2a}, {0xe14, 0x2a2a2a2a},
362 {0xe18, 0x2a2a2a2a}, {0xe1c, 0x2a2a2a2a},
363 {0xe28, 0x00000000}, {0xe30, 0x1000dc1f},
364 {0xe34, 0x10008c1f}, {0xe38, 0x02140102},
365 {0xe3c, 0x681604c2}, {0xe40, 0x01007c00},
366 {0xe44, 0x01004800}, {0xe48, 0xfb000000},
367 {0xe4c, 0x000028d1}, {0xe50, 0x1000dc1f},
368 {0xe54, 0x10008c1f}, {0xe58, 0x02140102},
369 {0xe5c, 0x28160d05}, {0xe60, 0x00000008},
370 {0xe68, 0x001b25a4}, {0xe6c, 0x631b25a0},
371 {0xe70, 0x631b25a0}, {0xe74, 0x081b25a0},
372 {0xe78, 0x081b25a0}, {0xe7c, 0x081b25a0},
373 {0xe80, 0x081b25a0}, {0xe84, 0x631b25a0},
374 {0xe88, 0x081b25a0}, {0xe8c, 0x631b25a0},
375 {0xed0, 0x631b25a0}, {0xed4, 0x631b25a0},
376 {0xed8, 0x631b25a0}, {0xedc, 0x001b25a0},
377 {0xee0, 0x001b25a0}, {0xeec, 0x6b1b25a0},
378 {0xf14, 0x00000003}, {0xf4c, 0x00000000},
379 {0xf00, 0x00000300},
380 {0xffff, 0xffffffff},
381};
382
36c32588
JS		 383static struct rtl8xxxu_reg32val rtl8723b_phy_1t_init_table[] = {
384 {0x800, 0x80040000}, {0x804, 0x00000003},
385 {0x808, 0x0000fc00}, {0x80c, 0x0000000a},
386 {0x810, 0x10001331}, {0x814, 0x020c3d10},
387 {0x818, 0x02200385}, {0x81c, 0x00000000},
388 {0x820, 0x01000100}, {0x824, 0x00190204},
389 {0x828, 0x00000000}, {0x82c, 0x00000000},
390 {0x830, 0x00000000}, {0x834, 0x00000000},
391 {0x838, 0x00000000}, {0x83c, 0x00000000},
392 {0x840, 0x00010000}, {0x844, 0x00000000},
393 {0x848, 0x00000000}, {0x84c, 0x00000000},
394 {0x850, 0x00000000}, {0x854, 0x00000000},
395 {0x858, 0x569a11a9}, {0x85c, 0x01000014},
396 {0x860, 0x66f60110}, {0x864, 0x061f0649},
397 {0x868, 0x00000000}, {0x86c, 0x27272700},
398 {0x870, 0x07000760}, {0x874, 0x25004000},
399 {0x878, 0x00000808}, {0x87c, 0x00000000},
400 {0x880, 0xb0000c1c}, {0x884, 0x00000001},
401 {0x888, 0x00000000}, {0x88c, 0xccc000c0},
402 {0x890, 0x00000800}, {0x894, 0xfffffffe},
403 {0x898, 0x40302010}, {0x89c, 0x00706050},
404 {0x900, 0x00000000}, {0x904, 0x00000023},
405 {0x908, 0x00000000}, {0x90c, 0x81121111},
406 {0x910, 0x00000002}, {0x914, 0x00000201},
407 {0xa00, 0x00d047c8}, {0xa04, 0x80ff800c},
408 {0xa08, 0x8c838300}, {0xa0c, 0x2e7f120f},
409 {0xa10, 0x9500bb78}, {0xa14, 0x1114d028},
410 {0xa18, 0x00881117}, {0xa1c, 0x89140f00},
411 {0xa20, 0x1a1b0000}, {0xa24, 0x090e1317},
412 {0xa28, 0x00000204}, {0xa2c, 0x00d30000},
413 {0xa70, 0x101fbf00}, {0xa74, 0x00000007},
414 {0xa78, 0x00000900}, {0xa7c, 0x225b0606},
415 {0xa80, 0x21806490}, {0xb2c, 0x00000000},
416 {0xc00, 0x48071d40}, {0xc04, 0x03a05611},
417 {0xc08, 0x000000e4}, {0xc0c, 0x6c6c6c6c},
418 {0xc10, 0x08800000}, {0xc14, 0x40000100},
419 {0xc18, 0x08800000}, {0xc1c, 0x40000100},
420 {0xc20, 0x00000000}, {0xc24, 0x00000000},
421 {0xc28, 0x00000000}, {0xc2c, 0x00000000},
422 {0xc30, 0x69e9ac44}, {0xc34, 0x469652af},
423 {0xc38, 0x49795994}, {0xc3c, 0x0a97971c},
424 {0xc40, 0x1f7c403f}, {0xc44, 0x000100b7},
425 {0xc48, 0xec020107}, {0xc4c, 0x007f037f},
426 {0xc50, 0x69553420}, {0xc54, 0x43bc0094},
427 {0xc58, 0x00013149}, {0xc5c, 0x00250492},
428 {0xc60, 0x00000000}, {0xc64, 0x7112848b},
429 {0xc68, 0x47c00bff}, {0xc6c, 0x00000036},
430 {0xc70, 0x2c7f000d}, {0xc74, 0x020610db},
431 {0xc78, 0x0000001f}, {0xc7c, 0x00b91612},
432 {0xc80, 0x390000e4}, {0xc84, 0x20f60000},
433 {0xc88, 0x40000100}, {0xc8c, 0x20200000},
434 {0xc90, 0x00020e1a}, {0xc94, 0x00000000},
435 {0xc98, 0x00020e1a}, {0xc9c, 0x00007f7f},
436 {0xca0, 0x00000000}, {0xca4, 0x000300a0},
437 {0xca8, 0x00000000}, {0xcac, 0x00000000},
438 {0xcb0, 0x00000000}, {0xcb4, 0x00000000},
439 {0xcb8, 0x00000000}, {0xcbc, 0x28000000},
440 {0xcc0, 0x00000000}, {0xcc4, 0x00000000},
441 {0xcc8, 0x00000000}, {0xccc, 0x00000000},
442 {0xcd0, 0x00000000}, {0xcd4, 0x00000000},
443 {0xcd8, 0x64b22427}, {0xcdc, 0x00766932},
444 {0xce0, 0x00222222}, {0xce4, 0x00000000},
445 {0xce8, 0x37644302}, {0xcec, 0x2f97d40c},
446 {0xd00, 0x00000740}, {0xd04, 0x40020401},
447 {0xd08, 0x0000907f}, {0xd0c, 0x20010201},
448 {0xd10, 0xa0633333}, {0xd14, 0x3333bc53},
449 {0xd18, 0x7a8f5b6f}, {0xd2c, 0xcc979975},
450 {0xd30, 0x00000000}, {0xd34, 0x80608000},
451 {0xd38, 0x00000000}, {0xd3c, 0x00127353},
452 {0xd40, 0x00000000}, {0xd44, 0x00000000},
453 {0xd48, 0x00000000}, {0xd4c, 0x00000000},
454 {0xd50, 0x6437140a}, {0xd54, 0x00000000},
455 {0xd58, 0x00000282}, {0xd5c, 0x30032064},
456 {0xd60, 0x4653de68}, {0xd64, 0x04518a3c},
457 {0xd68, 0x00002101}, {0xd6c, 0x2a201c16},
458 {0xd70, 0x1812362e}, {0xd74, 0x322c2220},
459 {0xd78, 0x000e3c24}, {0xe00, 0x2d2d2d2d},
460 {0xe04, 0x2d2d2d2d}, {0xe08, 0x0390272d},
461 {0xe10, 0x2d2d2d2d}, {0xe14, 0x2d2d2d2d},
462 {0xe18, 0x2d2d2d2d}, {0xe1c, 0x2d2d2d2d},
463 {0xe28, 0x00000000}, {0xe30, 0x1000dc1f},
464 {0xe34, 0x10008c1f}, {0xe38, 0x02140102},
465 {0xe3c, 0x681604c2}, {0xe40, 0x01007c00},
466 {0xe44, 0x01004800}, {0xe48, 0xfb000000},
467 {0xe4c, 0x000028d1}, {0xe50, 0x1000dc1f},
468 {0xe54, 0x10008c1f}, {0xe58, 0x02140102},
469 {0xe5c, 0x28160d05}, {0xe60, 0x00000008},
470 {0xe68, 0x001b2556}, {0xe6c, 0x00c00096},
471 {0xe70, 0x00c00096}, {0xe74, 0x01000056},
472 {0xe78, 0x01000014}, {0xe7c, 0x01000056},
473 {0xe80, 0x01000014}, {0xe84, 0x00c00096},
474 {0xe88, 0x01000056}, {0xe8c, 0x00c00096},
475 {0xed0, 0x00c00096}, {0xed4, 0x00c00096},
476 {0xed8, 0x00c00096}, {0xedc, 0x000000d6},
477 {0xee0, 0x000000d6}, {0xeec, 0x01c00016},
478 {0xf14, 0x00000003}, {0xf4c, 0x00000000},
479 {0xf00, 0x00000300},
480 {0x820, 0x01000100}, {0x800, 0x83040000},
481 {0xffff, 0xffffffff},
482};
483
26f1fad2
JS		 484static struct rtl8xxxu_reg32val rtl8192cu_phy_2t_init_table[] = {
485 {0x024, 0x0011800f}, {0x028, 0x00ffdb83},
486 {0x800, 0x80040002}, {0x804, 0x00000003},
487 {0x808, 0x0000fc00}, {0x80c, 0x0000000a},
488 {0x810, 0x10000330}, {0x814, 0x020c3d10},
489 {0x818, 0x02200385}, {0x81c, 0x00000000},
490 {0x820, 0x01000100}, {0x824, 0x00390004},
491 {0x828, 0x01000100}, {0x82c, 0x00390004},
492 {0x830, 0x27272727}, {0x834, 0x27272727},
493 {0x838, 0x27272727}, {0x83c, 0x27272727},
494 {0x840, 0x00010000}, {0x844, 0x00010000},
495 {0x848, 0x27272727}, {0x84c, 0x27272727},
496 {0x850, 0x00000000}, {0x854, 0x00000000},
497 {0x858, 0x569a569a}, {0x85c, 0x0c1b25a4},
498 {0x860, 0x66e60230}, {0x864, 0x061f0130},
499 {0x868, 0x27272727}, {0x86c, 0x2b2b2b27},
500 {0x870, 0x07000700}, {0x874, 0x22184000},
501 {0x878, 0x08080808}, {0x87c, 0x00000000},
502 {0x880, 0xc0083070}, {0x884, 0x000004d5},
503 {0x888, 0x00000000}, {0x88c, 0xcc0000c0},
504 {0x890, 0x00000800}, {0x894, 0xfffffffe},
505 {0x898, 0x40302010}, {0x89c, 0x00706050},
506 {0x900, 0x00000000}, {0x904, 0x00000023},
507 {0x908, 0x00000000}, {0x90c, 0x81121313},
508 {0xa00, 0x00d047c8}, {0xa04, 0x80ff000c},
509 {0xa08, 0x8c838300}, {0xa0c, 0x2e68120f},
510 {0xa10, 0x9500bb78}, {0xa14, 0x11144028},
511 {0xa18, 0x00881117}, {0xa1c, 0x89140f00},
512 {0xa20, 0x1a1b0000}, {0xa24, 0x090e1317},
513 {0xa28, 0x00000204}, {0xa2c, 0x00d30000},
514 {0xa70, 0x101fbf00}, {0xa74, 0x00000007},
515 {0xc00, 0x48071d40}, {0xc04, 0x03a05633},
516 {0xc08, 0x000000e4}, {0xc0c, 0x6c6c6c6c},
517 {0xc10, 0x08800000}, {0xc14, 0x40000100},
518 {0xc18, 0x08800000}, {0xc1c, 0x40000100},
519 {0xc20, 0x00000000}, {0xc24, 0x00000000},
520 {0xc28, 0x00000000}, {0xc2c, 0x00000000},
521 {0xc30, 0x69e9ac44}, {0xc34, 0x469652cf},
522 {0xc38, 0x49795994}, {0xc3c, 0x0a97971c},
523 {0xc40, 0x1f7c403f}, {0xc44, 0x000100b7},
524 {0xc48, 0xec020107}, {0xc4c, 0x007f037f},
525 {0xc50, 0x69543420}, {0xc54, 0x43bc0094},
526 {0xc58, 0x69543420}, {0xc5c, 0x433c0094},
527 {0xc60, 0x00000000}, {0xc64, 0x5116848b},
528 {0xc68, 0x47c00bff}, {0xc6c, 0x00000036},
529 {0xc70, 0x2c7f000d}, {0xc74, 0x2186115b},
530 {0xc78, 0x0000001f}, {0xc7c, 0x00b99612},
531 {0xc80, 0x40000100}, {0xc84, 0x20f60000},
532 {0xc88, 0x40000100}, {0xc8c, 0xa0e40000},
533 {0xc90, 0x00121820}, {0xc94, 0x00000000},
534 {0xc98, 0x00121820}, {0xc9c, 0x00007f7f},
535 {0xca0, 0x00000000}, {0xca4, 0x00000080},
536 {0xca8, 0x00000000}, {0xcac, 0x00000000},
537 {0xcb0, 0x00000000}, {0xcb4, 0x00000000},
538 {0xcb8, 0x00000000}, {0xcbc, 0x28000000},
539 {0xcc0, 0x00000000}, {0xcc4, 0x00000000},
540 {0xcc8, 0x00000000}, {0xccc, 0x00000000},
541 {0xcd0, 0x00000000}, {0xcd4, 0x00000000},
542 {0xcd8, 0x64b22427}, {0xcdc, 0x00766932},
543 {0xce0, 0x00222222}, {0xce4, 0x00000000},
544 {0xce8, 0x37644302}, {0xcec, 0x2f97d40c},
545 {0xd00, 0x00080740}, {0xd04, 0x00020403},
546 {0xd08, 0x0000907f}, {0xd0c, 0x20010201},
547 {0xd10, 0xa0633333}, {0xd14, 0x3333bc43},
548 {0xd18, 0x7a8f5b6b}, {0xd2c, 0xcc979975},
549 {0xd30, 0x00000000}, {0xd34, 0x80608000},
550 {0xd38, 0x00000000}, {0xd3c, 0x00027293},
551 {0xd40, 0x00000000}, {0xd44, 0x00000000},
552 {0xd48, 0x00000000}, {0xd4c, 0x00000000},
553 {0xd50, 0x6437140a}, {0xd54, 0x00000000},
554 {0xd58, 0x00000000}, {0xd5c, 0x30032064},
555 {0xd60, 0x4653de68}, {0xd64, 0x04518a3c},
556 {0xd68, 0x00002101}, {0xd6c, 0x2a201c16},
557 {0xd70, 0x1812362e}, {0xd74, 0x322c2220},
558 {0xd78, 0x000e3c24}, {0xe00, 0x2a2a2a2a},
559 {0xe04, 0x2a2a2a2a}, {0xe08, 0x03902a2a},
560 {0xe10, 0x2a2a2a2a}, {0xe14, 0x2a2a2a2a},
561 {0xe18, 0x2a2a2a2a}, {0xe1c, 0x2a2a2a2a},
562 {0xe28, 0x00000000}, {0xe30, 0x1000dc1f},
563 {0xe34, 0x10008c1f}, {0xe38, 0x02140102},
564 {0xe3c, 0x681604c2}, {0xe40, 0x01007c00},
565 {0xe44, 0x01004800}, {0xe48, 0xfb000000},
566 {0xe4c, 0x000028d1}, {0xe50, 0x1000dc1f},
567 {0xe54, 0x10008c1f}, {0xe58, 0x02140102},
568 {0xe5c, 0x28160d05}, {0xe60, 0x00000010},
569 {0xe68, 0x001b25a4}, {0xe6c, 0x63db25a4},
570 {0xe70, 0x63db25a4}, {0xe74, 0x0c1b25a4},
571 {0xe78, 0x0c1b25a4}, {0xe7c, 0x0c1b25a4},
572 {0xe80, 0x0c1b25a4}, {0xe84, 0x63db25a4},
573 {0xe88, 0x0c1b25a4}, {0xe8c, 0x63db25a4},
574 {0xed0, 0x63db25a4}, {0xed4, 0x63db25a4},
575 {0xed8, 0x63db25a4}, {0xedc, 0x001b25a4},
576 {0xee0, 0x001b25a4}, {0xeec, 0x6fdb25a4},
577 {0xf14, 0x00000003}, {0xf4c, 0x00000000},
578 {0xf00, 0x00000300},
579 {0xffff, 0xffffffff},
580};
581
582static struct rtl8xxxu_reg32val rtl8188ru_phy_1t_highpa_table[] = {
583 {0x024, 0x0011800f}, {0x028, 0x00ffdb83},
584 {0x040, 0x000c0004}, {0x800, 0x80040000},
585 {0x804, 0x00000001}, {0x808, 0x0000fc00},
586 {0x80c, 0x0000000a}, {0x810, 0x10005388},
587 {0x814, 0x020c3d10}, {0x818, 0x02200385},
588 {0x81c, 0x00000000}, {0x820, 0x01000100},
589 {0x824, 0x00390204}, {0x828, 0x00000000},
590 {0x82c, 0x00000000}, {0x830, 0x00000000},
591 {0x834, 0x00000000}, {0x838, 0x00000000},
592 {0x83c, 0x00000000}, {0x840, 0x00010000},
593 {0x844, 0x00000000}, {0x848, 0x00000000},
594 {0x84c, 0x00000000}, {0x850, 0x00000000},
595 {0x854, 0x00000000}, {0x858, 0x569a569a},
596 {0x85c, 0x001b25a4}, {0x860, 0x66e60230},
597 {0x864, 0x061f0130}, {0x868, 0x00000000},
598 {0x86c, 0x20202000}, {0x870, 0x03000300},
599 {0x874, 0x22004000}, {0x878, 0x00000808},
600 {0x87c, 0x00ffc3f1}, {0x880, 0xc0083070},
601 {0x884, 0x000004d5}, {0x888, 0x00000000},
602 {0x88c, 0xccc000c0}, {0x890, 0x00000800},
603 {0x894, 0xfffffffe}, {0x898, 0x40302010},
604 {0x89c, 0x00706050}, {0x900, 0x00000000},
605 {0x904, 0x00000023}, {0x908, 0x00000000},
606 {0x90c, 0x81121111}, {0xa00, 0x00d047c8},
607 {0xa04, 0x80ff000c}, {0xa08, 0x8c838300},
608 {0xa0c, 0x2e68120f}, {0xa10, 0x9500bb78},
609 {0xa14, 0x11144028}, {0xa18, 0x00881117},
610 {0xa1c, 0x89140f00}, {0xa20, 0x15160000},
611 {0xa24, 0x070b0f12}, {0xa28, 0x00000104},
612 {0xa2c, 0x00d30000}, {0xa70, 0x101fbf00},
613 {0xa74, 0x00000007}, {0xc00, 0x48071d40},
614 {0xc04, 0x03a05611}, {0xc08, 0x000000e4},
615 {0xc0c, 0x6c6c6c6c}, {0xc10, 0x08800000},
616 {0xc14, 0x40000100}, {0xc18, 0x08800000},
617 {0xc1c, 0x40000100}, {0xc20, 0x00000000},
618 {0xc24, 0x00000000}, {0xc28, 0x00000000},
619 {0xc2c, 0x00000000}, {0xc30, 0x69e9ac44},
620 {0xc34, 0x469652cf}, {0xc38, 0x49795994},
621 {0xc3c, 0x0a97971c}, {0xc40, 0x1f7c403f},
622 {0xc44, 0x000100b7}, {0xc48, 0xec020107},
623 {0xc4c, 0x007f037f}, {0xc50, 0x6954342e},
624 {0xc54, 0x43bc0094}, {0xc58, 0x6954342f},
625 {0xc5c, 0x433c0094}, {0xc60, 0x00000000},
626 {0xc64, 0x5116848b}, {0xc68, 0x47c00bff},
627 {0xc6c, 0x00000036}, {0xc70, 0x2c46000d},
628 {0xc74, 0x018610db}, {0xc78, 0x0000001f},
629 {0xc7c, 0x00b91612}, {0xc80, 0x24000090},
630 {0xc84, 0x20f60000}, {0xc88, 0x24000090},
631 {0xc8c, 0x20200000}, {0xc90, 0x00121820},
632 {0xc94, 0x00000000}, {0xc98, 0x00121820},
633 {0xc9c, 0x00007f7f}, {0xca0, 0x00000000},
634 {0xca4, 0x00000080}, {0xca8, 0x00000000},
635 {0xcac, 0x00000000}, {0xcb0, 0x00000000},
636 {0xcb4, 0x00000000}, {0xcb8, 0x00000000},
637 {0xcbc, 0x28000000}, {0xcc0, 0x00000000},
638 {0xcc4, 0x00000000}, {0xcc8, 0x00000000},
639 {0xccc, 0x00000000}, {0xcd0, 0x00000000},
640 {0xcd4, 0x00000000}, {0xcd8, 0x64b22427},
641 {0xcdc, 0x00766932}, {0xce0, 0x00222222},
642 {0xce4, 0x00000000}, {0xce8, 0x37644302},
643 {0xcec, 0x2f97d40c}, {0xd00, 0x00080740},
644 {0xd04, 0x00020401}, {0xd08, 0x0000907f},
645 {0xd0c, 0x20010201}, {0xd10, 0xa0633333},
646 {0xd14, 0x3333bc43}, {0xd18, 0x7a8f5b6b},
647 {0xd2c, 0xcc979975}, {0xd30, 0x00000000},
648 {0xd34, 0x80608000}, {0xd38, 0x00000000},
649 {0xd3c, 0x00027293}, {0xd40, 0x00000000},
650 {0xd44, 0x00000000}, {0xd48, 0x00000000},
651 {0xd4c, 0x00000000}, {0xd50, 0x6437140a},
652 {0xd54, 0x00000000}, {0xd58, 0x00000000},
653 {0xd5c, 0x30032064}, {0xd60, 0x4653de68},
654 {0xd64, 0x04518a3c}, {0xd68, 0x00002101},
655 {0xd6c, 0x2a201c16}, {0xd70, 0x1812362e},
656 {0xd74, 0x322c2220}, {0xd78, 0x000e3c24},
657 {0xe00, 0x24242424}, {0xe04, 0x24242424},
658 {0xe08, 0x03902024}, {0xe10, 0x24242424},
659 {0xe14, 0x24242424}, {0xe18, 0x24242424},
660 {0xe1c, 0x24242424}, {0xe28, 0x00000000},
661 {0xe30, 0x1000dc1f}, {0xe34, 0x10008c1f},
662 {0xe38, 0x02140102}, {0xe3c, 0x681604c2},
663 {0xe40, 0x01007c00}, {0xe44, 0x01004800},
664 {0xe48, 0xfb000000}, {0xe4c, 0x000028d1},
665 {0xe50, 0x1000dc1f}, {0xe54, 0x10008c1f},
666 {0xe58, 0x02140102}, {0xe5c, 0x28160d05},
667 {0xe60, 0x00000008}, {0xe68, 0x001b25a4},
668 {0xe6c, 0x631b25a0}, {0xe70, 0x631b25a0},
669 {0xe74, 0x081b25a0}, {0xe78, 0x081b25a0},
670 {0xe7c, 0x081b25a0}, {0xe80, 0x081b25a0},
671 {0xe84, 0x631b25a0}, {0xe88, 0x081b25a0},
672 {0xe8c, 0x631b25a0}, {0xed0, 0x631b25a0},
673 {0xed4, 0x631b25a0}, {0xed8, 0x631b25a0},
674 {0xedc, 0x001b25a0}, {0xee0, 0x001b25a0},
675 {0xeec, 0x6b1b25a0}, {0xee8, 0x31555448},
676 {0xf14, 0x00000003}, {0xf4c, 0x00000000},
677 {0xf00, 0x00000300},
678 {0xffff, 0xffffffff},
679};
680
ae14c5d2
JS		 681static struct rtl8xxxu_reg32val rtl8192eu_phy_init_table[] = {
682 {0x800, 0x80040000}, {0x804, 0x00000003},
683 {0x808, 0x0000fc00}, {0x80c, 0x0000000a},
684 {0x810, 0x10001331}, {0x814, 0x020c3d10},
685 {0x818, 0x02220385}, {0x81c, 0x00000000},
686 {0x820, 0x01000100}, {0x824, 0x00390204},
687 {0x828, 0x01000100}, {0x82c, 0x00390204},
688 {0x830, 0x32323232}, {0x834, 0x30303030},
689 {0x838, 0x30303030}, {0x83c, 0x30303030},
690 {0x840, 0x00010000}, {0x844, 0x00010000},
691 {0x848, 0x28282828}, {0x84c, 0x28282828},
692 {0x850, 0x00000000}, {0x854, 0x00000000},
693 {0x858, 0x009a009a}, {0x85c, 0x01000014},
694 {0x860, 0x66f60000}, {0x864, 0x061f0000},
695 {0x868, 0x30303030}, {0x86c, 0x30303030},
696 {0x870, 0x00000000}, {0x874, 0x55004200},
697 {0x878, 0x08080808}, {0x87c, 0x00000000},
698 {0x880, 0xb0000c1c}, {0x884, 0x00000001},
699 {0x888, 0x00000000}, {0x88c, 0xcc0000c0},
700 {0x890, 0x00000800}, {0x894, 0xfffffffe},
701 {0x898, 0x40302010}, {0x900, 0x00000000},
702 {0x904, 0x00000023}, {0x908, 0x00000000},
703 {0x90c, 0x81121313}, {0x910, 0x806c0001},
704 {0x914, 0x00000001}, {0x918, 0x00000000},
705 {0x91c, 0x00010000}, {0x924, 0x00000001},
706 {0x928, 0x00000000}, {0x92c, 0x00000000},
707 {0x930, 0x00000000}, {0x934, 0x00000000},
708 {0x938, 0x00000000}, {0x93c, 0x00000000},
709 {0x940, 0x00000000}, {0x944, 0x00000000},
710 {0x94c, 0x00000008}, {0xa00, 0x00d0c7c8},
711 {0xa04, 0x81ff000c}, {0xa08, 0x8c838300},
712 {0xa0c, 0x2e68120f}, {0xa10, 0x95009b78},
713 {0xa14, 0x1114d028}, {0xa18, 0x00881117},
714 {0xa1c, 0x89140f00}, {0xa20, 0x1a1b0000},
715 {0xa24, 0x090e1317}, {0xa28, 0x00000204},
716 {0xa2c, 0x00d30000}, {0xa70, 0x101fff00},
717 {0xa74, 0x00000007}, {0xa78, 0x00000900},
718 {0xa7c, 0x225b0606}, {0xa80, 0x218075b1},
719 {0xb38, 0x00000000}, {0xc00, 0x48071d40},
720 {0xc04, 0x03a05633}, {0xc08, 0x000000e4},
721 {0xc0c, 0x6c6c6c6c}, {0xc10, 0x08800000},
722 {0xc14, 0x40000100}, {0xc18, 0x08800000},
723 {0xc1c, 0x40000100}, {0xc20, 0x00000000},
724 {0xc24, 0x00000000}, {0xc28, 0x00000000},
725 {0xc2c, 0x00000000}, {0xc30, 0x69e9ac47},
726 {0xc34, 0x469652af}, {0xc38, 0x49795994},
727 {0xc3c, 0x0a97971c}, {0xc40, 0x1f7c403f},
728 {0xc44, 0x000100b7}, {0xc48, 0xec020107},
729 {0xc4c, 0x007f037f},
730#ifdef EXT_PA_8192EU
731 /* External PA or external LNA */
732 {0xc50, 0x00340220},
733#else
734 {0xc50, 0x00340020},
735#endif
736 {0xc54, 0x0080801f},
737#ifdef EXT_PA_8192EU
738 /* External PA or external LNA */
739 {0xc58, 0x00000220},
740#else
741 {0xc58, 0x00000020},
742#endif
743 {0xc5c, 0x00248492}, {0xc60, 0x00000000},
744 {0xc64, 0x7112848b}, {0xc68, 0x47c00bff},
745 {0xc6c, 0x00000036}, {0xc70, 0x00000600},
746 {0xc74, 0x02013169}, {0xc78, 0x0000001f},
747 {0xc7c, 0x00b91612},
748#ifdef EXT_PA_8192EU
749 /* External PA or external LNA */
750 {0xc80, 0x2d4000b5},
751#else
752 {0xc80, 0x40000100},
753#endif
754 {0xc84, 0x21f60000},
755#ifdef EXT_PA_8192EU
756 /* External PA or external LNA */
757 {0xc88, 0x2d4000b5},
758#else
759 {0xc88, 0x40000100},
760#endif
761 {0xc8c, 0xa0e40000}, {0xc90, 0x00121820},
762 {0xc94, 0x00000000}, {0xc98, 0x00121820},
763 {0xc9c, 0x00007f7f}, {0xca0, 0x00000000},
764 {0xca4, 0x000300a0}, {0xca8, 0x00000000},
765 {0xcac, 0x00000000}, {0xcb0, 0x00000000},
766 {0xcb4, 0x00000000}, {0xcb8, 0x00000000},
767 {0xcbc, 0x28000000}, {0xcc0, 0x00000000},
768 {0xcc4, 0x00000000}, {0xcc8, 0x00000000},
769 {0xccc, 0x00000000}, {0xcd0, 0x00000000},
770 {0xcd4, 0x00000000}, {0xcd8, 0x64b22427},
771 {0xcdc, 0x00766932}, {0xce0, 0x00222222},
772 {0xce4, 0x00040000}, {0xce8, 0x77644302},
773 {0xcec, 0x2f97d40c}, {0xd00, 0x00080740},
774 {0xd04, 0x00020403}, {0xd08, 0x0000907f},
775 {0xd0c, 0x20010201}, {0xd10, 0xa0633333},
776 {0xd14, 0x3333bc43}, {0xd18, 0x7a8f5b6b},
777 {0xd1c, 0x0000007f}, {0xd2c, 0xcc979975},
778 {0xd30, 0x00000000}, {0xd34, 0x80608000},
779 {0xd38, 0x00000000}, {0xd3c, 0x00127353},
780 {0xd40, 0x00000000}, {0xd44, 0x00000000},
781 {0xd48, 0x00000000}, {0xd4c, 0x00000000},
782 {0xd50, 0x6437140a}, {0xd54, 0x00000000},
783 {0xd58, 0x00000282}, {0xd5c, 0x30032064},
784 {0xd60, 0x4653de68}, {0xd64, 0x04518a3c},
785 {0xd68, 0x00002101}, {0xd6c, 0x2a201c16},
786 {0xd70, 0x1812362e}, {0xd74, 0x322c2220},
787 {0xd78, 0x000e3c24}, {0xd80, 0x01081008},
788 {0xd84, 0x00000800}, {0xd88, 0xf0b50000},
789 {0xe00, 0x30303030}, {0xe04, 0x30303030},
790 {0xe08, 0x03903030}, {0xe10, 0x30303030},
791 {0xe14, 0x30303030}, {0xe18, 0x30303030},
792 {0xe1c, 0x30303030}, {0xe28, 0x00000000},
793 {0xe30, 0x1000dc1f}, {0xe34, 0x10008c1f},
794 {0xe38, 0x02140102}, {0xe3c, 0x681604c2},
795 {0xe40, 0x01007c00}, {0xe44, 0x01004800},
796 {0xe48, 0xfb000000}, {0xe4c, 0x000028d1},
797 {0xe50, 0x1000dc1f}, {0xe54, 0x10008c1f},
798 {0xe58, 0x02140102}, {0xe5c, 0x28160d05},
799 {0xe60, 0x00000008}, {0xe68, 0x0fc05656},
800 {0xe6c, 0x03c09696}, {0xe70, 0x03c09696},
801 {0xe74, 0x0c005656}, {0xe78, 0x0c005656},
802 {0xe7c, 0x0c005656}, {0xe80, 0x0c005656},
803 {0xe84, 0x03c09696}, {0xe88, 0x0c005656},
804 {0xe8c, 0x03c09696}, {0xed0, 0x03c09696},
805 {0xed4, 0x03c09696}, {0xed8, 0x03c09696},
806 {0xedc, 0x0000d6d6}, {0xee0, 0x0000d6d6},
807 {0xeec, 0x0fc01616}, {0xee4, 0xb0000c1c},
808 {0xee8, 0x00000001}, {0xf14, 0x00000003},
809 {0xf4c, 0x00000000}, {0xf00, 0x00000300},
810 {0xffff, 0xffffffff},
811};
812
26f1fad2
JS		 813static struct rtl8xxxu_reg32val rtl8xxx_agc_standard_table[] = {
814 {0xc78, 0x7b000001}, {0xc78, 0x7b010001},
815 {0xc78, 0x7b020001}, {0xc78, 0x7b030001},
816 {0xc78, 0x7b040001}, {0xc78, 0x7b050001},
817 {0xc78, 0x7a060001}, {0xc78, 0x79070001},
818 {0xc78, 0x78080001}, {0xc78, 0x77090001},
819 {0xc78, 0x760a0001}, {0xc78, 0x750b0001},
820 {0xc78, 0x740c0001}, {0xc78, 0x730d0001},
821 {0xc78, 0x720e0001}, {0xc78, 0x710f0001},
822 {0xc78, 0x70100001}, {0xc78, 0x6f110001},
823 {0xc78, 0x6e120001}, {0xc78, 0x6d130001},
824 {0xc78, 0x6c140001}, {0xc78, 0x6b150001},
825 {0xc78, 0x6a160001}, {0xc78, 0x69170001},
826 {0xc78, 0x68180001}, {0xc78, 0x67190001},
827 {0xc78, 0x661a0001}, {0xc78, 0x651b0001},
828 {0xc78, 0x641c0001}, {0xc78, 0x631d0001},
829 {0xc78, 0x621e0001}, {0xc78, 0x611f0001},
830 {0xc78, 0x60200001}, {0xc78, 0x49210001},
831 {0xc78, 0x48220001}, {0xc78, 0x47230001},
832 {0xc78, 0x46240001}, {0xc78, 0x45250001},
833 {0xc78, 0x44260001}, {0xc78, 0x43270001},
834 {0xc78, 0x42280001}, {0xc78, 0x41290001},
835 {0xc78, 0x402a0001}, {0xc78, 0x262b0001},
836 {0xc78, 0x252c0001}, {0xc78, 0x242d0001},
837 {0xc78, 0x232e0001}, {0xc78, 0x222f0001},
838 {0xc78, 0x21300001}, {0xc78, 0x20310001},
839 {0xc78, 0x06320001}, {0xc78, 0x05330001},
840 {0xc78, 0x04340001}, {0xc78, 0x03350001},
841 {0xc78, 0x02360001}, {0xc78, 0x01370001},
842 {0xc78, 0x00380001}, {0xc78, 0x00390001},
843 {0xc78, 0x003a0001}, {0xc78, 0x003b0001},
844 {0xc78, 0x003c0001}, {0xc78, 0x003d0001},
845 {0xc78, 0x003e0001}, {0xc78, 0x003f0001},
846 {0xc78, 0x7b400001}, {0xc78, 0x7b410001},
847 {0xc78, 0x7b420001}, {0xc78, 0x7b430001},
848 {0xc78, 0x7b440001}, {0xc78, 0x7b450001},
849 {0xc78, 0x7a460001}, {0xc78, 0x79470001},
850 {0xc78, 0x78480001}, {0xc78, 0x77490001},
851 {0xc78, 0x764a0001}, {0xc78, 0x754b0001},
852 {0xc78, 0x744c0001}, {0xc78, 0x734d0001},
853 {0xc78, 0x724e0001}, {0xc78, 0x714f0001},
854 {0xc78, 0x70500001}, {0xc78, 0x6f510001},
855 {0xc78, 0x6e520001}, {0xc78, 0x6d530001},
856 {0xc78, 0x6c540001}, {0xc78, 0x6b550001},
857 {0xc78, 0x6a560001}, {0xc78, 0x69570001},
858 {0xc78, 0x68580001}, {0xc78, 0x67590001},
859 {0xc78, 0x665a0001}, {0xc78, 0x655b0001},
860 {0xc78, 0x645c0001}, {0xc78, 0x635d0001},
861 {0xc78, 0x625e0001}, {0xc78, 0x615f0001},
862 {0xc78, 0x60600001}, {0xc78, 0x49610001},
863 {0xc78, 0x48620001}, {0xc78, 0x47630001},
864 {0xc78, 0x46640001}, {0xc78, 0x45650001},
865 {0xc78, 0x44660001}, {0xc78, 0x43670001},
866 {0xc78, 0x42680001}, {0xc78, 0x41690001},
867 {0xc78, 0x406a0001}, {0xc78, 0x266b0001},
868 {0xc78, 0x256c0001}, {0xc78, 0x246d0001},
869 {0xc78, 0x236e0001}, {0xc78, 0x226f0001},
870 {0xc78, 0x21700001}, {0xc78, 0x20710001},
871 {0xc78, 0x06720001}, {0xc78, 0x05730001},
872 {0xc78, 0x04740001}, {0xc78, 0x03750001},
873 {0xc78, 0x02760001}, {0xc78, 0x01770001},
874 {0xc78, 0x00780001}, {0xc78, 0x00790001},
875 {0xc78, 0x007a0001}, {0xc78, 0x007b0001},
876 {0xc78, 0x007c0001}, {0xc78, 0x007d0001},
877 {0xc78, 0x007e0001}, {0xc78, 0x007f0001},
878 {0xc78, 0x3800001e}, {0xc78, 0x3801001e},
879 {0xc78, 0x3802001e}, {0xc78, 0x3803001e},
880 {0xc78, 0x3804001e}, {0xc78, 0x3805001e},
881 {0xc78, 0x3806001e}, {0xc78, 0x3807001e},
882 {0xc78, 0x3808001e}, {0xc78, 0x3c09001e},
883 {0xc78, 0x3e0a001e}, {0xc78, 0x400b001e},
884 {0xc78, 0x440c001e}, {0xc78, 0x480d001e},
885 {0xc78, 0x4c0e001e}, {0xc78, 0x500f001e},
886 {0xc78, 0x5210001e}, {0xc78, 0x5611001e},
887 {0xc78, 0x5a12001e}, {0xc78, 0x5e13001e},
888 {0xc78, 0x6014001e}, {0xc78, 0x6015001e},
889 {0xc78, 0x6016001e}, {0xc78, 0x6217001e},
890 {0xc78, 0x6218001e}, {0xc78, 0x6219001e},
891 {0xc78, 0x621a001e}, {0xc78, 0x621b001e},
892 {0xc78, 0x621c001e}, {0xc78, 0x621d001e},
893 {0xc78, 0x621e001e}, {0xc78, 0x621f001e},
894 {0xffff, 0xffffffff}
895};
896
897static struct rtl8xxxu_reg32val rtl8xxx_agc_highpa_table[] = {
898 {0xc78, 0x7b000001}, {0xc78, 0x7b010001},
899 {0xc78, 0x7b020001}, {0xc78, 0x7b030001},
900 {0xc78, 0x7b040001}, {0xc78, 0x7b050001},
901 {0xc78, 0x7b060001}, {0xc78, 0x7b070001},
902 {0xc78, 0x7b080001}, {0xc78, 0x7a090001},
903 {0xc78, 0x790a0001}, {0xc78, 0x780b0001},
904 {0xc78, 0x770c0001}, {0xc78, 0x760d0001},
905 {0xc78, 0x750e0001}, {0xc78, 0x740f0001},
906 {0xc78, 0x73100001}, {0xc78, 0x72110001},
907 {0xc78, 0x71120001}, {0xc78, 0x70130001},
908 {0xc78, 0x6f140001}, {0xc78, 0x6e150001},
909 {0xc78, 0x6d160001}, {0xc78, 0x6c170001},
910 {0xc78, 0x6b180001}, {0xc78, 0x6a190001},
911 {0xc78, 0x691a0001}, {0xc78, 0x681b0001},
912 {0xc78, 0x671c0001}, {0xc78, 0x661d0001},
913 {0xc78, 0x651e0001}, {0xc78, 0x641f0001},
914 {0xc78, 0x63200001}, {0xc78, 0x62210001},
915 {0xc78, 0x61220001}, {0xc78, 0x60230001},
916 {0xc78, 0x46240001}, {0xc78, 0x45250001},
917 {0xc78, 0x44260001}, {0xc78, 0x43270001},
918 {0xc78, 0x42280001}, {0xc78, 0x41290001},
919 {0xc78, 0x402a0001}, {0xc78, 0x262b0001},
920 {0xc78, 0x252c0001}, {0xc78, 0x242d0001},
921 {0xc78, 0x232e0001}, {0xc78, 0x222f0001},
922 {0xc78, 0x21300001}, {0xc78, 0x20310001},
923 {0xc78, 0x06320001}, {0xc78, 0x05330001},
924 {0xc78, 0x04340001}, {0xc78, 0x03350001},
925 {0xc78, 0x02360001}, {0xc78, 0x01370001},
926 {0xc78, 0x00380001}, {0xc78, 0x00390001},
927 {0xc78, 0x003a0001}, {0xc78, 0x003b0001},
928 {0xc78, 0x003c0001}, {0xc78, 0x003d0001},
929 {0xc78, 0x003e0001}, {0xc78, 0x003f0001},
930 {0xc78, 0x7b400001}, {0xc78, 0x7b410001},
931 {0xc78, 0x7b420001}, {0xc78, 0x7b430001},
932 {0xc78, 0x7b440001}, {0xc78, 0x7b450001},
933 {0xc78, 0x7b460001}, {0xc78, 0x7b470001},
934 {0xc78, 0x7b480001}, {0xc78, 0x7a490001},
935 {0xc78, 0x794a0001}, {0xc78, 0x784b0001},
936 {0xc78, 0x774c0001}, {0xc78, 0x764d0001},
937 {0xc78, 0x754e0001}, {0xc78, 0x744f0001},
938 {0xc78, 0x73500001}, {0xc78, 0x72510001},
939 {0xc78, 0x71520001}, {0xc78, 0x70530001},
940 {0xc78, 0x6f540001}, {0xc78, 0x6e550001},
941 {0xc78, 0x6d560001}, {0xc78, 0x6c570001},
942 {0xc78, 0x6b580001}, {0xc78, 0x6a590001},
943 {0xc78, 0x695a0001}, {0xc78, 0x685b0001},
944 {0xc78, 0x675c0001}, {0xc78, 0x665d0001},
945 {0xc78, 0x655e0001}, {0xc78, 0x645f0001},
946 {0xc78, 0x63600001}, {0xc78, 0x62610001},
947 {0xc78, 0x61620001}, {0xc78, 0x60630001},
948 {0xc78, 0x46640001}, {0xc78, 0x45650001},
949 {0xc78, 0x44660001}, {0xc78, 0x43670001},
950 {0xc78, 0x42680001}, {0xc78, 0x41690001},
951 {0xc78, 0x406a0001}, {0xc78, 0x266b0001},
952 {0xc78, 0x256c0001}, {0xc78, 0x246d0001},
953 {0xc78, 0x236e0001}, {0xc78, 0x226f0001},
954 {0xc78, 0x21700001}, {0xc78, 0x20710001},
955 {0xc78, 0x06720001}, {0xc78, 0x05730001},
956 {0xc78, 0x04740001}, {0xc78, 0x03750001},
957 {0xc78, 0x02760001}, {0xc78, 0x01770001},
958 {0xc78, 0x00780001}, {0xc78, 0x00790001},
959 {0xc78, 0x007a0001}, {0xc78, 0x007b0001},
960 {0xc78, 0x007c0001}, {0xc78, 0x007d0001},
961 {0xc78, 0x007e0001}, {0xc78, 0x007f0001},
962 {0xc78, 0x3800001e}, {0xc78, 0x3801001e},
963 {0xc78, 0x3802001e}, {0xc78, 0x3803001e},
964 {0xc78, 0x3804001e}, {0xc78, 0x3805001e},
965 {0xc78, 0x3806001e}, {0xc78, 0x3807001e},
966 {0xc78, 0x3808001e}, {0xc78, 0x3c09001e},
967 {0xc78, 0x3e0a001e}, {0xc78, 0x400b001e},
968 {0xc78, 0x440c001e}, {0xc78, 0x480d001e},
969 {0xc78, 0x4c0e001e}, {0xc78, 0x500f001e},
970 {0xc78, 0x5210001e}, {0xc78, 0x5611001e},
971 {0xc78, 0x5a12001e}, {0xc78, 0x5e13001e},
972 {0xc78, 0x6014001e}, {0xc78, 0x6015001e},
973 {0xc78, 0x6016001e}, {0xc78, 0x6217001e},
974 {0xc78, 0x6218001e}, {0xc78, 0x6219001e},
975 {0xc78, 0x621a001e}, {0xc78, 0x621b001e},
976 {0xc78, 0x621c001e}, {0xc78, 0x621d001e},
977 {0xc78, 0x621e001e}, {0xc78, 0x621f001e},
978 {0xffff, 0xffffffff}
979};
980
b9f498e1
JS		 981static struct rtl8xxxu_reg32val rtl8xxx_agc_8723bu_table[] = {
982 {0xc78, 0xfd000001}, {0xc78, 0xfc010001},
983 {0xc78, 0xfb020001}, {0xc78, 0xfa030001},
984 {0xc78, 0xf9040001}, {0xc78, 0xf8050001},
985 {0xc78, 0xf7060001}, {0xc78, 0xf6070001},
986 {0xc78, 0xf5080001}, {0xc78, 0xf4090001},
987 {0xc78, 0xf30a0001}, {0xc78, 0xf20b0001},
988 {0xc78, 0xf10c0001}, {0xc78, 0xf00d0001},
989 {0xc78, 0xef0e0001}, {0xc78, 0xee0f0001},
990 {0xc78, 0xed100001}, {0xc78, 0xec110001},
991 {0xc78, 0xeb120001}, {0xc78, 0xea130001},
992 {0xc78, 0xe9140001}, {0xc78, 0xe8150001},
993 {0xc78, 0xe7160001}, {0xc78, 0xe6170001},
994 {0xc78, 0xe5180001}, {0xc78, 0xe4190001},
995 {0xc78, 0xe31a0001}, {0xc78, 0xa51b0001},
996 {0xc78, 0xa41c0001}, {0xc78, 0xa31d0001},
997 {0xc78, 0x671e0001}, {0xc78, 0x661f0001},
998 {0xc78, 0x65200001}, {0xc78, 0x64210001},
999 {0xc78, 0x63220001}, {0xc78, 0x4a230001},
1000 {0xc78, 0x49240001}, {0xc78, 0x48250001},
1001 {0xc78, 0x47260001}, {0xc78, 0x46270001},
1002 {0xc78, 0x45280001}, {0xc78, 0x44290001},
1003 {0xc78, 0x432a0001}, {0xc78, 0x422b0001},
1004 {0xc78, 0x292c0001}, {0xc78, 0x282d0001},
1005 {0xc78, 0x272e0001}, {0xc78, 0x262f0001},
1006 {0xc78, 0x0a300001}, {0xc78, 0x09310001},
1007 {0xc78, 0x08320001}, {0xc78, 0x07330001},
1008 {0xc78, 0x06340001}, {0xc78, 0x05350001},
1009 {0xc78, 0x04360001}, {0xc78, 0x03370001},
1010 {0xc78, 0x02380001}, {0xc78, 0x01390001},
1011 {0xc78, 0x013a0001}, {0xc78, 0x013b0001},
1012 {0xc78, 0x013c0001}, {0xc78, 0x013d0001},
1013 {0xc78, 0x013e0001}, {0xc78, 0x013f0001},
1014 {0xc78, 0xfc400001}, {0xc78, 0xfb410001},
1015 {0xc78, 0xfa420001}, {0xc78, 0xf9430001},
1016 {0xc78, 0xf8440001}, {0xc78, 0xf7450001},
1017 {0xc78, 0xf6460001}, {0xc78, 0xf5470001},
1018 {0xc78, 0xf4480001}, {0xc78, 0xf3490001},
1019 {0xc78, 0xf24a0001}, {0xc78, 0xf14b0001},
1020 {0xc78, 0xf04c0001}, {0xc78, 0xef4d0001},
1021 {0xc78, 0xee4e0001}, {0xc78, 0xed4f0001},
1022 {0xc78, 0xec500001}, {0xc78, 0xeb510001},
1023 {0xc78, 0xea520001}, {0xc78, 0xe9530001},
1024 {0xc78, 0xe8540001}, {0xc78, 0xe7550001},
1025 {0xc78, 0xe6560001}, {0xc78, 0xe5570001},
1026 {0xc78, 0xe4580001}, {0xc78, 0xe3590001},
1027 {0xc78, 0xa65a0001}, {0xc78, 0xa55b0001},
1028 {0xc78, 0xa45c0001}, {0xc78, 0xa35d0001},
1029 {0xc78, 0x675e0001}, {0xc78, 0x665f0001},
1030 {0xc78, 0x65600001}, {0xc78, 0x64610001},
1031 {0xc78, 0x63620001}, {0xc78, 0x62630001},
1032 {0xc78, 0x61640001}, {0xc78, 0x48650001},
1033 {0xc78, 0x47660001}, {0xc78, 0x46670001},
1034 {0xc78, 0x45680001}, {0xc78, 0x44690001},
1035 {0xc78, 0x436a0001}, {0xc78, 0x426b0001},
1036 {0xc78, 0x286c0001}, {0xc78, 0x276d0001},
1037 {0xc78, 0x266e0001}, {0xc78, 0x256f0001},
1038 {0xc78, 0x24700001}, {0xc78, 0x09710001},
1039 {0xc78, 0x08720001}, {0xc78, 0x07730001},
1040 {0xc78, 0x06740001}, {0xc78, 0x05750001},
1041 {0xc78, 0x04760001}, {0xc78, 0x03770001},
1042 {0xc78, 0x02780001}, {0xc78, 0x01790001},
1043 {0xc78, 0x017a0001}, {0xc78, 0x017b0001},
1044 {0xc78, 0x017c0001}, {0xc78, 0x017d0001},
1045 {0xc78, 0x017e0001}, {0xc78, 0x017f0001},
1046 {0xc50, 0x69553422},
1047 {0xc50, 0x69553420},
1048 {0x824, 0x00390204},
1049 {0xffff, 0xffffffff}
1050};
1051
e293278d
JS		 1052static struct rtl8xxxu_reg32val rtl8xxx_agc_8192eu_std_table[] = {
1053 {0xc78, 0xfb000001}, {0xc78, 0xfb010001},
1054 {0xc78, 0xfb020001}, {0xc78, 0xfb030001},
1055 {0xc78, 0xfb040001}, {0xc78, 0xfb050001},
1056 {0xc78, 0xfa060001}, {0xc78, 0xf9070001},
1057 {0xc78, 0xf8080001}, {0xc78, 0xf7090001},
1058 {0xc78, 0xf60a0001}, {0xc78, 0xf50b0001},
1059 {0xc78, 0xf40c0001}, {0xc78, 0xf30d0001},
1060 {0xc78, 0xf20e0001}, {0xc78, 0xf10f0001},
1061 {0xc78, 0xf0100001}, {0xc78, 0xef110001},
1062 {0xc78, 0xee120001}, {0xc78, 0xed130001},
1063 {0xc78, 0xec140001}, {0xc78, 0xeb150001},
1064 {0xc78, 0xea160001}, {0xc78, 0xe9170001},
1065 {0xc78, 0xe8180001}, {0xc78, 0xe7190001},
1066 {0xc78, 0xc81a0001}, {0xc78, 0xc71b0001},
1067 {0xc78, 0xc61c0001}, {0xc78, 0x071d0001},
1068 {0xc78, 0x061e0001}, {0xc78, 0x051f0001},
1069 {0xc78, 0x04200001}, {0xc78, 0x03210001},
1070 {0xc78, 0xaa220001}, {0xc78, 0xa9230001},
1071 {0xc78, 0xa8240001}, {0xc78, 0xa7250001},
1072 {0xc78, 0xa6260001}, {0xc78, 0x85270001},
1073 {0xc78, 0x84280001}, {0xc78, 0x83290001},
1074 {0xc78, 0x252a0001}, {0xc78, 0x242b0001},
1075 {0xc78, 0x232c0001}, {0xc78, 0x222d0001},
1076 {0xc78, 0x672e0001}, {0xc78, 0x662f0001},
1077 {0xc78, 0x65300001}, {0xc78, 0x64310001},
1078 {0xc78, 0x63320001}, {0xc78, 0x62330001},
1079 {0xc78, 0x61340001}, {0xc78, 0x45350001},
1080 {0xc78, 0x44360001}, {0xc78, 0x43370001},
1081 {0xc78, 0x42380001}, {0xc78, 0x41390001},
1082 {0xc78, 0x403a0001}, {0xc78, 0x403b0001},
1083 {0xc78, 0x403c0001}, {0xc78, 0x403d0001},
1084 {0xc78, 0x403e0001}, {0xc78, 0x403f0001},
1085 {0xc78, 0xfb400001}, {0xc78, 0xfb410001},
1086 {0xc78, 0xfb420001}, {0xc78, 0xfb430001},
1087 {0xc78, 0xfb440001}, {0xc78, 0xfb450001},
1088 {0xc78, 0xfa460001}, {0xc78, 0xf9470001},
1089 {0xc78, 0xf8480001}, {0xc78, 0xf7490001},
1090 {0xc78, 0xf64a0001}, {0xc78, 0xf54b0001},
1091 {0xc78, 0xf44c0001}, {0xc78, 0xf34d0001},
1092 {0xc78, 0xf24e0001}, {0xc78, 0xf14f0001},
1093 {0xc78, 0xf0500001}, {0xc78, 0xef510001},
1094 {0xc78, 0xee520001}, {0xc78, 0xed530001},
1095 {0xc78, 0xec540001}, {0xc78, 0xeb550001},
1096 {0xc78, 0xea560001}, {0xc78, 0xe9570001},
1097 {0xc78, 0xe8580001}, {0xc78, 0xe7590001},
1098 {0xc78, 0xe65a0001}, {0xc78, 0xe55b0001},
1099 {0xc78, 0xe45c0001}, {0xc78, 0xe35d0001},
1100 {0xc78, 0xe25e0001}, {0xc78, 0xe15f0001},
1101 {0xc78, 0x8a600001}, {0xc78, 0x89610001},
1102 {0xc78, 0x88620001}, {0xc78, 0x87630001},
1103 {0xc78, 0x86640001}, {0xc78, 0x85650001},
1104 {0xc78, 0x84660001}, {0xc78, 0x83670001},
1105 {0xc78, 0x82680001}, {0xc78, 0x6b690001},
1106 {0xc78, 0x6a6a0001}, {0xc78, 0x696b0001},
1107 {0xc78, 0x686c0001}, {0xc78, 0x676d0001},
1108 {0xc78, 0x666e0001}, {0xc78, 0x656f0001},
1109 {0xc78, 0x64700001}, {0xc78, 0x63710001},
1110 {0xc78, 0x62720001}, {0xc78, 0x61730001},
1111 {0xc78, 0x49740001}, {0xc78, 0x48750001},
1112 {0xc78, 0x47760001}, {0xc78, 0x46770001},
1113 {0xc78, 0x45780001}, {0xc78, 0x44790001},
1114 {0xc78, 0x437a0001}, {0xc78, 0x427b0001},
1115 {0xc78, 0x417c0001}, {0xc78, 0x407d0001},
1116 {0xc78, 0x407e0001}, {0xc78, 0x407f0001},
1117 {0xc50, 0x00040022}, {0xc50, 0x00040020},
1118 {0xffff, 0xffffffff}
1119};
1120
1121static struct rtl8xxxu_reg32val rtl8xxx_agc_8192eu_highpa_table[] = {
1122 {0xc78, 0xfa000001}, {0xc78, 0xf9010001},
1123 {0xc78, 0xf8020001}, {0xc78, 0xf7030001},
1124 {0xc78, 0xf6040001}, {0xc78, 0xf5050001},
1125 {0xc78, 0xf4060001}, {0xc78, 0xf3070001},
1126 {0xc78, 0xf2080001}, {0xc78, 0xf1090001},
1127 {0xc78, 0xf00a0001}, {0xc78, 0xef0b0001},
1128 {0xc78, 0xee0c0001}, {0xc78, 0xed0d0001},
1129 {0xc78, 0xec0e0001}, {0xc78, 0xeb0f0001},
1130 {0xc78, 0xea100001}, {0xc78, 0xe9110001},
1131 {0xc78, 0xe8120001}, {0xc78, 0xe7130001},
1132 {0xc78, 0xe6140001}, {0xc78, 0xe5150001},
1133 {0xc78, 0xe4160001}, {0xc78, 0xe3170001},
1134 {0xc78, 0xe2180001}, {0xc78, 0xe1190001},
1135 {0xc78, 0x8a1a0001}, {0xc78, 0x891b0001},
1136 {0xc78, 0x881c0001}, {0xc78, 0x871d0001},
1137 {0xc78, 0x861e0001}, {0xc78, 0x851f0001},
1138 {0xc78, 0x84200001}, {0xc78, 0x83210001},
1139 {0xc78, 0x82220001}, {0xc78, 0x6a230001},
1140 {0xc78, 0x69240001}, {0xc78, 0x68250001},
1141 {0xc78, 0x67260001}, {0xc78, 0x66270001},
1142 {0xc78, 0x65280001}, {0xc78, 0x64290001},
1143 {0xc78, 0x632a0001}, {0xc78, 0x622b0001},
1144 {0xc78, 0x612c0001}, {0xc78, 0x602d0001},
1145 {0xc78, 0x472e0001}, {0xc78, 0x462f0001},
1146 {0xc78, 0x45300001}, {0xc78, 0x44310001},
1147 {0xc78, 0x43320001}, {0xc78, 0x42330001},
1148 {0xc78, 0x41340001}, {0xc78, 0x40350001},
1149 {0xc78, 0x40360001}, {0xc78, 0x40370001},
1150 {0xc78, 0x40380001}, {0xc78, 0x40390001},
1151 {0xc78, 0x403a0001}, {0xc78, 0x403b0001},
1152 {0xc78, 0x403c0001}, {0xc78, 0x403d0001},
1153 {0xc78, 0x403e0001}, {0xc78, 0x403f0001},
1154 {0xc78, 0xfa400001}, {0xc78, 0xf9410001},
1155 {0xc78, 0xf8420001}, {0xc78, 0xf7430001},
1156 {0xc78, 0xf6440001}, {0xc78, 0xf5450001},
1157 {0xc78, 0xf4460001}, {0xc78, 0xf3470001},
1158 {0xc78, 0xf2480001}, {0xc78, 0xf1490001},
1159 {0xc78, 0xf04a0001}, {0xc78, 0xef4b0001},
1160 {0xc78, 0xee4c0001}, {0xc78, 0xed4d0001},
1161 {0xc78, 0xec4e0001}, {0xc78, 0xeb4f0001},
1162 {0xc78, 0xea500001}, {0xc78, 0xe9510001},
1163 {0xc78, 0xe8520001}, {0xc78, 0xe7530001},
1164 {0xc78, 0xe6540001}, {0xc78, 0xe5550001},
1165 {0xc78, 0xe4560001}, {0xc78, 0xe3570001},
1166 {0xc78, 0xe2580001}, {0xc78, 0xe1590001},
1167 {0xc78, 0x8a5a0001}, {0xc78, 0x895b0001},
1168 {0xc78, 0x885c0001}, {0xc78, 0x875d0001},
1169 {0xc78, 0x865e0001}, {0xc78, 0x855f0001},
1170 {0xc78, 0x84600001}, {0xc78, 0x83610001},
1171 {0xc78, 0x82620001}, {0xc78, 0x6a630001},
1172 {0xc78, 0x69640001}, {0xc78, 0x68650001},
1173 {0xc78, 0x67660001}, {0xc78, 0x66670001},
1174 {0xc78, 0x65680001}, {0xc78, 0x64690001},
1175 {0xc78, 0x636a0001}, {0xc78, 0x626b0001},
1176 {0xc78, 0x616c0001}, {0xc78, 0x606d0001},
1177 {0xc78, 0x476e0001}, {0xc78, 0x466f0001},
1178 {0xc78, 0x45700001}, {0xc78, 0x44710001},
1179 {0xc78, 0x43720001}, {0xc78, 0x42730001},
1180 {0xc78, 0x41740001}, {0xc78, 0x40750001},
1181 {0xc78, 0x40760001}, {0xc78, 0x40770001},
1182 {0xc78, 0x40780001}, {0xc78, 0x40790001},
1183 {0xc78, 0x407a0001}, {0xc78, 0x407b0001},
1184 {0xc78, 0x407c0001}, {0xc78, 0x407d0001},
1185 {0xc78, 0x407e0001}, {0xc78, 0x407f0001},
1186 {0xc50, 0x00040222}, {0xc50, 0x00040220},
1187 {0xffff, 0xffffffff}
1188};
1189
26f1fad2
JS		 1190static struct rtl8xxxu_rfregval rtl8723au_radioa_1t_init_table[] = {
1191 {0x00, 0x00030159}, {0x01, 0x00031284},
1192 {0x02, 0x00098000}, {0x03, 0x00039c63},
1193 {0x04, 0x000210e7}, {0x09, 0x0002044f},
1194 {0x0a, 0x0001a3f1}, {0x0b, 0x00014787},
1195 {0x0c, 0x000896fe}, {0x0d, 0x0000e02c},
1196 {0x0e, 0x00039ce7}, {0x0f, 0x00000451},
1197 {0x19, 0x00000000}, {0x1a, 0x00030355},
1198 {0x1b, 0x00060a00}, {0x1c, 0x000fc378},
1199 {0x1d, 0x000a1250}, {0x1e, 0x0000024f},
1200 {0x1f, 0x00000000}, {0x20, 0x0000b614},
1201 {0x21, 0x0006c000}, {0x22, 0x00000000},
1202 {0x23, 0x00001558}, {0x24, 0x00000060},
1203 {0x25, 0x00000483}, {0x26, 0x0004f000},
1204 {0x27, 0x000ec7d9}, {0x28, 0x00057730},
1205 {0x29, 0x00004783}, {0x2a, 0x00000001},
1206 {0x2b, 0x00021334}, {0x2a, 0x00000000},
1207 {0x2b, 0x00000054}, {0x2a, 0x00000001},
1208 {0x2b, 0x00000808}, {0x2b, 0x00053333},
1209 {0x2c, 0x0000000c}, {0x2a, 0x00000002},
1210 {0x2b, 0x00000808}, {0x2b, 0x0005b333},
1211 {0x2c, 0x0000000d}, {0x2a, 0x00000003},
1212 {0x2b, 0x00000808}, {0x2b, 0x00063333},
1213 {0x2c, 0x0000000d}, {0x2a, 0x00000004},
1214 {0x2b, 0x00000808}, {0x2b, 0x0006b333},
1215 {0x2c, 0x0000000d}, {0x2a, 0x00000005},
1216 {0x2b, 0x00000808}, {0x2b, 0x00073333},
1217 {0x2c, 0x0000000d}, {0x2a, 0x00000006},
1218 {0x2b, 0x00000709}, {0x2b, 0x0005b333},
1219 {0x2c, 0x0000000d}, {0x2a, 0x00000007},
1220 {0x2b, 0x00000709}, {0x2b, 0x00063333},
1221 {0x2c, 0x0000000d}, {0x2a, 0x00000008},
1222 {0x2b, 0x0000060a}, {0x2b, 0x0004b333},
1223 {0x2c, 0x0000000d}, {0x2a, 0x00000009},
1224 {0x2b, 0x0000060a}, {0x2b, 0x00053333},
1225 {0x2c, 0x0000000d}, {0x2a, 0x0000000a},
1226 {0x2b, 0x0000060a}, {0x2b, 0x0005b333},
1227 {0x2c, 0x0000000d}, {0x2a, 0x0000000b},
1228 {0x2b, 0x0000060a}, {0x2b, 0x00063333},
1229 {0x2c, 0x0000000d}, {0x2a, 0x0000000c},
1230 {0x2b, 0x0000060a}, {0x2b, 0x0006b333},
1231 {0x2c, 0x0000000d}, {0x2a, 0x0000000d},
1232 {0x2b, 0x0000060a}, {0x2b, 0x00073333},
1233 {0x2c, 0x0000000d}, {0x2a, 0x0000000e},
1234 {0x2b, 0x0000050b}, {0x2b, 0x00066666},
1235 {0x2c, 0x0000001a}, {0x2a, 0x000e0000},
1236 {0x10, 0x0004000f}, {0x11, 0x000e31fc},
1237 {0x10, 0x0006000f}, {0x11, 0x000ff9f8},
1238 {0x10, 0x0002000f}, {0x11, 0x000203f9},
1239 {0x10, 0x0003000f}, {0x11, 0x000ff500},
1240 {0x10, 0x00000000}, {0x11, 0x00000000},
1241 {0x10, 0x0008000f}, {0x11, 0x0003f100},
1242 {0x10, 0x0009000f}, {0x11, 0x00023100},
1243 {0x12, 0x00032000}, {0x12, 0x00071000},
1244 {0x12, 0x000b0000}, {0x12, 0x000fc000},
1245 {0x13, 0x000287b3}, {0x13, 0x000244b7},
1246 {0x13, 0x000204ab}, {0x13, 0x0001c49f},
1247 {0x13, 0x00018493}, {0x13, 0x0001429b},
1248 {0x13, 0x00010299}, {0x13, 0x0000c29c},
1249 {0x13, 0x000081a0}, {0x13, 0x000040ac},
1250 {0x13, 0x00000020}, {0x14, 0x0001944c},
1251 {0x14, 0x00059444}, {0x14, 0x0009944c},
1252 {0x14, 0x000d9444}, {0x15, 0x0000f474},
1253 {0x15, 0x0004f477}, {0x15, 0x0008f455},
1254 {0x15, 0x000cf455}, {0x16, 0x00000339},
1255 {0x16, 0x00040339}, {0x16, 0x00080339},
1256 {0x16, 0x000c0366}, {0x00, 0x00010159},
1257 {0x18, 0x0000f401}, {0xfe, 0x00000000},
1258 {0xfe, 0x00000000}, {0x1f, 0x00000003},
1259 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1260 {0x1e, 0x00000247}, {0x1f, 0x00000000},
1261 {0x00, 0x00030159},
1262 {0xff, 0xffffffff}
1263};
1264
22a31d45
JS		 1265static struct rtl8xxxu_rfregval rtl8723bu_radioa_1t_init_table[] = {
1266 {0x00, 0x00010000}, {0xb0, 0x000dffe0},
1267 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1268 {0xfe, 0x00000000}, {0xb1, 0x00000018},
1269 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1270 {0xfe, 0x00000000}, {0xb2, 0x00084c00},
1271 {0xb5, 0x0000d2cc}, {0xb6, 0x000925aa},
1272 {0xb7, 0x00000010}, {0xb8, 0x0000907f},
1273 {0x5c, 0x00000002}, {0x7c, 0x00000002},
1274 {0x7e, 0x00000005}, {0x8b, 0x0006fc00},
1275 {0xb0, 0x000ff9f0}, {0x1c, 0x000739d2},
1276 {0x1e, 0x00000000}, {0xdf, 0x00000780},
1277 {0x50, 0x00067435},
1278 /*
1279 * The 8723bu vendor driver indicates that bit 8 should be set in
1280 * 0x51 for package types TFBGA90, TFBGA80, and TFBGA79. However
1281 * they never actually check the package type - and just default
1282 * to not setting it.
1283 */
1284 {0x51, 0x0006b04e},
1285 {0x52, 0x000007d2}, {0x53, 0x00000000},
1286 {0x54, 0x00050400}, {0x55, 0x0004026e},
1287 {0xdd, 0x0000004c}, {0x70, 0x00067435},
1288 /*
1289 * 0x71 has same package type condition as for register 0x51
1290 */
1291 {0x71, 0x0006b04e},
1292 {0x72, 0x000007d2}, {0x73, 0x00000000},
1293 {0x74, 0x00050400}, {0x75, 0x0004026e},
1294 {0xef, 0x00000100}, {0x34, 0x0000add7},
1295 {0x35, 0x00005c00}, {0x34, 0x00009dd4},
1296 {0x35, 0x00005000}, {0x34, 0x00008dd1},
1297 {0x35, 0x00004400}, {0x34, 0x00007dce},
1298 {0x35, 0x00003800}, {0x34, 0x00006cd1},
1299 {0x35, 0x00004400}, {0x34, 0x00005cce},
1300 {0x35, 0x00003800}, {0x34, 0x000048ce},
1301 {0x35, 0x00004400}, {0x34, 0x000034ce},
1302 {0x35, 0x00003800}, {0x34, 0x00002451},
1303 {0x35, 0x00004400}, {0x34, 0x0000144e},
1304 {0x35, 0x00003800}, {0x34, 0x00000051},
1305 {0x35, 0x00004400}, {0xef, 0x00000000},
1306 {0xef, 0x00000100}, {0xed, 0x00000010},
1307 {0x44, 0x0000add7}, {0x44, 0x00009dd4},
1308 {0x44, 0x00008dd1}, {0x44, 0x00007dce},
1309 {0x44, 0x00006cc1}, {0x44, 0x00005cce},
1310 {0x44, 0x000044d1}, {0x44, 0x000034ce},
1311 {0x44, 0x00002451}, {0x44, 0x0000144e},
1312 {0x44, 0x00000051}, {0xef, 0x00000000},
1313 {0xed, 0x00000000}, {0x7f, 0x00020080},
1314 {0xef, 0x00002000}, {0x3b, 0x000380ef},
1315 {0x3b, 0x000302fe}, {0x3b, 0x00028ce6},
1316 {0x3b, 0x000200bc}, {0x3b, 0x000188a5},
1317 {0x3b, 0x00010fbc}, {0x3b, 0x00008f71},
1318 {0x3b, 0x00000900}, {0xef, 0x00000000},
1319 {0xed, 0x00000001}, {0x40, 0x000380ef},
1320 {0x40, 0x000302fe}, {0x40, 0x00028ce6},
1321 {0x40, 0x000200bc}, {0x40, 0x000188a5},
1322 {0x40, 0x00010fbc}, {0x40, 0x00008f71},
1323 {0x40, 0x00000900}, {0xed, 0x00000000},
1324 {0x82, 0x00080000}, {0x83, 0x00008000},
1325 {0x84, 0x00048d80}, {0x85, 0x00068000},
1326 {0xa2, 0x00080000}, {0xa3, 0x00008000},
1327 {0xa4, 0x00048d80}, {0xa5, 0x00068000},
1328 {0xed, 0x00000002}, {0xef, 0x00000002},
1329 {0x56, 0x00000032}, {0x76, 0x00000032},
1330 {0x01, 0x00000780},
1331 {0xff, 0xffffffff}
1332};
1333
06d05463 1334#ifdef CONFIG_RTL8XXXU_UNTESTED
26f1fad2
JS		 1335static struct rtl8xxxu_rfregval rtl8192cu_radioa_2t_init_table[] = {
1336 {0x00, 0x00030159}, {0x01, 0x00031284},
1337 {0x02, 0x00098000}, {0x03, 0x00018c63},
1338 {0x04, 0x000210e7}, {0x09, 0x0002044f},
1339 {0x0a, 0x0001adb1}, {0x0b, 0x00054867},
1340 {0x0c, 0x0008992e}, {0x0d, 0x0000e52c},
1341 {0x0e, 0x00039ce7}, {0x0f, 0x00000451},
1342 {0x19, 0x00000000}, {0x1a, 0x00010255},
1343 {0x1b, 0x00060a00}, {0x1c, 0x000fc378},
1344 {0x1d, 0x000a1250}, {0x1e, 0x0004445f},
1345 {0x1f, 0x00080001}, {0x20, 0x0000b614},
1346 {0x21, 0x0006c000}, {0x22, 0x00000000},
1347 {0x23, 0x00001558}, {0x24, 0x00000060},
1348 {0x25, 0x00000483}, {0x26, 0x0004f000},
1349 {0x27, 0x000ec7d9}, {0x28, 0x000577c0},
1350 {0x29, 0x00004783}, {0x2a, 0x00000001},
1351 {0x2b, 0x00021334}, {0x2a, 0x00000000},
1352 {0x2b, 0x00000054}, {0x2a, 0x00000001},
1353 {0x2b, 0x00000808}, {0x2b, 0x00053333},
1354 {0x2c, 0x0000000c}, {0x2a, 0x00000002},
1355 {0x2b, 0x00000808}, {0x2b, 0x0005b333},
1356 {0x2c, 0x0000000d}, {0x2a, 0x00000003},
1357 {0x2b, 0x00000808}, {0x2b, 0x00063333},
1358 {0x2c, 0x0000000d}, {0x2a, 0x00000004},
1359 {0x2b, 0x00000808}, {0x2b, 0x0006b333},
1360 {0x2c, 0x0000000d}, {0x2a, 0x00000005},
1361 {0x2b, 0x00000808}, {0x2b, 0x00073333},
1362 {0x2c, 0x0000000d}, {0x2a, 0x00000006},
1363 {0x2b, 0x00000709}, {0x2b, 0x0005b333},
1364 {0x2c, 0x0000000d}, {0x2a, 0x00000007},
1365 {0x2b, 0x00000709}, {0x2b, 0x00063333},
1366 {0x2c, 0x0000000d}, {0x2a, 0x00000008},
1367 {0x2b, 0x0000060a}, {0x2b, 0x0004b333},
1368 {0x2c, 0x0000000d}, {0x2a, 0x00000009},
1369 {0x2b, 0x0000060a}, {0x2b, 0x00053333},
1370 {0x2c, 0x0000000d}, {0x2a, 0x0000000a},
1371 {0x2b, 0x0000060a}, {0x2b, 0x0005b333},
1372 {0x2c, 0x0000000d}, {0x2a, 0x0000000b},
1373 {0x2b, 0x0000060a}, {0x2b, 0x00063333},
1374 {0x2c, 0x0000000d}, {0x2a, 0x0000000c},
1375 {0x2b, 0x0000060a}, {0x2b, 0x0006b333},
1376 {0x2c, 0x0000000d}, {0x2a, 0x0000000d},
1377 {0x2b, 0x0000060a}, {0x2b, 0x00073333},
1378 {0x2c, 0x0000000d}, {0x2a, 0x0000000e},
1379 {0x2b, 0x0000050b}, {0x2b, 0x00066666},
1380 {0x2c, 0x0000001a}, {0x2a, 0x000e0000},
1381 {0x10, 0x0004000f}, {0x11, 0x000e31fc},
1382 {0x10, 0x0006000f}, {0x11, 0x000ff9f8},
1383 {0x10, 0x0002000f}, {0x11, 0x000203f9},
1384 {0x10, 0x0003000f}, {0x11, 0x000ff500},
1385 {0x10, 0x00000000}, {0x11, 0x00000000},
1386 {0x10, 0x0008000f}, {0x11, 0x0003f100},
1387 {0x10, 0x0009000f}, {0x11, 0x00023100},
1388 {0x12, 0x00032000}, {0x12, 0x00071000},
1389 {0x12, 0x000b0000}, {0x12, 0x000fc000},
1390 {0x13, 0x000287b3}, {0x13, 0x000244b7},
1391 {0x13, 0x000204ab}, {0x13, 0x0001c49f},
1392 {0x13, 0x00018493}, {0x13, 0x0001429b},
1393 {0x13, 0x00010299}, {0x13, 0x0000c29c},
1394 {0x13, 0x000081a0}, {0x13, 0x000040ac},
1395 {0x13, 0x00000020}, {0x14, 0x0001944c},
1396 {0x14, 0x00059444}, {0x14, 0x0009944c},
1397 {0x14, 0x000d9444}, {0x15, 0x0000f424},
1398 {0x15, 0x0004f424}, {0x15, 0x0008f424},
1399 {0x15, 0x000cf424}, {0x16, 0x000e0330},
1400 {0x16, 0x000a0330}, {0x16, 0x00060330},
1401 {0x16, 0x00020330}, {0x00, 0x00010159},
1402 {0x18, 0x0000f401}, {0xfe, 0x00000000},
1403 {0xfe, 0x00000000}, {0x1f, 0x00080003},
1404 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1405 {0x1e, 0x00044457}, {0x1f, 0x00080000},
1406 {0x00, 0x00030159},
1407 {0xff, 0xffffffff}
1408};
1409
1410static struct rtl8xxxu_rfregval rtl8192cu_radiob_2t_init_table[] = {
1411 {0x00, 0x00030159}, {0x01, 0x00031284},
1412 {0x02, 0x00098000}, {0x03, 0x00018c63},
1413 {0x04, 0x000210e7}, {0x09, 0x0002044f},
1414 {0x0a, 0x0001adb1}, {0x0b, 0x00054867},
1415 {0x0c, 0x0008992e}, {0x0d, 0x0000e52c},
1416 {0x0e, 0x00039ce7}, {0x0f, 0x00000451},
1417 {0x12, 0x00032000}, {0x12, 0x00071000},
1418 {0x12, 0x000b0000}, {0x12, 0x000fc000},
1419 {0x13, 0x000287af}, {0x13, 0x000244b7},
1420 {0x13, 0x000204ab}, {0x13, 0x0001c49f},
1421 {0x13, 0x00018493}, {0x13, 0x00014297},
1422 {0x13, 0x00010295}, {0x13, 0x0000c298},
1423 {0x13, 0x0000819c}, {0x13, 0x000040a8},
1424 {0x13, 0x0000001c}, {0x14, 0x0001944c},
1425 {0x14, 0x00059444}, {0x14, 0x0009944c},
1426 {0x14, 0x000d9444}, {0x15, 0x0000f424},
1427 {0x15, 0x0004f424}, {0x15, 0x0008f424},
1428 {0x15, 0x000cf424}, {0x16, 0x000e0330},
1429 {0x16, 0x000a0330}, {0x16, 0x00060330},
1430 {0x16, 0x00020330},
1431 {0xff, 0xffffffff}
1432};
1433
1434static struct rtl8xxxu_rfregval rtl8192cu_radioa_1t_init_table[] = {
1435 {0x00, 0x00030159}, {0x01, 0x00031284},
1436 {0x02, 0x00098000}, {0x03, 0x00018c63},
1437 {0x04, 0x000210e7}, {0x09, 0x0002044f},
1438 {0x0a, 0x0001adb1}, {0x0b, 0x00054867},
1439 {0x0c, 0x0008992e}, {0x0d, 0x0000e52c},
1440 {0x0e, 0x00039ce7}, {0x0f, 0x00000451},
1441 {0x19, 0x00000000}, {0x1a, 0x00010255},
1442 {0x1b, 0x00060a00}, {0x1c, 0x000fc378},
1443 {0x1d, 0x000a1250}, {0x1e, 0x0004445f},
1444 {0x1f, 0x00080001}, {0x20, 0x0000b614},
1445 {0x21, 0x0006c000}, {0x22, 0x00000000},
1446 {0x23, 0x00001558}, {0x24, 0x00000060},
1447 {0x25, 0x00000483}, {0x26, 0x0004f000},
1448 {0x27, 0x000ec7d9}, {0x28, 0x000577c0},
1449 {0x29, 0x00004783}, {0x2a, 0x00000001},
1450 {0x2b, 0x00021334}, {0x2a, 0x00000000},
1451 {0x2b, 0x00000054}, {0x2a, 0x00000001},
1452 {0x2b, 0x00000808}, {0x2b, 0x00053333},
1453 {0x2c, 0x0000000c}, {0x2a, 0x00000002},
1454 {0x2b, 0x00000808}, {0x2b, 0x0005b333},
1455 {0x2c, 0x0000000d}, {0x2a, 0x00000003},
1456 {0x2b, 0x00000808}, {0x2b, 0x00063333},
1457 {0x2c, 0x0000000d}, {0x2a, 0x00000004},
1458 {0x2b, 0x00000808}, {0x2b, 0x0006b333},
1459 {0x2c, 0x0000000d}, {0x2a, 0x00000005},
1460 {0x2b, 0x00000808}, {0x2b, 0x00073333},
1461 {0x2c, 0x0000000d}, {0x2a, 0x00000006},
1462 {0x2b, 0x00000709}, {0x2b, 0x0005b333},
1463 {0x2c, 0x0000000d}, {0x2a, 0x00000007},
1464 {0x2b, 0x00000709}, {0x2b, 0x00063333},
1465 {0x2c, 0x0000000d}, {0x2a, 0x00000008},
1466 {0x2b, 0x0000060a}, {0x2b, 0x0004b333},
1467 {0x2c, 0x0000000d}, {0x2a, 0x00000009},
1468 {0x2b, 0x0000060a}, {0x2b, 0x00053333},
1469 {0x2c, 0x0000000d}, {0x2a, 0x0000000a},
1470 {0x2b, 0x0000060a}, {0x2b, 0x0005b333},
1471 {0x2c, 0x0000000d}, {0x2a, 0x0000000b},
1472 {0x2b, 0x0000060a}, {0x2b, 0x00063333},
1473 {0x2c, 0x0000000d}, {0x2a, 0x0000000c},
1474 {0x2b, 0x0000060a}, {0x2b, 0x0006b333},
1475 {0x2c, 0x0000000d}, {0x2a, 0x0000000d},
1476 {0x2b, 0x0000060a}, {0x2b, 0x00073333},
1477 {0x2c, 0x0000000d}, {0x2a, 0x0000000e},
1478 {0x2b, 0x0000050b}, {0x2b, 0x00066666},
1479 {0x2c, 0x0000001a}, {0x2a, 0x000e0000},
1480 {0x10, 0x0004000f}, {0x11, 0x000e31fc},
1481 {0x10, 0x0006000f}, {0x11, 0x000ff9f8},
1482 {0x10, 0x0002000f}, {0x11, 0x000203f9},
1483 {0x10, 0x0003000f}, {0x11, 0x000ff500},
1484 {0x10, 0x00000000}, {0x11, 0x00000000},
1485 {0x10, 0x0008000f}, {0x11, 0x0003f100},
1486 {0x10, 0x0009000f}, {0x11, 0x00023100},
1487 {0x12, 0x00032000}, {0x12, 0x00071000},
1488 {0x12, 0x000b0000}, {0x12, 0x000fc000},
1489 {0x13, 0x000287b3}, {0x13, 0x000244b7},
1490 {0x13, 0x000204ab}, {0x13, 0x0001c49f},
1491 {0x13, 0x00018493}, {0x13, 0x0001429b},
1492 {0x13, 0x00010299}, {0x13, 0x0000c29c},
1493 {0x13, 0x000081a0}, {0x13, 0x000040ac},
1494 {0x13, 0x00000020}, {0x14, 0x0001944c},
1495 {0x14, 0x00059444}, {0x14, 0x0009944c},
1496 {0x14, 0x000d9444}, {0x15, 0x0000f405},
1497 {0x15, 0x0004f405}, {0x15, 0x0008f405},
1498 {0x15, 0x000cf405}, {0x16, 0x000e0330},
1499 {0x16, 0x000a0330}, {0x16, 0x00060330},
1500 {0x16, 0x00020330}, {0x00, 0x00010159},
1501 {0x18, 0x0000f401}, {0xfe, 0x00000000},
1502 {0xfe, 0x00000000}, {0x1f, 0x00080003},
1503 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1504 {0x1e, 0x00044457}, {0x1f, 0x00080000},
1505 {0x00, 0x00030159},
1506 {0xff, 0xffffffff}
1507};
1508
1509static struct rtl8xxxu_rfregval rtl8188ru_radioa_1t_highpa_table[] = {
1510 {0x00, 0x00030159}, {0x01, 0x00031284},
1511 {0x02, 0x00098000}, {0x03, 0x00018c63},
1512 {0x04, 0x000210e7}, {0x09, 0x0002044f},
1513 {0x0a, 0x0001adb0}, {0x0b, 0x00054867},
1514 {0x0c, 0x0008992e}, {0x0d, 0x0000e529},
1515 {0x0e, 0x00039ce7}, {0x0f, 0x00000451},
1516 {0x19, 0x00000000}, {0x1a, 0x00000255},
1517 {0x1b, 0x00060a00}, {0x1c, 0x000fc378},
1518 {0x1d, 0x000a1250}, {0x1e, 0x0004445f},
1519 {0x1f, 0x00080001}, {0x20, 0x0000b614},
1520 {0x21, 0x0006c000}, {0x22, 0x0000083c},
1521 {0x23, 0x00001558}, {0x24, 0x00000060},
1522 {0x25, 0x00000483}, {0x26, 0x0004f000},
1523 {0x27, 0x000ec7d9}, {0x28, 0x000977c0},
1524 {0x29, 0x00004783}, {0x2a, 0x00000001},
1525 {0x2b, 0x00021334}, {0x2a, 0x00000000},
1526 {0x2b, 0x00000054}, {0x2a, 0x00000001},
1527 {0x2b, 0x00000808}, {0x2b, 0x00053333},
1528 {0x2c, 0x0000000c}, {0x2a, 0x00000002},
1529 {0x2b, 0x00000808}, {0x2b, 0x0005b333},
1530 {0x2c, 0x0000000d}, {0x2a, 0x00000003},
1531 {0x2b, 0x00000808}, {0x2b, 0x00063333},
1532 {0x2c, 0x0000000d}, {0x2a, 0x00000004},
1533 {0x2b, 0x00000808}, {0x2b, 0x0006b333},
1534 {0x2c, 0x0000000d}, {0x2a, 0x00000005},
1535 {0x2b, 0x00000808}, {0x2b, 0x00073333},
1536 {0x2c, 0x0000000d}, {0x2a, 0x00000006},
1537 {0x2b, 0x00000709}, {0x2b, 0x0005b333},
1538 {0x2c, 0x0000000d}, {0x2a, 0x00000007},
1539 {0x2b, 0x00000709}, {0x2b, 0x00063333},
1540 {0x2c, 0x0000000d}, {0x2a, 0x00000008},
1541 {0x2b, 0x0000060a}, {0x2b, 0x0004b333},
1542 {0x2c, 0x0000000d}, {0x2a, 0x00000009},
1543 {0x2b, 0x0000060a}, {0x2b, 0x00053333},
1544 {0x2c, 0x0000000d}, {0x2a, 0x0000000a},
1545 {0x2b, 0x0000060a}, {0x2b, 0x0005b333},
1546 {0x2c, 0x0000000d}, {0x2a, 0x0000000b},
1547 {0x2b, 0x0000060a}, {0x2b, 0x00063333},
1548 {0x2c, 0x0000000d}, {0x2a, 0x0000000c},
1549 {0x2b, 0x0000060a}, {0x2b, 0x0006b333},
1550 {0x2c, 0x0000000d}, {0x2a, 0x0000000d},
1551 {0x2b, 0x0000060a}, {0x2b, 0x00073333},
1552 {0x2c, 0x0000000d}, {0x2a, 0x0000000e},
1553 {0x2b, 0x0000050b}, {0x2b, 0x00066666},
1554 {0x2c, 0x0000001a}, {0x2a, 0x000e0000},
1555 {0x10, 0x0004000f}, {0x11, 0x000e31fc},
1556 {0x10, 0x0006000f}, {0x11, 0x000ff9f8},
1557 {0x10, 0x0002000f}, {0x11, 0x000203f9},
1558 {0x10, 0x0003000f}, {0x11, 0x000ff500},
1559 {0x10, 0x00000000}, {0x11, 0x00000000},
1560 {0x10, 0x0008000f}, {0x11, 0x0003f100},
1561 {0x10, 0x0009000f}, {0x11, 0x00023100},
1562 {0x12, 0x000d8000}, {0x12, 0x00090000},
1563 {0x12, 0x00051000}, {0x12, 0x00012000},
1564 {0x13, 0x00028fb4}, {0x13, 0x00024fa8},
1565 {0x13, 0x000207a4}, {0x13, 0x0001c3b0},
1566 {0x13, 0x000183a4}, {0x13, 0x00014398},
1567 {0x13, 0x000101a4}, {0x13, 0x0000c198},
1568 {0x13, 0x000080a4}, {0x13, 0x00004098},
1569 {0x13, 0x00000000}, {0x14, 0x0001944c},
1570 {0x14, 0x00059444}, {0x14, 0x0009944c},
1571 {0x14, 0x000d9444}, {0x15, 0x0000f405},
1572 {0x15, 0x0004f405}, {0x15, 0x0008f405},
1573 {0x15, 0x000cf405}, {0x16, 0x000e0330},
1574 {0x16, 0x000a0330}, {0x16, 0x00060330},
1575 {0x16, 0x00020330}, {0x00, 0x00010159},
1576 {0x18, 0x0000f401}, {0xfe, 0x00000000},
1577 {0xfe, 0x00000000}, {0x1f, 0x00080003},
1578 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1579 {0x1e, 0x00044457}, {0x1f, 0x00080000},
1580 {0x00, 0x00030159},
1581 {0xff, 0xffffffff}
1582};
06d05463 1583#endif
26f1fad2 1584
19102f84
JS		 1585static struct rtl8xxxu_rfregval rtl8192eu_radioa_init_table[] = {
1586 {0x7f, 0x00000082}, {0x81, 0x0003fc00},
1587 {0x00, 0x00030000}, {0x08, 0x00008400},
1588 {0x18, 0x00000407}, {0x19, 0x00000012},
1589 {0x1b, 0x00000064}, {0x1e, 0x00080009},
1590 {0x1f, 0x00000880}, {0x2f, 0x0001a060},
1591 {0x3f, 0x00000000}, {0x42, 0x000060c0},
1592 {0x57, 0x000d0000}, {0x58, 0x000be180},
1593 {0x67, 0x00001552}, {0x83, 0x00000000},
1594 {0xb0, 0x000ff9f1}, {0xb1, 0x00055418},
1595 {0xb2, 0x0008cc00}, {0xb4, 0x00043083},
1596 {0xb5, 0x00008166}, {0xb6, 0x0000803e},
1597 {0xb7, 0x0001c69f}, {0xb8, 0x0000407f},
1598 {0xb9, 0x00080001}, {0xba, 0x00040001},
1599 {0xbb, 0x00000400}, {0xbf, 0x000c0000},
1600 {0xc2, 0x00002400}, {0xc3, 0x00000009},
1601 {0xc4, 0x00040c91}, {0xc5, 0x00099999},
1602 {0xc6, 0x000000a3}, {0xc7, 0x00088820},
1603 {0xc8, 0x00076c06}, {0xc9, 0x00000000},
1604 {0xca, 0x00080000}, {0xdf, 0x00000180},
1605 {0xef, 0x000001a0}, {0x51, 0x00069545},
1606 {0x52, 0x0007e45e}, {0x53, 0x00000071},
1607 {0x56, 0x00051ff3}, {0x35, 0x000000a8},
1608 {0x35, 0x000001e2}, {0x35, 0x000002a8},
1609 {0x36, 0x00001c24}, {0x36, 0x00009c24},
1610 {0x36, 0x00011c24}, {0x36, 0x00019c24},
1611 {0x18, 0x00000c07}, {0x5a, 0x00048000},
1612 {0x19, 0x000739d0},
1613#ifdef EXT_PA_8192EU
1614 /* External PA or external LNA */
1615 {0x34, 0x0000a093}, {0x34, 0x0000908f},
1616 {0x34, 0x0000808c}, {0x34, 0x0000704d},
1617 {0x34, 0x0000604a}, {0x34, 0x00005047},
1618 {0x34, 0x0000400a}, {0x34, 0x00003007},
1619 {0x34, 0x00002004}, {0x34, 0x00001001},
1620 {0x34, 0x00000000},
1621#else
1622 /* Regular */
1623 {0x34, 0x0000add7}, {0x34, 0x00009dd4},
1624 {0x34, 0x00008dd1}, {0x34, 0x00007dce},
1625 {0x34, 0x00006dcb}, {0x34, 0x00005dc8},
1626 {0x34, 0x00004dc5}, {0x34, 0x000034cc},
1627 {0x34, 0x0000244f}, {0x34, 0x0000144c},
1628 {0x34, 0x00000014},
1629#endif
1630 {0x00, 0x00030159},
1631 {0x84, 0x00068180},
1632 {0x86, 0x0000014e},
1633 {0x87, 0x00048e00},
1634 {0x8e, 0x00065540},
1635 {0x8f, 0x00088000},
1636 {0xef, 0x000020a0},
1637#ifdef EXT_PA_8192EU
1638 /* External PA or external LNA */
1639 {0x3b, 0x000f07b0},
1640#else
1641 {0x3b, 0x000f02b0},
1642#endif
1643 {0x3b, 0x000ef7b0}, {0x3b, 0x000d4fb0},
1644 {0x3b, 0x000cf060}, {0x3b, 0x000b0090},
1645 {0x3b, 0x000a0080}, {0x3b, 0x00090080},
1646 {0x3b, 0x0008f780},
1647#ifdef EXT_PA_8192EU
1648 /* External PA or external LNA */
1649 {0x3b, 0x000787b0},
1650#else
1651 {0x3b, 0x00078730},
1652#endif
1653 {0x3b, 0x00060fb0}, {0x3b, 0x0005ffa0},
1654 {0x3b, 0x00040620}, {0x3b, 0x00037090},
1655 {0x3b, 0x00020080}, {0x3b, 0x0001f060},
1656 {0x3b, 0x0000ffb0}, {0xef, 0x000000a0},
1657 {0xfe, 0x00000000}, {0x18, 0x0000fc07},
1658 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1659 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1660 {0x1e, 0x00000001}, {0x1f, 0x00080000},
1661 {0x00, 0x00033e70},
1662 {0xff, 0xffffffff}
1663};
1664
1665static struct rtl8xxxu_rfregval rtl8192eu_radiob_init_table[] = {
1666 {0x7f, 0x00000082}, {0x81, 0x0003fc00},
1667 {0x00, 0x00030000}, {0x08, 0x00008400},
1668 {0x18, 0x00000407}, {0x19, 0x00000012},
1669 {0x1b, 0x00000064}, {0x1e, 0x00080009},
1670 {0x1f, 0x00000880}, {0x2f, 0x0001a060},
1671 {0x3f, 0x00000000}, {0x42, 0x000060c0},
1672 {0x57, 0x000d0000}, {0x58, 0x000be180},
1673 {0x67, 0x00001552}, {0x7f, 0x00000082},
1674 {0x81, 0x0003f000}, {0x83, 0x00000000},
1675 {0xdf, 0x00000180}, {0xef, 0x000001a0},
1676 {0x51, 0x00069545}, {0x52, 0x0007e42e},
1677 {0x53, 0x00000071}, {0x56, 0x00051ff3},
1678 {0x35, 0x000000a8}, {0x35, 0x000001e0},
1679 {0x35, 0x000002a8}, {0x36, 0x00001ca8},
1680 {0x36, 0x00009c24}, {0x36, 0x00011c24},
1681 {0x36, 0x00019c24}, {0x18, 0x00000c07},
1682 {0x5a, 0x00048000}, {0x19, 0x000739d0},
1683#ifdef EXT_PA_8192EU
1684 /* External PA or external LNA */
1685 {0x34, 0x0000a093}, {0x34, 0x0000908f},
1686 {0x34, 0x0000808c}, {0x34, 0x0000704d},
1687 {0x34, 0x0000604a}, {0x34, 0x00005047},
1688 {0x34, 0x0000400a}, {0x34, 0x00003007},
1689 {0x34, 0x00002004}, {0x34, 0x00001001},
1690 {0x34, 0x00000000},
1691#else
1692 {0x34, 0x0000add7}, {0x34, 0x00009dd4},
1693 {0x34, 0x00008dd1}, {0x34, 0x00007dce},
1694 {0x34, 0x00006dcb}, {0x34, 0x00005dc8},
1695 {0x34, 0x00004dc5}, {0x34, 0x000034cc},
1696 {0x34, 0x0000244f}, {0x34, 0x0000144c},
1697 {0x34, 0x00000014},
1698#endif
1699 {0x00, 0x00030159}, {0x84, 0x00068180},
1700 {0x86, 0x000000ce}, {0x87, 0x00048a00},
1701 {0x8e, 0x00065540}, {0x8f, 0x00088000},
1702 {0xef, 0x000020a0},
1703#ifdef EXT_PA_8192EU
1704 /* External PA or external LNA */
1705 {0x3b, 0x000f07b0},
1706#else
1707 {0x3b, 0x000f02b0},
1708#endif
1709
1710 {0x3b, 0x000ef7b0}, {0x3b, 0x000d4fb0},
1711 {0x3b, 0x000cf060}, {0x3b, 0x000b0090},
1712 {0x3b, 0x000a0080}, {0x3b, 0x00090080},
1713 {0x3b, 0x0008f780},
1714#ifdef EXT_PA_8192EU
1715 /* External PA or external LNA */
1716 {0x3b, 0x000787b0},
1717#else
1718 {0x3b, 0x00078730},
1719#endif
1720 {0x3b, 0x00060fb0}, {0x3b, 0x0005ffa0},
1721 {0x3b, 0x00040620}, {0x3b, 0x00037090},
1722 {0x3b, 0x00020080}, {0x3b, 0x0001f060},
1723 {0x3b, 0x0000ffb0}, {0xef, 0x000000a0},
1724 {0x00, 0x00010159}, {0xfe, 0x00000000},
1725 {0xfe, 0x00000000}, {0xfe, 0x00000000},
1726 {0xfe, 0x00000000}, {0x1e, 0x00000001},
1727 {0x1f, 0x00080000}, {0x00, 0x00033e70},
1728 {0xff, 0xffffffff}
1729};
1730
26f1fad2
JS		 1731static struct rtl8xxxu_rfregs rtl8xxxu_rfregs[] = {
1732 { /* RF_A */
1733 .hssiparm1 = REG_FPGA0_XA_HSSI_PARM1,
1734 .hssiparm2 = REG_FPGA0_XA_HSSI_PARM2,
1735 .lssiparm = REG_FPGA0_XA_LSSI_PARM,
1736 .hspiread = REG_HSPI_XA_READBACK,
1737 .lssiread = REG_FPGA0_XA_LSSI_READBACK,
1738 .rf_sw_ctrl = REG_FPGA0_XA_RF_SW_CTRL,
1739 },
1740 { /* RF_B */
1741 .hssiparm1 = REG_FPGA0_XB_HSSI_PARM1,
1742 .hssiparm2 = REG_FPGA0_XB_HSSI_PARM2,
1743 .lssiparm = REG_FPGA0_XB_LSSI_PARM,
1744 .hspiread = REG_HSPI_XB_READBACK,
1745 .lssiread = REG_FPGA0_XB_LSSI_READBACK,
1746 .rf_sw_ctrl = REG_FPGA0_XB_RF_SW_CTRL,
1747 },
1748};
1749
1750static const u32 rtl8723au_iqk_phy_iq_bb_reg[RTL8XXXU_BB_REGS] = {
1751 REG_OFDM0_XA_RX_IQ_IMBALANCE,
1752 REG_OFDM0_XB_RX_IQ_IMBALANCE,
1753 REG_OFDM0_ENERGY_CCA_THRES,
1754 REG_OFDM0_AGCR_SSI_TABLE,
1755 REG_OFDM0_XA_TX_IQ_IMBALANCE,
1756 REG_OFDM0_XB_TX_IQ_IMBALANCE,
1757 REG_OFDM0_XC_TX_AFE,
1758 REG_OFDM0_XD_TX_AFE,
1759 REG_OFDM0_RX_IQ_EXT_ANTA
1760};
1761
1762static u8 rtl8xxxu_read8(struct rtl8xxxu_priv *priv, u16 addr)
1763{
1764 struct usb_device *udev = priv->udev;
1765 int len;
1766 u8 data;
1767
1768 mutex_lock(&priv->usb_buf_mutex);
1769 len = usb_control_msg(udev, usb_rcvctrlpipe(udev, 0),
1770 REALTEK_USB_CMD_REQ, REALTEK_USB_READ,
1771 addr, 0, &priv->usb_buf.val8, sizeof(u8),
1772 RTW_USB_CONTROL_MSG_TIMEOUT);
1773 data = priv->usb_buf.val8;
1774 mutex_unlock(&priv->usb_buf_mutex);
1775
1776 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_REG_READ)
1777 dev_info(&udev->dev, "%s(%04x) = 0x%02x, len %i\n",
1778 __func__, addr, data, len);
1779 return data;
1780}
1781
1782static u16 rtl8xxxu_read16(struct rtl8xxxu_priv *priv, u16 addr)
1783{
1784 struct usb_device *udev = priv->udev;
1785 int len;
1786 u16 data;
1787
1788 mutex_lock(&priv->usb_buf_mutex);
1789 len = usb_control_msg(udev, usb_rcvctrlpipe(udev, 0),
1790 REALTEK_USB_CMD_REQ, REALTEK_USB_READ,
1791 addr, 0, &priv->usb_buf.val16, sizeof(u16),
1792 RTW_USB_CONTROL_MSG_TIMEOUT);
1793 data = le16_to_cpu(priv->usb_buf.val16);
1794 mutex_unlock(&priv->usb_buf_mutex);
1795
1796 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_REG_READ)
1797 dev_info(&udev->dev, "%s(%04x) = 0x%04x, len %i\n",
1798 __func__, addr, data, len);
1799 return data;
1800}
1801
1802static u32 rtl8xxxu_read32(struct rtl8xxxu_priv *priv, u16 addr)
1803{
1804 struct usb_device *udev = priv->udev;
1805 int len;
1806 u32 data;
1807
1808 mutex_lock(&priv->usb_buf_mutex);
1809 len = usb_control_msg(udev, usb_rcvctrlpipe(udev, 0),
1810 REALTEK_USB_CMD_REQ, REALTEK_USB_READ,
1811 addr, 0, &priv->usb_buf.val32, sizeof(u32),
1812 RTW_USB_CONTROL_MSG_TIMEOUT);
1813 data = le32_to_cpu(priv->usb_buf.val32);
1814 mutex_unlock(&priv->usb_buf_mutex);
1815
1816 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_REG_READ)
1817 dev_info(&udev->dev, "%s(%04x) = 0x%08x, len %i\n",
1818 __func__, addr, data, len);
1819 return data;
1820}
1821
1822static int rtl8xxxu_write8(struct rtl8xxxu_priv *priv, u16 addr, u8 val)
1823{
1824 struct usb_device *udev = priv->udev;
1825 int ret;
1826
1827 mutex_lock(&priv->usb_buf_mutex);
1828 priv->usb_buf.val8 = val;
1829 ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
1830 REALTEK_USB_CMD_REQ, REALTEK_USB_WRITE,
1831 addr, 0, &priv->usb_buf.val8, sizeof(u8),
1832 RTW_USB_CONTROL_MSG_TIMEOUT);
1833
1834 mutex_unlock(&priv->usb_buf_mutex);
1835
1836 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_REG_WRITE)
1837 dev_info(&udev->dev, "%s(%04x) = 0x%02x\n",
1838 __func__, addr, val);
1839 return ret;
1840}
1841
1842static int rtl8xxxu_write16(struct rtl8xxxu_priv *priv, u16 addr, u16 val)
1843{
1844 struct usb_device *udev = priv->udev;
1845 int ret;
1846
1847 mutex_lock(&priv->usb_buf_mutex);
1848 priv->usb_buf.val16 = cpu_to_le16(val);
1849 ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
1850 REALTEK_USB_CMD_REQ, REALTEK_USB_WRITE,
1851 addr, 0, &priv->usb_buf.val16, sizeof(u16),
1852 RTW_USB_CONTROL_MSG_TIMEOUT);
1853 mutex_unlock(&priv->usb_buf_mutex);
1854
1855 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_REG_WRITE)
1856 dev_info(&udev->dev, "%s(%04x) = 0x%04x\n",
1857 __func__, addr, val);
1858 return ret;
1859}
1860
1861static int rtl8xxxu_write32(struct rtl8xxxu_priv *priv, u16 addr, u32 val)
1862{
1863 struct usb_device *udev = priv->udev;
1864 int ret;
1865
1866 mutex_lock(&priv->usb_buf_mutex);
1867 priv->usb_buf.val32 = cpu_to_le32(val);
1868 ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
1869 REALTEK_USB_CMD_REQ, REALTEK_USB_WRITE,
1870 addr, 0, &priv->usb_buf.val32, sizeof(u32),
1871 RTW_USB_CONTROL_MSG_TIMEOUT);
1872 mutex_unlock(&priv->usb_buf_mutex);
1873
1874 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_REG_WRITE)
1875 dev_info(&udev->dev, "%s(%04x) = 0x%08x\n",
1876 __func__, addr, val);
1877 return ret;
1878}
1879
1880static int
1881rtl8xxxu_writeN(struct rtl8xxxu_priv *priv, u16 addr, u8 *buf, u16 len)
1882{
1883 struct usb_device *udev = priv->udev;
1884 int blocksize = priv->fops->writeN_block_size;
1885 int ret, i, count, remainder;
1886
1887 count = len / blocksize;
1888 remainder = len % blocksize;
1889
1890 for (i = 0; i < count; i++) {
1891 ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
1892 REALTEK_USB_CMD_REQ, REALTEK_USB_WRITE,
1893 addr, 0, buf, blocksize,
1894 RTW_USB_CONTROL_MSG_TIMEOUT);
1895 if (ret != blocksize)
1896 goto write_error;
1897
1898 addr += blocksize;
1899 buf += blocksize;
1900 }
1901
1902 if (remainder) {
1903 ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
1904 REALTEK_USB_CMD_REQ, REALTEK_USB_WRITE,
1905 addr, 0, buf, remainder,
1906 RTW_USB_CONTROL_MSG_TIMEOUT);
1907 if (ret != remainder)
1908 goto write_error;
1909 }
1910
1911 return len;
1912
1913write_error:
1914 dev_info(&udev->dev,
1915 "%s: Failed to write block at addr: %04x size: %04x\n",
1916 __func__, addr, blocksize);
1917 return -EAGAIN;
1918}
1919
1920static u32 rtl8xxxu_read_rfreg(struct rtl8xxxu_priv *priv,
1921 enum rtl8xxxu_rfpath path, u8 reg)
1922{
1923 u32 hssia, val32, retval;
1924
1925 hssia = rtl8xxxu_read32(priv, REG_FPGA0_XA_HSSI_PARM2);
1926 if (path != RF_A)
1927 val32 = rtl8xxxu_read32(priv, rtl8xxxu_rfregs[path].hssiparm2);
1928 else
1929 val32 = hssia;
1930
1931 val32 &= ~FPGA0_HSSI_PARM2_ADDR_MASK;
1932 val32 |= (reg << FPGA0_HSSI_PARM2_ADDR_SHIFT);
1933 val32 |= FPGA0_HSSI_PARM2_EDGE_READ;
1934 hssia &= ~FPGA0_HSSI_PARM2_EDGE_READ;
1935 rtl8xxxu_write32(priv, REG_FPGA0_XA_HSSI_PARM2, hssia);
1936
1937 udelay(10);
1938
1939 rtl8xxxu_write32(priv, rtl8xxxu_rfregs[path].hssiparm2, val32);
1940 udelay(100);
1941
1942 hssia |= FPGA0_HSSI_PARM2_EDGE_READ;
1943 rtl8xxxu_write32(priv, REG_FPGA0_XA_HSSI_PARM2, hssia);
1944 udelay(10);
1945
1946 val32 = rtl8xxxu_read32(priv, rtl8xxxu_rfregs[path].hssiparm1);
1947 if (val32 & FPGA0_HSSI_PARM1_PI)
1948 retval = rtl8xxxu_read32(priv, rtl8xxxu_rfregs[path].hspiread);
1949 else
1950 retval = rtl8xxxu_read32(priv, rtl8xxxu_rfregs[path].lssiread);
1951
1952 retval &= 0xfffff;
1953
1954 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_RFREG_READ)
1955 dev_info(&priv->udev->dev, "%s(%02x) = 0x%06x\n",
1956 __func__, reg, retval);
1957 return retval;
1958}
1959
22a31d45
JS		 1960/*
1961 * The RTL8723BU driver indicates that registers 0xb2 and 0xb6 can
1962 * have write issues in high temperature conditions. We may have to
1963 * retry writing them.
1964 */
26f1fad2
JS		 1965static int rtl8xxxu_write_rfreg(struct rtl8xxxu_priv *priv,
1966 enum rtl8xxxu_rfpath path, u8 reg, u32 data)
1967{
1968 int ret, retval;
2949b9ee 1969 u32 dataaddr, val32;
26f1fad2
JS		 1970
1971 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_RFREG_WRITE)
1972 dev_info(&priv->udev->dev, "%s(%02x) = 0x%06x\n",
1973 __func__, reg, data);
1974
1975 data &= FPGA0_LSSI_PARM_DATA_MASK;
1976 dataaddr = (reg << FPGA0_LSSI_PARM_ADDR_SHIFT) | data;
1977
2949b9ee
JS		 1978 if (priv->rtl_chip == RTL8192E) {
1979 val32 = rtl8xxxu_read32(priv, REG_FPGA0_POWER_SAVE);
1980 val32 &= ~0x20000;
1981 rtl8xxxu_write32(priv, REG_FPGA0_POWER_SAVE, val32);
1982 }
1983
26f1fad2
JS		 1984 /* Use XB for path B */
1985 ret = rtl8xxxu_write32(priv, rtl8xxxu_rfregs[path].lssiparm, dataaddr);
1986 if (ret != sizeof(dataaddr))
1987 retval = -EIO;
1988 else
1989 retval = 0;
1990
1991 udelay(1);
1992
2949b9ee
JS		 1993 if (priv->rtl_chip == RTL8192E) {
1994 val32 = rtl8xxxu_read32(priv, REG_FPGA0_POWER_SAVE);
1995 val32 |= 0x20000;
1996 rtl8xxxu_write32(priv, REG_FPGA0_POWER_SAVE, val32);
1997 }
1998
26f1fad2
JS		 1999 return retval;
2000}
2001
8da91571
JS		 2002static int rtl8723a_h2c_cmd(struct rtl8xxxu_priv *priv,
2003 struct h2c_cmd *h2c, int len)
26f1fad2
JS		 2004{
2005 struct device *dev = &priv->udev->dev;
2006 int mbox_nr, retry, retval = 0;
2007 int mbox_reg, mbox_ext_reg;
2008 u8 val8;
2009
2010 mutex_lock(&priv->h2c_mutex);
2011
2012 mbox_nr = priv->next_mbox;
2013 mbox_reg = REG_HMBOX_0 + (mbox_nr * 4);
ed35d094
JS		 2014 mbox_ext_reg = priv->fops->mbox_ext_reg +
2015 (mbox_nr * priv->fops->mbox_ext_width);
26f1fad2
JS		 2016
2017 /*
2018 * MBOX ready?
2019 */
2020 retry = 100;
2021 do {
2022 val8 = rtl8xxxu_read8(priv, REG_HMTFR);
2023 if (!(val8 & BIT(mbox_nr)))
2024 break;
2025 } while (retry--);
2026
2027 if (!retry) {
c7a5a190 2028 dev_info(dev, "%s: Mailbox busy\n", __func__);
26f1fad2
JS		 2029 retval = -EBUSY;
2030 goto error;
2031 }
2032
2033 /*
2034 * Need to swap as it's being swapped again by rtl8xxxu_write16/32()
2035 */
8da91571 2036 if (len > sizeof(u32)) {
ed35d094
JS		 2037 if (priv->fops->mbox_ext_width == 4) {
2038 rtl8xxxu_write32(priv, mbox_ext_reg,
2039 le32_to_cpu(h2c->raw_wide.ext));
2040 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_H2C)
2041 dev_info(dev, "H2C_EXT %08x\n",
2042 le32_to_cpu(h2c->raw_wide.ext));
2043 } else {
2044 rtl8xxxu_write16(priv, mbox_ext_reg,
2045 le16_to_cpu(h2c->raw.ext));
2046 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_H2C)
2047 dev_info(dev, "H2C_EXT %04x\n",
2048 le16_to_cpu(h2c->raw.ext));
2049 }
26f1fad2
JS		 2050 }
2051 rtl8xxxu_write32(priv, mbox_reg, le32_to_cpu(h2c->raw.data));
2052 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_H2C)
2053 dev_info(dev, "H2C %08x\n", le32_to_cpu(h2c->raw.data));
2054
2055 priv->next_mbox = (mbox_nr + 1) % H2C_MAX_MBOX;
2056
2057error:
2058 mutex_unlock(&priv->h2c_mutex);
2059 return retval;
2060}
2061
394f1bd3
JS		 2062static void rtl8723bu_write_btreg(struct rtl8xxxu_priv *priv, u8 reg, u8 data)
2063{
2064 struct h2c_cmd h2c;
2065 int reqnum = 0;
2066
2067 memset(&h2c, 0, sizeof(struct h2c_cmd));
2068 h2c.bt_mp_oper.cmd = H2C_8723B_BT_MP_OPER;
2069 h2c.bt_mp_oper.operreq = 0 | (reqnum << 4);
2070 h2c.bt_mp_oper.opcode = BT_MP_OP_WRITE_REG_VALUE;
2071 h2c.bt_mp_oper.data = data;
2072 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.bt_mp_oper));
2073
2074 reqnum++;
2075 memset(&h2c, 0, sizeof(struct h2c_cmd));
2076 h2c.bt_mp_oper.cmd = H2C_8723B_BT_MP_OPER;
2077 h2c.bt_mp_oper.operreq = 0 | (reqnum << 4);
2078 h2c.bt_mp_oper.opcode = BT_MP_OP_WRITE_REG_VALUE;
2079 h2c.bt_mp_oper.addr = reg;
2080 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.bt_mp_oper));
2081}
2082
26f1fad2
JS		 2083static void rtl8723a_enable_rf(struct rtl8xxxu_priv *priv)
2084{
2085 u8 val8;
2086 u32 val32;
2087
2088 val8 = rtl8xxxu_read8(priv, REG_SPS0_CTRL);
2089 val8 |= BIT(0) | BIT(3);
2090 rtl8xxxu_write8(priv, REG_SPS0_CTRL, val8);
2091
2092 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XAB_RF_PARM);
2093 val32 &= ~(BIT(4) | BIT(5));
2094 val32 |= BIT(3);
2095 if (priv->rf_paths == 2) {
2096 val32 &= ~(BIT(20) | BIT(21));
2097 val32 |= BIT(19);
2098 }
2099 rtl8xxxu_write32(priv, REG_FPGA0_XAB_RF_PARM, val32);
2100
2101 val32 = rtl8xxxu_read32(priv, REG_OFDM0_TRX_PATH_ENABLE);
2102 val32 &= ~OFDM_RF_PATH_TX_MASK;
2103 if (priv->tx_paths == 2)
2104 val32 |= OFDM_RF_PATH_TX_A | OFDM_RF_PATH_TX_B;
ba17d824 2105 else if (priv->rtl_chip == RTL8192C || priv->rtl_chip == RTL8191C)
26f1fad2
JS		 2106 val32 |= OFDM_RF_PATH_TX_B;
2107 else
2108 val32 |= OFDM_RF_PATH_TX_A;
2109 rtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, val32);
2110
2111 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
2112 val32 &= ~FPGA_RF_MODE_JAPAN;
2113 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
2114
2115 if (priv->rf_paths == 2)
2116 rtl8xxxu_write32(priv, REG_RX_WAIT_CCA, 0x63db25a0);
2117 else
2118 rtl8xxxu_write32(priv, REG_RX_WAIT_CCA, 0x631b25a0);
2119
2120 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC, 0x32d95);
2121 if (priv->rf_paths == 2)
2122 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_AC, 0x32d95);
2123
2124 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00);
2125}
2126
2127static void rtl8723a_disable_rf(struct rtl8xxxu_priv *priv)
2128{
2129 u8 sps0;
2130 u32 val32;
2131
26f1fad2
JS		 2132 sps0 = rtl8xxxu_read8(priv, REG_SPS0_CTRL);
2133
2134 /* RF RX code for preamble power saving */
2135 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XAB_RF_PARM);
2136 val32 &= ~(BIT(3) | BIT(4) | BIT(5));
2137 if (priv->rf_paths == 2)
2138 val32 &= ~(BIT(19) | BIT(20) | BIT(21));
2139 rtl8xxxu_write32(priv, REG_FPGA0_XAB_RF_PARM, val32);
2140
2141 /* Disable TX for four paths */
2142 val32 = rtl8xxxu_read32(priv, REG_OFDM0_TRX_PATH_ENABLE);
2143 val32 &= ~OFDM_RF_PATH_TX_MASK;
2144 rtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, val32);
2145
2146 /* Enable power saving */
2147 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
2148 val32 |= FPGA_RF_MODE_JAPAN;
2149 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
2150
2151 /* AFE control register to power down bits [30:22] */
2152 if (priv->rf_paths == 2)
2153 rtl8xxxu_write32(priv, REG_RX_WAIT_CCA, 0x00db25a0);
2154 else
2155 rtl8xxxu_write32(priv, REG_RX_WAIT_CCA, 0x001b25a0);
2156
2157 /* Power down RF module */
2158 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC, 0);
2159 if (priv->rf_paths == 2)
2160 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_AC, 0);
2161
2162 sps0 &= ~(BIT(0) | BIT(3));
2163 rtl8xxxu_write8(priv, REG_SPS0_CTRL, sps0);
2164}
2165
2166
2167static void rtl8723a_stop_tx_beacon(struct rtl8xxxu_priv *priv)
2168{
2169 u8 val8;
2170
2171 val8 = rtl8xxxu_read8(priv, REG_FWHW_TXQ_CTRL + 2);
2172 val8 &= ~BIT(6);
2173 rtl8xxxu_write8(priv, REG_FWHW_TXQ_CTRL + 2, val8);
2174
2175 rtl8xxxu_write8(priv, REG_TBTT_PROHIBIT + 1, 0x64);
2176 val8 = rtl8xxxu_read8(priv, REG_TBTT_PROHIBIT + 2);
2177 val8 &= ~BIT(0);
2178 rtl8xxxu_write8(priv, REG_TBTT_PROHIBIT + 2, val8);
2179}
2180
2181
2182/*
2183 * The rtl8723a has 3 channel groups for it's efuse settings. It only
2184 * supports the 2.4GHz band, so channels 1 - 14:
2185 * group 0: channels 1 - 3
2186 * group 1: channels 4 - 9
2187 * group 2: channels 10 - 14
2188 *
2189 * Note: We index from 0 in the code
2190 */
2191static int rtl8723a_channel_to_group(int channel)
2192{
2193 int group;
2194
2195 if (channel < 4)
2196 group = 0;
2197 else if (channel < 10)
2198 group = 1;
2199 else
2200 group = 2;
2201
2202 return group;
2203}
2204
9e24772a
JS		 2205/*
2206 * Valid for rtl8723bu and rtl8192eu
2207 */
e796dab4
JS		 2208static int rtl8723b_channel_to_group(int channel)
2209{
2210 int group;
2211
2212 if (channel < 3)
2213 group = 0;
2214 else if (channel < 6)
2215 group = 1;
2216 else if (channel < 9)
2217 group = 2;
2218 else if (channel < 12)
2219 group = 3;
2220 else
2221 group = 4;
2222
2223 return group;
2224}
2225
26f1fad2
JS		 2226static void rtl8723au_config_channel(struct ieee80211_hw *hw)
2227{
2228 struct rtl8xxxu_priv *priv = hw->priv;
2229 u32 val32, rsr;
2230 u8 val8, opmode;
2231 bool ht = true;
2232 int sec_ch_above, channel;
2233 int i;
2234
2235 opmode = rtl8xxxu_read8(priv, REG_BW_OPMODE);
2236 rsr = rtl8xxxu_read32(priv, REG_RESPONSE_RATE_SET);
2237 channel = hw->conf.chandef.chan->hw_value;
2238
2239 switch (hw->conf.chandef.width) {
2240 case NL80211_CHAN_WIDTH_20_NOHT:
2241 ht = false;
2242 case NL80211_CHAN_WIDTH_20:
2243 opmode |= BW_OPMODE_20MHZ;
2244 rtl8xxxu_write8(priv, REG_BW_OPMODE, opmode);
2245
2246 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
2247 val32 &= ~FPGA_RF_MODE;
2248 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
2249
2250 val32 = rtl8xxxu_read32(priv, REG_FPGA1_RF_MODE);
2251 val32 &= ~FPGA_RF_MODE;
2252 rtl8xxxu_write32(priv, REG_FPGA1_RF_MODE, val32);
2253
2254 val32 = rtl8xxxu_read32(priv, REG_FPGA0_ANALOG2);
2255 val32 |= FPGA0_ANALOG2_20MHZ;
2256 rtl8xxxu_write32(priv, REG_FPGA0_ANALOG2, val32);
2257 break;
2258 case NL80211_CHAN_WIDTH_40:
2259 if (hw->conf.chandef.center_freq1 >
2260 hw->conf.chandef.chan->center_freq) {
2261 sec_ch_above = 1;
2262 channel += 2;
2263 } else {
2264 sec_ch_above = 0;
2265 channel -= 2;
2266 }
2267
2268 opmode &= ~BW_OPMODE_20MHZ;
2269 rtl8xxxu_write8(priv, REG_BW_OPMODE, opmode);
2270 rsr &= ~RSR_RSC_BANDWIDTH_40M;
2271 if (sec_ch_above)
2272 rsr |= RSR_RSC_UPPER_SUB_CHANNEL;
2273 else
2274 rsr |= RSR_RSC_LOWER_SUB_CHANNEL;
2275 rtl8xxxu_write32(priv, REG_RESPONSE_RATE_SET, rsr);
2276
2277 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
2278 val32 |= FPGA_RF_MODE;
2279 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
2280
2281 val32 = rtl8xxxu_read32(priv, REG_FPGA1_RF_MODE);
2282 val32 |= FPGA_RF_MODE;
2283 rtl8xxxu_write32(priv, REG_FPGA1_RF_MODE, val32);
2284
2285 /*
2286 * Set Control channel to upper or lower. These settings
2287 * are required only for 40MHz
2288 */
2289 val32 = rtl8xxxu_read32(priv, REG_CCK0_SYSTEM);
2290 val32 &= ~CCK0_SIDEBAND;
2291 if (!sec_ch_above)
2292 val32 |= CCK0_SIDEBAND;
2293 rtl8xxxu_write32(priv, REG_CCK0_SYSTEM, val32);
2294
2295 val32 = rtl8xxxu_read32(priv, REG_OFDM1_LSTF);
2296 val32 &= ~OFDM_LSTF_PRIME_CH_MASK; /* 0xc00 */
2297 if (sec_ch_above)
2298 val32 |= OFDM_LSTF_PRIME_CH_LOW;
2299 else
2300 val32 |= OFDM_LSTF_PRIME_CH_HIGH;
2301 rtl8xxxu_write32(priv, REG_OFDM1_LSTF, val32);
2302
2303 val32 = rtl8xxxu_read32(priv, REG_FPGA0_ANALOG2);
2304 val32 &= ~FPGA0_ANALOG2_20MHZ;
2305 rtl8xxxu_write32(priv, REG_FPGA0_ANALOG2, val32);
2306
2307 val32 = rtl8xxxu_read32(priv, REG_FPGA0_POWER_SAVE);
2308 val32 &= ~(FPGA0_PS_LOWER_CHANNEL | FPGA0_PS_UPPER_CHANNEL);
2309 if (sec_ch_above)
2310 val32 |= FPGA0_PS_UPPER_CHANNEL;
2311 else
2312 val32 |= FPGA0_PS_LOWER_CHANNEL;
2313 rtl8xxxu_write32(priv, REG_FPGA0_POWER_SAVE, val32);
2314 break;
2315
2316 default:
2317 break;
2318 }
2319
2320 for (i = RF_A; i < priv->rf_paths; i++) {
2321 val32 = rtl8xxxu_read_rfreg(priv, i, RF6052_REG_MODE_AG);
2322 val32 &= ~MODE_AG_CHANNEL_MASK;
2323 val32 |= channel;
2324 rtl8xxxu_write_rfreg(priv, i, RF6052_REG_MODE_AG, val32);
2325 }
2326
2327 if (ht)
2328 val8 = 0x0e;
2329 else
2330 val8 = 0x0a;
2331
2332 rtl8xxxu_write8(priv, REG_SIFS_CCK + 1, val8);
2333 rtl8xxxu_write8(priv, REG_SIFS_OFDM + 1, val8);
2334
2335 rtl8xxxu_write16(priv, REG_R2T_SIFS, 0x0808);
2336 rtl8xxxu_write16(priv, REG_T2T_SIFS, 0x0a0a);
2337
2338 for (i = RF_A; i < priv->rf_paths; i++) {
2339 val32 = rtl8xxxu_read_rfreg(priv, i, RF6052_REG_MODE_AG);
2340 if (hw->conf.chandef.width == NL80211_CHAN_WIDTH_40)
2341 val32 &= ~MODE_AG_CHANNEL_20MHZ;
2342 else
2343 val32 |= MODE_AG_CHANNEL_20MHZ;
2344 rtl8xxxu_write_rfreg(priv, i, RF6052_REG_MODE_AG, val32);
2345 }
2346}
2347
3a56bf6a 2348static void rtl8xxxu_gen2_config_channel(struct ieee80211_hw *hw)
c3f9506f
JS		 2349{
2350 struct rtl8xxxu_priv *priv = hw->priv;
2351 u32 val32, rsr;
368633ce 2352 u8 val8, subchannel;
c3f9506f
JS		 2353 u16 rf_mode_bw;
2354 bool ht = true;
2355 int sec_ch_above, channel;
2356 int i;
2357
2358 rf_mode_bw = rtl8xxxu_read16(priv, REG_WMAC_TRXPTCL_CTL);
2359 rf_mode_bw &= ~WMAC_TRXPTCL_CTL_BW_MASK;
2360 rsr = rtl8xxxu_read32(priv, REG_RESPONSE_RATE_SET);
2361 channel = hw->conf.chandef.chan->hw_value;
2362
2363/* Hack */
2364 subchannel = 0;
2365
2366 switch (hw->conf.chandef.width) {
2367 case NL80211_CHAN_WIDTH_20_NOHT:
2368 ht = false;
2369 case NL80211_CHAN_WIDTH_20:
2370 rf_mode_bw |= WMAC_TRXPTCL_CTL_BW_20;
2371 subchannel = 0;
2372
2373 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
2374 val32 &= ~FPGA_RF_MODE;
2375 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
2376
2377 val32 = rtl8xxxu_read32(priv, REG_FPGA1_RF_MODE);
2378 val32 &= ~FPGA_RF_MODE;
2379 rtl8xxxu_write32(priv, REG_FPGA1_RF_MODE, val32);
2380
2381 val32 = rtl8xxxu_read32(priv, REG_OFDM0_TX_PSDO_NOISE_WEIGHT);
2382 val32 &= ~(BIT(30) | BIT(31));
2383 rtl8xxxu_write32(priv, REG_OFDM0_TX_PSDO_NOISE_WEIGHT, val32);
2384
2385 break;
2386 case NL80211_CHAN_WIDTH_40:
2387 rf_mode_bw |= WMAC_TRXPTCL_CTL_BW_40;
2388
2389 if (hw->conf.chandef.center_freq1 >
2390 hw->conf.chandef.chan->center_freq) {
2391 sec_ch_above = 1;
2392 channel += 2;
2393 } else {
2394 sec_ch_above = 0;
2395 channel -= 2;
2396 }
2397
2398 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
2399 val32 |= FPGA_RF_MODE;
2400 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
2401
2402 val32 = rtl8xxxu_read32(priv, REG_FPGA1_RF_MODE);
2403 val32 |= FPGA_RF_MODE;
2404 rtl8xxxu_write32(priv, REG_FPGA1_RF_MODE, val32);
2405
2406 /*
2407 * Set Control channel to upper or lower. These settings
2408 * are required only for 40MHz
2409 */
2410 val32 = rtl8xxxu_read32(priv, REG_CCK0_SYSTEM);
2411 val32 &= ~CCK0_SIDEBAND;
2412 if (!sec_ch_above)
2413 val32 |= CCK0_SIDEBAND;
2414 rtl8xxxu_write32(priv, REG_CCK0_SYSTEM, val32);
2415
2416 val32 = rtl8xxxu_read32(priv, REG_OFDM1_LSTF);
2417 val32 &= ~OFDM_LSTF_PRIME_CH_MASK; /* 0xc00 */
2418 if (sec_ch_above)
2419 val32 |= OFDM_LSTF_PRIME_CH_LOW;
2420 else
2421 val32 |= OFDM_LSTF_PRIME_CH_HIGH;
2422 rtl8xxxu_write32(priv, REG_OFDM1_LSTF, val32);
2423
2424 val32 = rtl8xxxu_read32(priv, REG_FPGA0_POWER_SAVE);
2425 val32 &= ~(FPGA0_PS_LOWER_CHANNEL | FPGA0_PS_UPPER_CHANNEL);
2426 if (sec_ch_above)
2427 val32 |= FPGA0_PS_UPPER_CHANNEL;
2428 else
2429 val32 |= FPGA0_PS_LOWER_CHANNEL;
2430 rtl8xxxu_write32(priv, REG_FPGA0_POWER_SAVE, val32);
2431 break;
2432 case NL80211_CHAN_WIDTH_80:
2433 rf_mode_bw |= WMAC_TRXPTCL_CTL_BW_80;
2434 break;
2435 default:
2436 break;
2437 }
2438
2439 for (i = RF_A; i < priv->rf_paths; i++) {
2440 val32 = rtl8xxxu_read_rfreg(priv, i, RF6052_REG_MODE_AG);
2441 val32 &= ~MODE_AG_CHANNEL_MASK;
2442 val32 |= channel;
2443 rtl8xxxu_write_rfreg(priv, i, RF6052_REG_MODE_AG, val32);
2444 }
2445
2446 rtl8xxxu_write16(priv, REG_WMAC_TRXPTCL_CTL, rf_mode_bw);
2447 rtl8xxxu_write8(priv, REG_DATA_SUBCHANNEL, subchannel);
2448
2449 if (ht)
2450 val8 = 0x0e;
2451 else
2452 val8 = 0x0a;
2453
2454 rtl8xxxu_write8(priv, REG_SIFS_CCK + 1, val8);
2455 rtl8xxxu_write8(priv, REG_SIFS_OFDM + 1, val8);
2456
2457 rtl8xxxu_write16(priv, REG_R2T_SIFS, 0x0808);
2458 rtl8xxxu_write16(priv, REG_T2T_SIFS, 0x0a0a);
2459
2460 for (i = RF_A; i < priv->rf_paths; i++) {
2461 val32 = rtl8xxxu_read_rfreg(priv, i, RF6052_REG_MODE_AG);
2462 val32 &= ~MODE_AG_BW_MASK;
2463 switch(hw->conf.chandef.width) {
2464 case NL80211_CHAN_WIDTH_80:
2465 val32 |= MODE_AG_BW_80MHZ_8723B;
2466 break;
2467 case NL80211_CHAN_WIDTH_40:
2468 val32 |= MODE_AG_BW_40MHZ_8723B;
2469 break;
2470 default:
2471 val32 |= MODE_AG_BW_20MHZ_8723B;
2472 break;
2473 }
2474 rtl8xxxu_write_rfreg(priv, i, RF6052_REG_MODE_AG, val32);
2475 }
2476}
2477
26f1fad2
JS		 2478static void
2479rtl8723a_set_tx_power(struct rtl8xxxu_priv *priv, int channel, bool ht40)
2480{
2fc0b8e5 2481 struct rtl8xxxu_power_base *power_base = priv->power_base;
26f1fad2
JS		 2482 u8 cck[RTL8723A_MAX_RF_PATHS], ofdm[RTL8723A_MAX_RF_PATHS];
2483 u8 ofdmbase[RTL8723A_MAX_RF_PATHS], mcsbase[RTL8723A_MAX_RF_PATHS];
2484 u32 val32, ofdm_a, ofdm_b, mcs_a, mcs_b;
2485 u8 val8;
2486 int group, i;
2487
2488 group = rtl8723a_channel_to_group(channel);
2489
2fc0b8e5
JS		 2490 cck[0] = priv->cck_tx_power_index_A[group] - 1;
2491 cck[1] = priv->cck_tx_power_index_B[group] - 1;
26f1fad2 2492
b591e982
JS		 2493 if (priv->hi_pa) {
2494 if (cck[0] > 0x20)
2495 cck[0] = 0x20;
2496 if (cck[1] > 0x20)
2497 cck[1] = 0x20;
2498 }
2499
26f1fad2
JS		 2500 ofdm[0] = priv->ht40_1s_tx_power_index_A[group];
2501 ofdm[1] = priv->ht40_1s_tx_power_index_B[group];
2fc0b8e5
JS		 2502 if (ofdm[0])
2503 ofdm[0] -= 1;
2504 if (ofdm[1])
2505 ofdm[1] -= 1;
26f1fad2
JS		 2506
2507 ofdmbase[0] = ofdm[0] + priv->ofdm_tx_power_index_diff[group].a;
2508 ofdmbase[1] = ofdm[1] + priv->ofdm_tx_power_index_diff[group].b;
2509
2510 mcsbase[0] = ofdm[0];
2511 mcsbase[1] = ofdm[1];
2512 if (!ht40) {
2513 mcsbase[0] += priv->ht20_tx_power_index_diff[group].a;
2514 mcsbase[1] += priv->ht20_tx_power_index_diff[group].b;
2515 }
2516
2517 if (priv->tx_paths > 1) {
2518 if (ofdm[0] > priv->ht40_2s_tx_power_index_diff[group].a)
2519 ofdm[0] -= priv->ht40_2s_tx_power_index_diff[group].a;
2520 if (ofdm[1] > priv->ht40_2s_tx_power_index_diff[group].b)
2521 ofdm[1] -= priv->ht40_2s_tx_power_index_diff[group].b;
2522 }
2523
2524 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_CHANNEL)
2525 dev_info(&priv->udev->dev,
2526 "%s: Setting TX power CCK A: %02x, "
2527 "CCK B: %02x, OFDM A: %02x, OFDM B: %02x\n",
2528 __func__, cck[0], cck[1], ofdm[0], ofdm[1]);
2529
2530 for (i = 0; i < RTL8723A_MAX_RF_PATHS; i++) {
2531 if (cck[i] > RF6052_MAX_TX_PWR)
2532 cck[i] = RF6052_MAX_TX_PWR;
2533 if (ofdm[i] > RF6052_MAX_TX_PWR)
2534 ofdm[i] = RF6052_MAX_TX_PWR;
2535 }
2536
2537 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32);
2538 val32 &= 0xffff00ff;
2539 val32 |= (cck[0] << 8);
2540 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32);
2541
2542 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11);
2543 val32 &= 0xff;
2544 val32 |= ((cck[0] << 8) | (cck[0] << 16) | (cck[0] << 24));
2545 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32);
2546
2547 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11);
2548 val32 &= 0xffffff00;
2549 val32 |= cck[1];
2550 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32);
2551
2552 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK1_55_MCS32);
2553 val32 &= 0xff;
2554 val32 |= ((cck[1] << 8) | (cck[1] << 16) | (cck[1] << 24));
2555 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK1_55_MCS32, val32);
2556
2557 ofdm_a = ofdmbase[0] | ofdmbase[0] << 8 |
2558 ofdmbase[0] << 16 | ofdmbase[0] << 24;
2559 ofdm_b = ofdmbase[1] | ofdmbase[1] << 8 |
2560 ofdmbase[1] << 16 | ofdmbase[1] << 24;
26f1fad2 2561
2fc0b8e5
JS		 2562 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06,
2563 ofdm_a + power_base->reg_0e00);
2564 rtl8xxxu_write32(priv, REG_TX_AGC_B_RATE18_06,
2565 ofdm_b + power_base->reg_0830);
2566
2567 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24,
2568 ofdm_a + power_base->reg_0e04);
2569 rtl8xxxu_write32(priv, REG_TX_AGC_B_RATE54_24,
2570 ofdm_b + power_base->reg_0834);
26f1fad2
JS		 2571
2572 mcs_a = mcsbase[0] | mcsbase[0] << 8 |
2573 mcsbase[0] << 16 | mcsbase[0] << 24;
2574 mcs_b = mcsbase[1] | mcsbase[1] << 8 |
2575 mcsbase[1] << 16 | mcsbase[1] << 24;
2576
2fc0b8e5
JS		 2577 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00,
2578 mcs_a + power_base->reg_0e10);
2579 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS03_MCS00,
2580 mcs_b + power_base->reg_083c);
26f1fad2 2581
2fc0b8e5
JS		 2582 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04,
2583 mcs_a + power_base->reg_0e14);
2584 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS07_MCS04,
2585 mcs_b + power_base->reg_0848);
26f1fad2 2586
2fc0b8e5
JS		 2587 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS11_MCS08,
2588 mcs_a + power_base->reg_0e18);
2589 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS11_MCS08,
2590 mcs_b + power_base->reg_084c);
26f1fad2 2591
2fc0b8e5
JS		 2592 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS15_MCS12,
2593 mcs_a + power_base->reg_0e1c);
26f1fad2
JS		 2594 for (i = 0; i < 3; i++) {
2595 if (i != 2)
2596 val8 = (mcsbase[0] > 8) ? (mcsbase[0] - 8) : 0;
2597 else
2598 val8 = (mcsbase[0] > 6) ? (mcsbase[0] - 6) : 0;
2599 rtl8xxxu_write8(priv, REG_OFDM0_XC_TX_IQ_IMBALANCE + i, val8);
2600 }
2fc0b8e5
JS		 2601 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS15_MCS12,
2602 mcs_b + power_base->reg_0868);
26f1fad2
JS		 2603 for (i = 0; i < 3; i++) {
2604 if (i != 2)
2605 val8 = (mcsbase[1] > 8) ? (mcsbase[1] - 8) : 0;
2606 else
2607 val8 = (mcsbase[1] > 6) ? (mcsbase[1] - 6) : 0;
2608 rtl8xxxu_write8(priv, REG_OFDM0_XD_TX_IQ_IMBALANCE + i, val8);
2609 }
2610}
2611
e796dab4
JS		 2612static void
2613rtl8723b_set_tx_power(struct rtl8xxxu_priv *priv, int channel, bool ht40)
2614{
1d3cc44d
JS		 2615 u32 val32, ofdm, mcs;
2616 u8 cck, ofdmbase, mcsbase;
54bed43f 2617 int group, tx_idx;
e796dab4 2618
54bed43f 2619 tx_idx = 0;
e796dab4 2620 group = rtl8723b_channel_to_group(channel);
54bed43f
JS		 2621
2622 cck = priv->cck_tx_power_index_B[group];
2623 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32);
2624 val32 &= 0xffff00ff;
2625 val32 |= (cck << 8);
2626 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32);
2627
2628 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11);
2629 val32 &= 0xff;
2630 val32 |= ((cck << 8) | (cck << 16) | (cck << 24));
2631 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32);
2632
2633 ofdmbase = priv->ht40_1s_tx_power_index_B[group];
2634 ofdmbase += priv->ofdm_tx_power_diff[tx_idx].b;
2635 ofdm = ofdmbase | ofdmbase << 8 | ofdmbase << 16 | ofdmbase << 24;
2636
2637 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06, ofdm);
2638 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24, ofdm);
1d3cc44d
JS		 2639
2640 mcsbase = priv->ht40_1s_tx_power_index_B[group];
2641 if (ht40)
2642 mcsbase += priv->ht40_tx_power_diff[tx_idx++].b;
2643 else
2644 mcsbase += priv->ht20_tx_power_diff[tx_idx++].b;
2645 mcs = mcsbase | mcsbase << 8 | mcsbase << 16 | mcsbase << 24;
2646
2647 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00, mcs);
2648 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04, mcs);
e796dab4
JS		 2649}
2650
57e42a21
JS		 2651static void
2652rtl8192e_set_tx_power(struct rtl8xxxu_priv *priv, int channel, bool ht40)
2653{
2654 u32 val32, ofdm, mcs;
2655 u8 cck, ofdmbase, mcsbase;
2656 int group, tx_idx;
2657
2658 tx_idx = 0;
2659 group = rtl8723b_channel_to_group(channel);
2660
2661 cck = priv->cck_tx_power_index_A[group];
2662
2663 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32);
2664 val32 &= 0xffff00ff;
2665 val32 |= (cck << 8);
2666 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32);
2667
2668 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11);
2669 val32 &= 0xff;
2670 val32 |= ((cck << 8) | (cck << 16) | (cck << 24));
2671 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32);
2672
2673 ofdmbase = priv->ht40_1s_tx_power_index_A[group];
2674 ofdmbase += priv->ofdm_tx_power_diff[tx_idx].a;
2675 ofdm = ofdmbase | ofdmbase << 8 | ofdmbase << 16 | ofdmbase << 24;
2676
2677 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06, ofdm);
2678 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24, ofdm);
2679
2680 mcsbase = priv->ht40_1s_tx_power_index_A[group];
2681 if (ht40)
2682 mcsbase += priv->ht40_tx_power_diff[tx_idx++].a;
2683 else
2684 mcsbase += priv->ht20_tx_power_diff[tx_idx++].a;
2685 mcs = mcsbase | mcsbase << 8 | mcsbase << 16 | mcsbase << 24;
2686
2687 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00, mcs);
2688 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04, mcs);
2689 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS11_MCS08, mcs);
2690 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS15_MCS12, mcs);
2691
2692 if (priv->tx_paths > 1) {
2693 cck = priv->cck_tx_power_index_B[group];
2694
2695 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK1_55_MCS32);
2696 val32 &= 0xff;
2697 val32 |= ((cck << 8) | (cck << 16) | (cck << 24));
2698 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK1_55_MCS32, val32);
2699
2700 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11);
2701 val32 &= 0xffffff00;
2702 val32 |= cck;
2703 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32);
2704
2705 ofdmbase = priv->ht40_1s_tx_power_index_B[group];
2706 ofdmbase += priv->ofdm_tx_power_diff[tx_idx].b;
2707 ofdm = ofdmbase | ofdmbase << 8 |
2708 ofdmbase << 16 | ofdmbase << 24;
2709
2710 rtl8xxxu_write32(priv, REG_TX_AGC_B_RATE18_06, ofdm);
2711 rtl8xxxu_write32(priv, REG_TX_AGC_B_RATE54_24, ofdm);
2712
2713 mcsbase = priv->ht40_1s_tx_power_index_B[group];
2714 if (ht40)
2715 mcsbase += priv->ht40_tx_power_diff[tx_idx++].b;
2716 else
2717 mcsbase += priv->ht20_tx_power_diff[tx_idx++].b;
2718 mcs = mcsbase | mcsbase << 8 | mcsbase << 16 | mcsbase << 24;
2719
2720 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS03_MCS00, mcs);
2721 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS07_MCS04, mcs);
2722 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS11_MCS08, mcs);
2723 rtl8xxxu_write32(priv, REG_TX_AGC_B_MCS15_MCS12, mcs);
2724 }
2725}
2726
26f1fad2
JS		 2727static void rtl8xxxu_set_linktype(struct rtl8xxxu_priv *priv,
2728 enum nl80211_iftype linktype)
2729{
a26703f3 2730 u8 val8;
26f1fad2 2731
a26703f3 2732 val8 = rtl8xxxu_read8(priv, REG_MSR);
26f1fad2
JS		 2733 val8 &= ~MSR_LINKTYPE_MASK;
2734
2735 switch (linktype) {
2736 case NL80211_IFTYPE_UNSPECIFIED:
2737 val8 |= MSR_LINKTYPE_NONE;
2738 break;
2739 case NL80211_IFTYPE_ADHOC:
2740 val8 |= MSR_LINKTYPE_ADHOC;
2741 break;
2742 case NL80211_IFTYPE_STATION:
2743 val8 |= MSR_LINKTYPE_STATION;
2744 break;
2745 case NL80211_IFTYPE_AP:
2746 val8 |= MSR_LINKTYPE_AP;
2747 break;
2748 default:
2749 goto out;
2750 }
2751
2752 rtl8xxxu_write8(priv, REG_MSR, val8);
2753out:
2754 return;
2755}
2756
2757static void
2758rtl8xxxu_set_retry(struct rtl8xxxu_priv *priv, u16 short_retry, u16 long_retry)
2759{
2760 u16 val16;
2761
2762 val16 = ((short_retry << RETRY_LIMIT_SHORT_SHIFT) &
2763 RETRY_LIMIT_SHORT_MASK) |
2764 ((long_retry << RETRY_LIMIT_LONG_SHIFT) &
2765 RETRY_LIMIT_LONG_MASK);
2766
2767 rtl8xxxu_write16(priv, REG_RETRY_LIMIT, val16);
2768}
2769
2770static void
2771rtl8xxxu_set_spec_sifs(struct rtl8xxxu_priv *priv, u16 cck, u16 ofdm)
2772{
2773 u16 val16;
2774
2775 val16 = ((cck << SPEC_SIFS_CCK_SHIFT) & SPEC_SIFS_CCK_MASK) |
2776 ((ofdm << SPEC_SIFS_OFDM_SHIFT) & SPEC_SIFS_OFDM_MASK);
2777
2778 rtl8xxxu_write16(priv, REG_SPEC_SIFS, val16);
2779}
2780
2781static void rtl8xxxu_print_chipinfo(struct rtl8xxxu_priv *priv)
2782{
2783 struct device *dev = &priv->udev->dev;
2784 char *cut;
2785
2786 switch (priv->chip_cut) {
2787 case 0:
2788 cut = "A";
2789 break;
2790 case 1:
2791 cut = "B";
2792 break;
0e5d435a
JS		 2793 case 2:
2794 cut = "C";
2795 break;
2796 case 3:
2797 cut = "D";
2798 break;
2799 case 4:
2800 cut = "E";
2801 break;
26f1fad2
JS		 2802 default:
2803 cut = "unknown";
2804 }
2805
2806 dev_info(dev,
2807 "RTL%s rev %s (%s) %iT%iR, TX queues %i, WiFi=%i, BT=%i, GPS=%i, HI PA=%i\n",
0e5d435a
JS		 2808 priv->chip_name, cut, priv->chip_vendor, priv->tx_paths,
2809 priv->rx_paths, priv->ep_tx_count, priv->has_wifi,
2810 priv->has_bluetooth, priv->has_gps, priv->hi_pa);
26f1fad2
JS		 2811
2812 dev_info(dev, "RTL%s MAC: %pM\n", priv->chip_name, priv->mac_addr);
2813}
2814
2815static int rtl8xxxu_identify_chip(struct rtl8xxxu_priv *priv)
2816{
2817 struct device *dev = &priv->udev->dev;
2818 u32 val32, bonding;
2819 u16 val16;
2820
2821 val32 = rtl8xxxu_read32(priv, REG_SYS_CFG);
2822 priv->chip_cut = (val32 & SYS_CFG_CHIP_VERSION_MASK) >>
2823 SYS_CFG_CHIP_VERSION_SHIFT;
2824 if (val32 & SYS_CFG_TRP_VAUX_EN) {
2825 dev_info(dev, "Unsupported test chip\n");
2826 return -ENOTSUPP;
2827 }
2828
2829 if (val32 & SYS_CFG_BT_FUNC) {
35a741fe
JS		 2830 if (priv->chip_cut >= 3) {
2831 sprintf(priv->chip_name, "8723BU");
ba17d824 2832 priv->rtl_chip = RTL8723B;
35a741fe
JS		 2833 } else {
2834 sprintf(priv->chip_name, "8723AU");
0e28b975 2835 priv->usb_interrupts = 1;
ba17d824 2836 priv->rtl_chip = RTL8723A;
35a741fe
JS		 2837 }
2838
26f1fad2
JS		 2839 priv->rf_paths = 1;
2840 priv->rx_paths = 1;
2841 priv->tx_paths = 1;
26f1fad2
JS		 2842
2843 val32 = rtl8xxxu_read32(priv, REG_MULTI_FUNC_CTRL);
2844 if (val32 & MULTI_WIFI_FUNC_EN)
2845 priv->has_wifi = 1;
2846 if (val32 & MULTI_BT_FUNC_EN)
2847 priv->has_bluetooth = 1;
2848 if (val32 & MULTI_GPS_FUNC_EN)
2849 priv->has_gps = 1;
38451998 2850 priv->is_multi_func = 1;
26f1fad2
JS		 2851 } else if (val32 & SYS_CFG_TYPE_ID) {
2852 bonding = rtl8xxxu_read32(priv, REG_HPON_FSM);
2853 bonding &= HPON_FSM_BONDING_MASK;
55c0b6ae
JS		 2854 if (priv->fops->tx_desc_size ==
2855 sizeof(struct rtl8xxxu_txdesc40)) {
0e5d435a
JS		 2856 if (bonding == HPON_FSM_BONDING_1T2R) {
2857 sprintf(priv->chip_name, "8191EU");
2858 priv->rf_paths = 2;
2859 priv->rx_paths = 2;
2860 priv->tx_paths = 1;
ba17d824 2861 priv->rtl_chip = RTL8191E;
0e5d435a
JS		 2862 } else {
2863 sprintf(priv->chip_name, "8192EU");
2864 priv->rf_paths = 2;
2865 priv->rx_paths = 2;
2866 priv->tx_paths = 2;
ba17d824 2867 priv->rtl_chip = RTL8192E;
0e5d435a
JS		 2868 }
2869 } else if (bonding == HPON_FSM_BONDING_1T2R) {
26f1fad2
JS		 2870 sprintf(priv->chip_name, "8191CU");
2871 priv->rf_paths = 2;
2872 priv->rx_paths = 2;
2873 priv->tx_paths = 1;
0e28b975 2874 priv->usb_interrupts = 1;
ba17d824 2875 priv->rtl_chip = RTL8191C;
26f1fad2
JS		 2876 } else {
2877 sprintf(priv->chip_name, "8192CU");
2878 priv->rf_paths = 2;
2879 priv->rx_paths = 2;
2880 priv->tx_paths = 2;
0e28b975 2881 priv->usb_interrupts = 1;
ba17d824 2882 priv->rtl_chip = RTL8192C;
26f1fad2
JS		 2883 }
2884 priv->has_wifi = 1;
2885 } else {
2886 sprintf(priv->chip_name, "8188CU");
2887 priv->rf_paths = 1;
2888 priv->rx_paths = 1;
2889 priv->tx_paths = 1;
ba17d824 2890 priv->rtl_chip = RTL8188C;
0e28b975 2891 priv->usb_interrupts = 1;
26f1fad2
JS		 2892 priv->has_wifi = 1;
2893 }
2894
ba17d824
JS		 2895 switch (priv->rtl_chip) {
2896 case RTL8188E:
2897 case RTL8192E:
2898 case RTL8723B:
0e5d435a
JS		 2899 switch (val32 & SYS_CFG_VENDOR_EXT_MASK) {
2900 case SYS_CFG_VENDOR_ID_TSMC:
2901 sprintf(priv->chip_vendor, "TSMC");
2902 break;
2903 case SYS_CFG_VENDOR_ID_SMIC:
2904 sprintf(priv->chip_vendor, "SMIC");
2905 priv->vendor_smic = 1;
2906 break;
2907 case SYS_CFG_VENDOR_ID_UMC:
2908 sprintf(priv->chip_vendor, "UMC");
2909 priv->vendor_umc = 1;
2910 break;
2911 default:
2912 sprintf(priv->chip_vendor, "unknown");
2913 }
2914 break;
2915 default:
2916 if (val32 & SYS_CFG_VENDOR_ID) {
2917 sprintf(priv->chip_vendor, "UMC");
2918 priv->vendor_umc = 1;
2919 } else {
2920 sprintf(priv->chip_vendor, "TSMC");
2921 }
2922 }
26f1fad2
JS		 2923
2924 val32 = rtl8xxxu_read32(priv, REG_GPIO_OUTSTS);
2925 priv->rom_rev = (val32 & GPIO_RF_RL_ID) >> 28;
2926
2927 val16 = rtl8xxxu_read16(priv, REG_NORMAL_SIE_EP_TX);
2928 if (val16 & NORMAL_SIE_EP_TX_HIGH_MASK) {
2929 priv->ep_tx_high_queue = 1;
2930 priv->ep_tx_count++;
2931 }
2932
2933 if (val16 & NORMAL_SIE_EP_TX_NORMAL_MASK) {
2934 priv->ep_tx_normal_queue = 1;
2935 priv->ep_tx_count++;
2936 }
2937
2938 if (val16 & NORMAL_SIE_EP_TX_LOW_MASK) {
2939 priv->ep_tx_low_queue = 1;
2940 priv->ep_tx_count++;
2941 }
2942
2943 /*
2944 * Fallback for devices that do not provide REG_NORMAL_SIE_EP_TX
2945 */
2946 if (!priv->ep_tx_count) {
2947 switch (priv->nr_out_eps) {
35a741fe 2948 case 4:
26f1fad2
JS		 2949 case 3:
2950 priv->ep_tx_low_queue = 1;
2951 priv->ep_tx_count++;
2952 case 2:
2953 priv->ep_tx_normal_queue = 1;
2954 priv->ep_tx_count++;
2955 case 1:
2956 priv->ep_tx_high_queue = 1;
2957 priv->ep_tx_count++;
2958 break;
2959 default:
2960 dev_info(dev, "Unsupported USB TX end-points\n");
2961 return -ENOTSUPP;
2962 }
2963 }
2964
2965 return 0;
2966}
2967
2968static int rtl8723au_parse_efuse(struct rtl8xxxu_priv *priv)
2969{
d38f1c37
JS		 2970 struct rtl8723au_efuse *efuse = &priv->efuse_wifi.efuse8723;
2971
2972 if (efuse->rtl_id != cpu_to_le16(0x8129))
26f1fad2
JS		 2973 return -EINVAL;
2974
d38f1c37 2975 ether_addr_copy(priv->mac_addr, efuse->mac_addr);
26f1fad2
JS		 2976
2977 memcpy(priv->cck_tx_power_index_A,
d38f1c37 2978 efuse->cck_tx_power_index_A,
3e84f938 2979 sizeof(efuse->cck_tx_power_index_A));
26f1fad2 2980 memcpy(priv->cck_tx_power_index_B,
d38f1c37 2981 efuse->cck_tx_power_index_B,
3e84f938 2982 sizeof(efuse->cck_tx_power_index_B));
26f1fad2
JS		 2983
2984 memcpy(priv->ht40_1s_tx_power_index_A,
d38f1c37 2985 efuse->ht40_1s_tx_power_index_A,
3e84f938 2986 sizeof(efuse->ht40_1s_tx_power_index_A));
26f1fad2 2987 memcpy(priv->ht40_1s_tx_power_index_B,
d38f1c37 2988 efuse->ht40_1s_tx_power_index_B,
3e84f938 2989 sizeof(efuse->ht40_1s_tx_power_index_B));
26f1fad2
JS		 2990
2991 memcpy(priv->ht20_tx_power_index_diff,
d38f1c37 2992 efuse->ht20_tx_power_index_diff,
3e84f938 2993 sizeof(efuse->ht20_tx_power_index_diff));
26f1fad2 2994 memcpy(priv->ofdm_tx_power_index_diff,
d38f1c37 2995 efuse->ofdm_tx_power_index_diff,
3e84f938 2996 sizeof(efuse->ofdm_tx_power_index_diff));
26f1fad2
JS		 2997
2998 memcpy(priv->ht40_max_power_offset,
d38f1c37 2999 efuse->ht40_max_power_offset,
3e84f938 3000 sizeof(efuse->ht40_max_power_offset));
26f1fad2 3001 memcpy(priv->ht20_max_power_offset,
d38f1c37 3002 efuse->ht20_max_power_offset,
3e84f938 3003 sizeof(efuse->ht20_max_power_offset));
26f1fad2 3004
4ef22eb9
JS		 3005 if (priv->efuse_wifi.efuse8723.version >= 0x01) {
3006 priv->has_xtalk = 1;
3007 priv->xtalk = priv->efuse_wifi.efuse8723.xtal_k & 0x3f;
3008 }
2fc0b8e5
JS		 3009
3010 priv->power_base = &rtl8723a_power_base;
3011
26f1fad2 3012 dev_info(&priv->udev->dev, "Vendor: %.7s\n",
d38f1c37 3013 efuse->vendor_name);
26f1fad2 3014 dev_info(&priv->udev->dev, "Product: %.41s\n",
d38f1c37 3015 efuse->device_name);
26f1fad2
JS		 3016 return 0;
3017}
3018
3c836d60
JS		 3019static int rtl8723bu_parse_efuse(struct rtl8xxxu_priv *priv)
3020{
b8ba8602 3021 struct rtl8723bu_efuse *efuse = &priv->efuse_wifi.efuse8723bu;
3be26999 3022 int i;
b8ba8602
JS		 3023
3024 if (efuse->rtl_id != cpu_to_le16(0x8129))
3c836d60
JS		 3025 return -EINVAL;
3026
b8ba8602 3027 ether_addr_copy(priv->mac_addr, efuse->mac_addr);
3c836d60 3028
3be26999
JS		 3029 memcpy(priv->cck_tx_power_index_A, efuse->tx_power_index_A.cck_base,
3030 sizeof(efuse->tx_power_index_A.cck_base));
3031 memcpy(priv->cck_tx_power_index_B, efuse->tx_power_index_B.cck_base,
3032 sizeof(efuse->tx_power_index_B.cck_base));
3033
3034 memcpy(priv->ht40_1s_tx_power_index_A,
3035 efuse->tx_power_index_A.ht40_base,
3036 sizeof(efuse->tx_power_index_A.ht40_base));
3037 memcpy(priv->ht40_1s_tx_power_index_B,
3038 efuse->tx_power_index_B.ht40_base,
3039 sizeof(efuse->tx_power_index_B.ht40_base));
3040
3041 priv->ofdm_tx_power_diff[0].a =
3042 efuse->tx_power_index_A.ht20_ofdm_1s_diff.a;
3043 priv->ofdm_tx_power_diff[0].b =
3044 efuse->tx_power_index_B.ht20_ofdm_1s_diff.a;
3045
3046 priv->ht20_tx_power_diff[0].a =
3047 efuse->tx_power_index_A.ht20_ofdm_1s_diff.b;
3048 priv->ht20_tx_power_diff[0].b =
3049 efuse->tx_power_index_B.ht20_ofdm_1s_diff.b;
3050
3051 priv->ht40_tx_power_diff[0].a = 0;
3052 priv->ht40_tx_power_diff[0].b = 0;
3053
3054 for (i = 1; i < RTL8723B_TX_COUNT; i++) {
3055 priv->ofdm_tx_power_diff[i].a =
3056 efuse->tx_power_index_A.pwr_diff[i - 1].ofdm;
3057 priv->ofdm_tx_power_diff[i].b =
3058 efuse->tx_power_index_B.pwr_diff[i - 1].ofdm;
3059
3060 priv->ht20_tx_power_diff[i].a =
3061 efuse->tx_power_index_A.pwr_diff[i - 1].ht20;
3062 priv->ht20_tx_power_diff[i].b =
3063 efuse->tx_power_index_B.pwr_diff[i - 1].ht20;
3064
3065 priv->ht40_tx_power_diff[i].a =
3066 efuse->tx_power_index_A.pwr_diff[i - 1].ht40;
3067 priv->ht40_tx_power_diff[i].b =
3068 efuse->tx_power_index_B.pwr_diff[i - 1].ht40;
3069 }
3070
4ef22eb9
JS		 3071 priv->has_xtalk = 1;
3072 priv->xtalk = priv->efuse_wifi.efuse8723bu.xtal_k & 0x3f;
3073
b8ba8602
JS		 3074 dev_info(&priv->udev->dev, "Vendor: %.7s\n", efuse->vendor_name);
3075 dev_info(&priv->udev->dev, "Product: %.41s\n", efuse->device_name);
3c836d60
JS		 3076
3077 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_EFUSE) {
3078 int i;
3079 unsigned char *raw = priv->efuse_wifi.raw;
3080
3081 dev_info(&priv->udev->dev,
3082 "%s: dumping efuse (0x%02zx bytes):\n",
3083 __func__, sizeof(struct rtl8723bu_efuse));
3084 for (i = 0; i < sizeof(struct rtl8723bu_efuse); i += 8) {
3085 dev_info(&priv->udev->dev, "%02x: "
3086 "%02x %02x %02x %02x %02x %02x %02x %02x\n", i,
3087 raw[i], raw[i + 1], raw[i + 2],
3088 raw[i + 3], raw[i + 4], raw[i + 5],
3089 raw[i + 6], raw[i + 7]);
3090 }
3091 }
3092
3093 return 0;
3094}
3095
c0963772
KV		 3096#ifdef CONFIG_RTL8XXXU_UNTESTED
3097
26f1fad2
JS		 3098static int rtl8192cu_parse_efuse(struct rtl8xxxu_priv *priv)
3099{
49594441 3100 struct rtl8192cu_efuse *efuse = &priv->efuse_wifi.efuse8192;
26f1fad2
JS		 3101 int i;
3102
49594441 3103 if (efuse->rtl_id != cpu_to_le16(0x8129))
26f1fad2
JS		 3104 return -EINVAL;
3105
49594441 3106 ether_addr_copy(priv->mac_addr, efuse->mac_addr);
26f1fad2
JS		 3107
3108 memcpy(priv->cck_tx_power_index_A,
49594441 3109 efuse->cck_tx_power_index_A,
3e84f938 3110 sizeof(efuse->cck_tx_power_index_A));
26f1fad2 3111 memcpy(priv->cck_tx_power_index_B,
49594441 3112 efuse->cck_tx_power_index_B,
3e84f938 3113 sizeof(efuse->cck_tx_power_index_B));
26f1fad2
JS		 3114
3115 memcpy(priv->ht40_1s_tx_power_index_A,
49594441 3116 efuse->ht40_1s_tx_power_index_A,
3e84f938 3117 sizeof(efuse->ht40_1s_tx_power_index_A));
26f1fad2 3118 memcpy(priv->ht40_1s_tx_power_index_B,
49594441 3119 efuse->ht40_1s_tx_power_index_B,
3e84f938 3120 sizeof(efuse->ht40_1s_tx_power_index_B));
26f1fad2 3121 memcpy(priv->ht40_2s_tx_power_index_diff,
49594441 3122 efuse->ht40_2s_tx_power_index_diff,
3e84f938 3123 sizeof(efuse->ht40_2s_tx_power_index_diff));
26f1fad2
JS		 3124
3125 memcpy(priv->ht20_tx_power_index_diff,
49594441 3126 efuse->ht20_tx_power_index_diff,
3e84f938 3127 sizeof(efuse->ht20_tx_power_index_diff));
26f1fad2 3128 memcpy(priv->ofdm_tx_power_index_diff,
49594441 3129 efuse->ofdm_tx_power_index_diff,
3e84f938 3130 sizeof(efuse->ofdm_tx_power_index_diff));
26f1fad2
JS		 3131
3132 memcpy(priv->ht40_max_power_offset,
49594441 3133 efuse->ht40_max_power_offset,
3e84f938 3134 sizeof(efuse->ht40_max_power_offset));
26f1fad2 3135 memcpy(priv->ht20_max_power_offset,
49594441 3136 efuse->ht20_max_power_offset,
3e84f938 3137 sizeof(efuse->ht20_max_power_offset));
26f1fad2
JS		 3138
3139 dev_info(&priv->udev->dev, "Vendor: %.7s\n",
49594441 3140 efuse->vendor_name);
26f1fad2 3141 dev_info(&priv->udev->dev, "Product: %.20s\n",
49594441 3142 efuse->device_name);
26f1fad2 3143
2fc0b8e5
JS		 3144 priv->power_base = &rtl8192c_power_base;
3145
49594441 3146 if (efuse->rf_regulatory & 0x20) {
26f1fad2 3147 sprintf(priv->chip_name, "8188RU");
8d95c808 3148 priv->rtl_chip = RTL8188R;
26f1fad2 3149 priv->hi_pa = 1;
cabb550e 3150 priv->no_pape = 1;
2fc0b8e5 3151 priv->power_base = &rtl8188r_power_base;
26f1fad2
JS		 3152 }
3153
3154 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_EFUSE) {
3155 unsigned char *raw = priv->efuse_wifi.raw;
3156
3157 dev_info(&priv->udev->dev,
3158 "%s: dumping efuse (0x%02zx bytes):\n",
3159 __func__, sizeof(struct rtl8192cu_efuse));
3160 for (i = 0; i < sizeof(struct rtl8192cu_efuse); i += 8) {
3161 dev_info(&priv->udev->dev, "%02x: "
3162 "%02x %02x %02x %02x %02x %02x %02x %02x\n", i,
3163 raw[i], raw[i + 1], raw[i + 2],
3164 raw[i + 3], raw[i + 4], raw[i + 5],
3165 raw[i + 6], raw[i + 7]);
3166 }
3167 }
3168 return 0;
3169}
3170
c0963772
KV		 3171#endif
3172
3307d840
JS		 3173static int rtl8192eu_parse_efuse(struct rtl8xxxu_priv *priv)
3174{
b7dda34d 3175 struct rtl8192eu_efuse *efuse = &priv->efuse_wifi.efuse8192eu;
3307d840
JS		 3176 int i;
3177
b7dda34d 3178 if (efuse->rtl_id != cpu_to_le16(0x8129))
3307d840
JS		 3179 return -EINVAL;
3180
b7dda34d 3181 ether_addr_copy(priv->mac_addr, efuse->mac_addr);
3307d840 3182
9e24772a
JS		 3183 memcpy(priv->cck_tx_power_index_A, efuse->tx_power_index_A.cck_base,
3184 sizeof(efuse->tx_power_index_A.cck_base));
3185 memcpy(priv->cck_tx_power_index_B, efuse->tx_power_index_B.cck_base,
3186 sizeof(efuse->tx_power_index_B.cck_base));
3187
3188 memcpy(priv->ht40_1s_tx_power_index_A,
3189 efuse->tx_power_index_A.ht40_base,
3190 sizeof(efuse->tx_power_index_A.ht40_base));
3191 memcpy(priv->ht40_1s_tx_power_index_B,
3192 efuse->tx_power_index_B.ht40_base,
3193 sizeof(efuse->tx_power_index_B.ht40_base));
3194
3195 priv->ht20_tx_power_diff[0].a =
3196 efuse->tx_power_index_A.ht20_ofdm_1s_diff.b;
3197 priv->ht20_tx_power_diff[0].b =
3198 efuse->tx_power_index_B.ht20_ofdm_1s_diff.b;
3199
3200 priv->ht40_tx_power_diff[0].a = 0;
3201 priv->ht40_tx_power_diff[0].b = 0;
3202
3203 for (i = 1; i < RTL8723B_TX_COUNT; i++) {
3204 priv->ofdm_tx_power_diff[i].a =
3205 efuse->tx_power_index_A.pwr_diff[i - 1].ofdm;
3206 priv->ofdm_tx_power_diff[i].b =
3207 efuse->tx_power_index_B.pwr_diff[i - 1].ofdm;
3208
3209 priv->ht20_tx_power_diff[i].a =
3210 efuse->tx_power_index_A.pwr_diff[i - 1].ht20;
3211 priv->ht20_tx_power_diff[i].b =
3212 efuse->tx_power_index_B.pwr_diff[i - 1].ht20;
3213
3214 priv->ht40_tx_power_diff[i].a =
3215 efuse->tx_power_index_A.pwr_diff[i - 1].ht40;
3216 priv->ht40_tx_power_diff[i].b =
3217 efuse->tx_power_index_B.pwr_diff[i - 1].ht40;
3218 }
3219
4ef22eb9
JS		 3220 priv->has_xtalk = 1;
3221 priv->xtalk = priv->efuse_wifi.efuse8192eu.xtal_k & 0x3f;
3222
b7dda34d
JS		 3223 dev_info(&priv->udev->dev, "Vendor: %.7s\n", efuse->vendor_name);
3224 dev_info(&priv->udev->dev, "Product: %.11s\n", efuse->device_name);
3225 dev_info(&priv->udev->dev, "Serial: %.11s\n", efuse->serial);
3307d840
JS		 3226
3227 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_EFUSE) {
3228 unsigned char *raw = priv->efuse_wifi.raw;
3229
3230 dev_info(&priv->udev->dev,
3231 "%s: dumping efuse (0x%02zx bytes):\n",
3232 __func__, sizeof(struct rtl8192eu_efuse));
3233 for (i = 0; i < sizeof(struct rtl8192eu_efuse); i += 8) {
3234 dev_info(&priv->udev->dev, "%02x: "
3235 "%02x %02x %02x %02x %02x %02x %02x %02x\n", i,
3236 raw[i], raw[i + 1], raw[i + 2],
3237 raw[i + 3], raw[i + 4], raw[i + 5],
3238 raw[i + 6], raw[i + 7]);
3239 }
3240 }
0e5d435a 3241 return 0;
3307d840
JS		 3242}
3243
26f1fad2
JS		 3244static int
3245rtl8xxxu_read_efuse8(struct rtl8xxxu_priv *priv, u16 offset, u8 *data)
3246{
3247 int i;
3248 u8 val8;
3249 u32 val32;
3250
3251 /* Write Address */
3252 rtl8xxxu_write8(priv, REG_EFUSE_CTRL + 1, offset & 0xff);
3253 val8 = rtl8xxxu_read8(priv, REG_EFUSE_CTRL + 2);
3254 val8 &= 0xfc;
3255 val8 |= (offset >> 8) & 0x03;
3256 rtl8xxxu_write8(priv, REG_EFUSE_CTRL + 2, val8);
3257
3258 val8 = rtl8xxxu_read8(priv, REG_EFUSE_CTRL + 3);
3259 rtl8xxxu_write8(priv, REG_EFUSE_CTRL + 3, val8 & 0x7f);
3260
3261 /* Poll for data read */
3262 val32 = rtl8xxxu_read32(priv, REG_EFUSE_CTRL);
3263 for (i = 0; i < RTL8XXXU_MAX_REG_POLL; i++) {
3264 val32 = rtl8xxxu_read32(priv, REG_EFUSE_CTRL);
3265 if (val32 & BIT(31))
3266 break;
3267 }
3268
3269 if (i == RTL8XXXU_MAX_REG_POLL)
3270 return -EIO;
3271
3272 udelay(50);
3273 val32 = rtl8xxxu_read32(priv, REG_EFUSE_CTRL);
3274
3275 *data = val32 & 0xff;
3276 return 0;
3277}
3278
3279static int rtl8xxxu_read_efuse(struct rtl8xxxu_priv *priv)
3280{
3281 struct device *dev = &priv->udev->dev;
3282 int i, ret = 0;
3283 u8 val8, word_mask, header, extheader;
3284 u16 val16, efuse_addr, offset;
3285 u32 val32;
3286
3287 val16 = rtl8xxxu_read16(priv, REG_9346CR);
3288 if (val16 & EEPROM_ENABLE)
3289 priv->has_eeprom = 1;
3290 if (val16 & EEPROM_BOOT)
3291 priv->boot_eeprom = 1;
3292
38451998
JS		 3293 if (priv->is_multi_func) {
3294 val32 = rtl8xxxu_read32(priv, REG_EFUSE_TEST);
3295 val32 = (val32 & ~EFUSE_SELECT_MASK) | EFUSE_WIFI_SELECT;
3296 rtl8xxxu_write32(priv, REG_EFUSE_TEST, val32);
3297 }
26f1fad2
JS		 3298
3299 dev_dbg(dev, "Booting from %s\n",
3300 priv->boot_eeprom ? "EEPROM" : "EFUSE");
3301
3302 rtl8xxxu_write8(priv, REG_EFUSE_ACCESS, EFUSE_ACCESS_ENABLE);
3303
3304 /* 1.2V Power: From VDDON with Power Cut(0x0000[15]), default valid */
3305 val16 = rtl8xxxu_read16(priv, REG_SYS_ISO_CTRL);
3306 if (!(val16 & SYS_ISO_PWC_EV12V)) {
3307 val16 |= SYS_ISO_PWC_EV12V;
3308 rtl8xxxu_write16(priv, REG_SYS_ISO_CTRL, val16);
3309 }
3310 /* Reset: 0x0000[28], default valid */
3311 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3312 if (!(val16 & SYS_FUNC_ELDR)) {
3313 val16 |= SYS_FUNC_ELDR;
3314 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
3315 }
3316
3317 /*
3318 * Clock: Gated(0x0008[5]) 8M(0x0008[1]) clock from ANA, default valid
3319 */
3320 val16 = rtl8xxxu_read16(priv, REG_SYS_CLKR);
3321 if (!(val16 & SYS_CLK_LOADER_ENABLE) || !(val16 & SYS_CLK_ANA8M)) {
3322 val16 |= (SYS_CLK_LOADER_ENABLE | SYS_CLK_ANA8M);
3323 rtl8xxxu_write16(priv, REG_SYS_CLKR, val16);
3324 }
3325
3326 /* Default value is 0xff */
3307d840 3327 memset(priv->efuse_wifi.raw, 0xff, EFUSE_MAP_LEN);
26f1fad2
JS		 3328
3329 efuse_addr = 0;
3330 while (efuse_addr < EFUSE_REAL_CONTENT_LEN_8723A) {
f6c47702
JS		 3331 u16 map_addr;
3332
26f1fad2
JS		 3333 ret = rtl8xxxu_read_efuse8(priv, efuse_addr++, &header);
3334 if (ret || header == 0xff)
3335 goto exit;
3336
3337 if ((header & 0x1f) == 0x0f) { /* extended header */
3338 offset = (header & 0xe0) >> 5;
3339
3340 ret = rtl8xxxu_read_efuse8(priv, efuse_addr++,
3341 &extheader);
3342 if (ret)
3343 goto exit;
3344 /* All words disabled */
3345 if ((extheader & 0x0f) == 0x0f)
3346 continue;
3347
3348 offset |= ((extheader & 0xf0) >> 1);
3349 word_mask = extheader & 0x0f;
3350 } else {
3351 offset = (header >> 4) & 0x0f;
3352 word_mask = header & 0x0f;
3353 }
3354
f6c47702
JS		 3355 /* Get word enable value from PG header */
3356
3357 /* We have 8 bits to indicate validity */
3358 map_addr = offset * 8;
3359 if (map_addr >= EFUSE_MAP_LEN) {
3360 dev_warn(dev, "%s: Illegal map_addr (%04x), "
3361 "efuse corrupt!\n",
3362 __func__, map_addr);
26f1fad2
JS		 3363 ret = -EINVAL;
3364 goto exit;
3365 }
f6c47702
JS		 3366 for (i = 0; i < EFUSE_MAX_WORD_UNIT; i++) {
3367 /* Check word enable condition in the section */
32a39dd4 3368 if (word_mask & BIT(i)) {
f6c47702 3369 map_addr += 2;
32a39dd4
JS		 3370 continue;
3371 }
3372
3373 ret = rtl8xxxu_read_efuse8(priv, efuse_addr++, &val8);
3374 if (ret)
3375 goto exit;
3376 priv->efuse_wifi.raw[map_addr++] = val8;
3377
3378 ret = rtl8xxxu_read_efuse8(priv, efuse_addr++, &val8);
3379 if (ret)
3380 goto exit;
3381 priv->efuse_wifi.raw[map_addr++] = val8;
f6c47702 3382 }
26f1fad2
JS		 3383 }
3384
3385exit:
3386 rtl8xxxu_write8(priv, REG_EFUSE_ACCESS, EFUSE_ACCESS_DISABLE);
3387
3388 return ret;
3389}
3390
d48fe60e
JS		 3391static void rtl8xxxu_reset_8051(struct rtl8xxxu_priv *priv)
3392{
3393 u8 val8;
3394 u16 sys_func;
3395
3396 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);
53b381c4 3397 val8 &= ~BIT(0);
d48fe60e 3398 rtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);
7d4ccb8b 3399
d48fe60e
JS		 3400 sys_func = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3401 sys_func &= ~SYS_FUNC_CPU_ENABLE;
3402 rtl8xxxu_write16(priv, REG_SYS_FUNC, sys_func);
7d4ccb8b 3403
d48fe60e 3404 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);
53b381c4 3405 val8 |= BIT(0);
d48fe60e 3406 rtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);
7d4ccb8b
JS		 3407
3408 sys_func |= SYS_FUNC_CPU_ENABLE;
3409 rtl8xxxu_write16(priv, REG_SYS_FUNC, sys_func);
3410}
3411
3412static void rtl8723bu_reset_8051(struct rtl8xxxu_priv *priv)
3413{
3414 u8 val8;
3415 u16 sys_func;
3416
3417 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL);
3418 val8 &= ~BIT(1);
3419 rtl8xxxu_write8(priv, REG_RSV_CTRL, val8);
3420
3421 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);
3422 val8 &= ~BIT(0);
3423 rtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);
3424
3425 sys_func = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3426 sys_func &= ~SYS_FUNC_CPU_ENABLE;
3427 rtl8xxxu_write16(priv, REG_SYS_FUNC, sys_func);
3428
3429 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL);
3430 val8 &= ~BIT(1);
3431 rtl8xxxu_write8(priv, REG_RSV_CTRL, val8);
3432
3433 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);
3434 val8 |= BIT(0);
3435 rtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);
3436
d48fe60e
JS		 3437 sys_func |= SYS_FUNC_CPU_ENABLE;
3438 rtl8xxxu_write16(priv, REG_SYS_FUNC, sys_func);
3439}
3440
26f1fad2
JS		 3441static int rtl8xxxu_start_firmware(struct rtl8xxxu_priv *priv)
3442{
3443 struct device *dev = &priv->udev->dev;
3444 int ret = 0, i;
3445 u32 val32;
3446
3447 /* Poll checksum report */
3448 for (i = 0; i < RTL8XXXU_FIRMWARE_POLL_MAX; i++) {
3449 val32 = rtl8xxxu_read32(priv, REG_MCU_FW_DL);
3450 if (val32 & MCU_FW_DL_CSUM_REPORT)
3451 break;
3452 }
3453
3454 if (i == RTL8XXXU_FIRMWARE_POLL_MAX) {
3455 dev_warn(dev, "Firmware checksum poll timed out\n");
3456 ret = -EAGAIN;
3457 goto exit;
3458 }
3459
3460 val32 = rtl8xxxu_read32(priv, REG_MCU_FW_DL);
3461 val32 |= MCU_FW_DL_READY;
3462 val32 &= ~MCU_WINT_INIT_READY;
3463 rtl8xxxu_write32(priv, REG_MCU_FW_DL, val32);
3464
d48fe60e
JS		 3465 /*
3466 * Reset the 8051 in order for the firmware to start running,
3467 * otherwise it won't come up on the 8192eu
3468 */
7d4ccb8b 3469 priv->fops->reset_8051(priv);
d48fe60e 3470
26f1fad2
JS		 3471 /* Wait for firmware to become ready */
3472 for (i = 0; i < RTL8XXXU_FIRMWARE_POLL_MAX; i++) {
3473 val32 = rtl8xxxu_read32(priv, REG_MCU_FW_DL);
3474 if (val32 & MCU_WINT_INIT_READY)
3475 break;
3476
3477 udelay(100);
3478 }
3479
3480 if (i == RTL8XXXU_FIRMWARE_POLL_MAX) {
3481 dev_warn(dev, "Firmware failed to start\n");
3482 ret = -EAGAIN;
3483 goto exit;
3484 }
3485
3a4be6a0
JS		 3486 /*
3487 * Init H2C command
3488 */
ba17d824 3489 if (priv->rtl_chip == RTL8723B)
3a4be6a0 3490 rtl8xxxu_write8(priv, REG_HMTFR, 0x0f);
26f1fad2
JS		 3491exit:
3492 return ret;
3493}
3494
3495static int rtl8xxxu_download_firmware(struct rtl8xxxu_priv *priv)
3496{
3497 int pages, remainder, i, ret;
d48fe60e 3498 u8 val8;
26f1fad2
JS		 3499 u16 val16;
3500 u32 val32;
3501 u8 *fwptr;
3502
3503 val8 = rtl8xxxu_read8(priv, REG_SYS_FUNC + 1);
3504 val8 |= 4;
3505 rtl8xxxu_write8(priv, REG_SYS_FUNC + 1, val8);
3506
3507 /* 8051 enable */
3508 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
43154f6f
JS		 3509 val16 |= SYS_FUNC_CPU_ENABLE;
3510 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
26f1fad2 3511
216202ae
JS		 3512 val8 = rtl8xxxu_read8(priv, REG_MCU_FW_DL);
3513 if (val8 & MCU_FW_RAM_SEL) {
3514 pr_info("do the RAM reset\n");
3515 rtl8xxxu_write8(priv, REG_MCU_FW_DL, 0x00);
7d4ccb8b 3516 priv->fops->reset_8051(priv);
216202ae
JS		 3517 }
3518
26f1fad2
JS		 3519 /* MCU firmware download enable */
3520 val8 = rtl8xxxu_read8(priv, REG_MCU_FW_DL);
ef1c0499
JS		 3521 val8 |= MCU_FW_DL_ENABLE;
3522 rtl8xxxu_write8(priv, REG_MCU_FW_DL, val8);
26f1fad2
JS		 3523
3524 /* 8051 reset */
3525 val32 = rtl8xxxu_read32(priv, REG_MCU_FW_DL);
ef1c0499
JS		 3526 val32 &= ~BIT(19);
3527 rtl8xxxu_write32(priv, REG_MCU_FW_DL, val32);
26f1fad2
JS		 3528
3529 /* Reset firmware download checksum */
3530 val8 = rtl8xxxu_read8(priv, REG_MCU_FW_DL);
ef1c0499
JS		 3531 val8 |= MCU_FW_DL_CSUM_REPORT;
3532 rtl8xxxu_write8(priv, REG_MCU_FW_DL, val8);
26f1fad2
JS		 3533
3534 pages = priv->fw_size / RTL_FW_PAGE_SIZE;
3535 remainder = priv->fw_size % RTL_FW_PAGE_SIZE;
3536
3537 fwptr = priv->fw_data->data;
3538
3539 for (i = 0; i < pages; i++) {
3540 val8 = rtl8xxxu_read8(priv, REG_MCU_FW_DL + 2) & 0xF8;
ef1c0499
JS		 3541 val8 |= i;
3542 rtl8xxxu_write8(priv, REG_MCU_FW_DL + 2, val8);
26f1fad2
JS		 3543
3544 ret = rtl8xxxu_writeN(priv, REG_FW_START_ADDRESS,
3545 fwptr, RTL_FW_PAGE_SIZE);
3546 if (ret != RTL_FW_PAGE_SIZE) {
3547 ret = -EAGAIN;
3548 goto fw_abort;
3549 }
3550
3551 fwptr += RTL_FW_PAGE_SIZE;
3552 }
3553
3554 if (remainder) {
3555 val8 = rtl8xxxu_read8(priv, REG_MCU_FW_DL + 2) & 0xF8;
ef1c0499
JS		 3556 val8 |= i;
3557 rtl8xxxu_write8(priv, REG_MCU_FW_DL + 2, val8);
26f1fad2
JS		 3558 ret = rtl8xxxu_writeN(priv, REG_FW_START_ADDRESS,
3559 fwptr, remainder);
3560 if (ret != remainder) {
3561 ret = -EAGAIN;
3562 goto fw_abort;
3563 }
3564 }
3565
3566 ret = 0;
3567fw_abort:
3568 /* MCU firmware download disable */
3569 val16 = rtl8xxxu_read16(priv, REG_MCU_FW_DL);
ef1c0499
JS		 3570 val16 &= ~MCU_FW_DL_ENABLE;
3571 rtl8xxxu_write16(priv, REG_MCU_FW_DL, val16);
26f1fad2
JS		 3572
3573 return ret;
3574}
3575
3576static int rtl8xxxu_load_firmware(struct rtl8xxxu_priv *priv, char *fw_name)
3577{
3578 struct device *dev = &priv->udev->dev;
3579 const struct firmware *fw;
3580 int ret = 0;
3581 u16 signature;
3582
3583 dev_info(dev, "%s: Loading firmware %s\n", DRIVER_NAME, fw_name);
3584 if (request_firmware(&fw, fw_name, &priv->udev->dev)) {
3585 dev_warn(dev, "request_firmware(%s) failed\n", fw_name);
3586 ret = -EAGAIN;
3587 goto exit;
3588 }
3589 if (!fw) {
3590 dev_warn(dev, "Firmware data not available\n");
3591 ret = -EINVAL;
3592 goto exit;
3593 }
3594
3595 priv->fw_data = kmemdup(fw->data, fw->size, GFP_KERNEL);
98e27cbd
TK		 3596 if (!priv->fw_data) {
3597 ret = -ENOMEM;
3598 goto exit;
3599 }
26f1fad2
JS		 3600 priv->fw_size = fw->size - sizeof(struct rtl8xxxu_firmware_header);
3601
3602 signature = le16_to_cpu(priv->fw_data->signature);
3603 switch (signature & 0xfff0) {
0e5d435a 3604 case 0x92e0:
26f1fad2
JS		 3605 case 0x92c0:
3606 case 0x88c0:
35a741fe 3607 case 0x5300:
26f1fad2
JS		 3608 case 0x2300:
3609 break;
3610 default:
3611 ret = -EINVAL;
3612 dev_warn(dev, "%s: Invalid firmware signature: 0x%04x\n",
3613 __func__, signature);
3614 }
3615
3616 dev_info(dev, "Firmware revision %i.%i (signature 0x%04x)\n",
3617 le16_to_cpu(priv->fw_data->major_version),
3618 priv->fw_data->minor_version, signature);
3619
3620exit:
3621 release_firmware(fw);
3622 return ret;
3623}
3624
3625static int rtl8723au_load_firmware(struct rtl8xxxu_priv *priv)
3626{
3627 char *fw_name;
3628 int ret;
3629
3630 switch (priv->chip_cut) {
3631 case 0:
3632 fw_name = "rtlwifi/rtl8723aufw_A.bin";
3633 break;
3634 case 1:
3635 if (priv->enable_bluetooth)
3636 fw_name = "rtlwifi/rtl8723aufw_B.bin";
3637 else
3638 fw_name = "rtlwifi/rtl8723aufw_B_NoBT.bin";
3639
3640 break;
3641 default:
3642 return -EINVAL;
3643 }
3644
3645 ret = rtl8xxxu_load_firmware(priv, fw_name);
3646 return ret;
3647}
3648
35a741fe
JS		 3649static int rtl8723bu_load_firmware(struct rtl8xxxu_priv *priv)
3650{
3651 char *fw_name;
3652 int ret;
3653
3654 if (priv->enable_bluetooth)
3655 fw_name = "rtlwifi/rtl8723bu_bt.bin";
3656 else
3657 fw_name = "rtlwifi/rtl8723bu_nic.bin";
3658
3659 ret = rtl8xxxu_load_firmware(priv, fw_name);
3660 return ret;
3661}
3662
c0963772
KV		 3663#ifdef CONFIG_RTL8XXXU_UNTESTED
3664
26f1fad2
JS		 3665static int rtl8192cu_load_firmware(struct rtl8xxxu_priv *priv)
3666{
3667 char *fw_name;
3668 int ret;
3669
3670 if (!priv->vendor_umc)
3671 fw_name = "rtlwifi/rtl8192cufw_TMSC.bin";
ba17d824 3672 else if (priv->chip_cut || priv->rtl_chip == RTL8192C)
26f1fad2
JS		 3673 fw_name = "rtlwifi/rtl8192cufw_B.bin";
3674 else
3675 fw_name = "rtlwifi/rtl8192cufw_A.bin";
3676
3677 ret = rtl8xxxu_load_firmware(priv, fw_name);
3678
3679 return ret;
3680}
3681
c0963772
KV		 3682#endif
3683
3307d840
JS		 3684static int rtl8192eu_load_firmware(struct rtl8xxxu_priv *priv)
3685{
3686 char *fw_name;
3687 int ret;
3688
0e5d435a 3689 fw_name = "rtlwifi/rtl8192eu_nic.bin";
3307d840
JS		 3690
3691 ret = rtl8xxxu_load_firmware(priv, fw_name);
3692
3693 return ret;
3694}
3695
26f1fad2
JS		 3696static void rtl8xxxu_firmware_self_reset(struct rtl8xxxu_priv *priv)
3697{
3698 u16 val16;
3699 int i = 100;
3700
3701 /* Inform 8051 to perform reset */
3702 rtl8xxxu_write8(priv, REG_HMTFR + 3, 0x20);
3703
3704 for (i = 100; i > 0; i--) {
3705 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3706
3707 if (!(val16 & SYS_FUNC_CPU_ENABLE)) {
3708 dev_dbg(&priv->udev->dev,
3709 "%s: Firmware self reset success!\n", __func__);
3710 break;
3711 }
3712 udelay(50);
3713 }
3714
3715 if (!i) {
3716 /* Force firmware reset */
3717 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3718 val16 &= ~SYS_FUNC_CPU_ENABLE;
3719 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
3720 }
3721}
3722
f0d9f5e9
JS		 3723static void rtl8723bu_phy_init_antenna_selection(struct rtl8xxxu_priv *priv)
3724{
3725 u32 val32;
3726
70bc1e24 3727 val32 = rtl8xxxu_read32(priv, REG_PAD_CTRL1);
f0d9f5e9 3728 val32 &= ~(BIT(20) | BIT(24));
70bc1e24 3729 rtl8xxxu_write32(priv, REG_PAD_CTRL1, val32);
f0d9f5e9
JS		 3730
3731 val32 = rtl8xxxu_read32(priv, REG_GPIO_MUXCFG);
3732 val32 &= ~BIT(4);
3a4be6a0
JS		 3733 rtl8xxxu_write32(priv, REG_GPIO_MUXCFG, val32);
3734
3735 val32 = rtl8xxxu_read32(priv, REG_GPIO_MUXCFG);
f0d9f5e9
JS		 3736 val32 |= BIT(3);
3737 rtl8xxxu_write32(priv, REG_GPIO_MUXCFG, val32);
3738
3739 val32 = rtl8xxxu_read32(priv, REG_LEDCFG0);
f0d9f5e9
JS		 3740 val32 |= BIT(24);
3741 rtl8xxxu_write32(priv, REG_LEDCFG0, val32);
3742
3a4be6a0
JS		 3743 val32 = rtl8xxxu_read32(priv, REG_LEDCFG0);
3744 val32 &= ~BIT(23);
3745 rtl8xxxu_write32(priv, REG_LEDCFG0, val32);
3746
120e627f 3747 val32 = rtl8xxxu_read32(priv, REG_RFE_BUFFER);
f0d9f5e9 3748 val32 |= (BIT(0) | BIT(1));
120e627f 3749 rtl8xxxu_write32(priv, REG_RFE_BUFFER, val32);
f0d9f5e9 3750
59b74397 3751 val32 = rtl8xxxu_read32(priv, REG_RFE_CTRL_ANTA_SRC);
f0d9f5e9
JS		 3752 val32 &= 0xffffff00;
3753 val32 |= 0x77;
59b74397 3754 rtl8xxxu_write32(priv, REG_RFE_CTRL_ANTA_SRC, val32);
3a4be6a0
JS		 3755
3756 val32 = rtl8xxxu_read32(priv, REG_PWR_DATA);
3757 val32 |= PWR_DATA_EEPRPAD_RFE_CTRL_EN;
3758 rtl8xxxu_write32(priv, REG_PWR_DATA, val32);
f0d9f5e9
JS		 3759}
3760
26f1fad2 3761static int
c606e662 3762rtl8xxxu_init_mac(struct rtl8xxxu_priv *priv)
26f1fad2 3763{
c606e662 3764 struct rtl8xxxu_reg8val *array = priv->fops->mactable;
26f1fad2
JS		 3765 int i, ret;
3766 u16 reg;
3767 u8 val;
3768
3769 for (i = 0; ; i++) {
3770 reg = array[i].reg;
3771 val = array[i].val;
3772
3773 if (reg == 0xffff && val == 0xff)
3774 break;
3775
3776 ret = rtl8xxxu_write8(priv, reg, val);
3777 if (ret != 1) {
3778 dev_warn(&priv->udev->dev,
c606e662
JS		 3779 "Failed to initialize MAC "
3780 "(reg: %04x, val %02x)\n", reg, val);
26f1fad2
JS		 3781 return -EAGAIN;
3782 }
3783 }
3784
8a59485c 3785 if (priv->rtl_chip != RTL8723B && priv->rtl_chip != RTL8192E)
8baf670b 3786 rtl8xxxu_write8(priv, REG_MAX_AGGR_NUM, 0x0a);
26f1fad2
JS		 3787
3788 return 0;
3789}
3790
3791static int rtl8xxxu_init_phy_regs(struct rtl8xxxu_priv *priv,
3792 struct rtl8xxxu_reg32val *array)
3793{
3794 int i, ret;
3795 u16 reg;
3796 u32 val;
3797
3798 for (i = 0; ; i++) {
3799 reg = array[i].reg;
3800 val = array[i].val;
3801
3802 if (reg == 0xffff && val == 0xffffffff)
3803 break;
3804
3805 ret = rtl8xxxu_write32(priv, reg, val);
3806 if (ret != sizeof(val)) {
3807 dev_warn(&priv->udev->dev,
3808 "Failed to initialize PHY\n");
3809 return -EAGAIN;
3810 }
3811 udelay(1);
3812 }
3813
3814 return 0;
3815}
3816
cb877250 3817static void rtl8723au_init_phy_bb(struct rtl8xxxu_priv *priv)
26f1fad2 3818{
b84cac16 3819 u8 val8, ldoa15, ldov12d, lpldo, ldohci12;
04313eb4 3820 u16 val16;
26f1fad2
JS		 3821 u32 val32;
3822
cb877250
JS		 3823 val8 = rtl8xxxu_read8(priv, REG_AFE_PLL_CTRL);
3824 udelay(2);
3825 val8 |= AFE_PLL_320_ENABLE;
3826 rtl8xxxu_write8(priv, REG_AFE_PLL_CTRL, val8);
3827 udelay(2);
3ca7b32c 3828
cb877250
JS		 3829 rtl8xxxu_write8(priv, REG_AFE_PLL_CTRL + 1, 0xff);
3830 udelay(2);
26f1fad2 3831
cb877250
JS		 3832 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3833 val16 |= SYS_FUNC_BB_GLB_RSTN | SYS_FUNC_BBRSTB;
3834 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
26f1fad2 3835
cb877250
JS		 3836 val32 = rtl8xxxu_read32(priv, REG_AFE_XTAL_CTRL);
3837 val32 &= ~AFE_XTAL_RF_GATE;
3838 if (priv->has_bluetooth)
3839 val32 &= ~AFE_XTAL_BT_GATE;
3840 rtl8xxxu_write32(priv, REG_AFE_XTAL_CTRL, val32);
26f1fad2
JS		 3841
3842 /* 6. 0x1f[7:0] = 0x07 */
3843 val8 = RF_ENABLE | RF_RSTB | RF_SDMRSTB;
3844 rtl8xxxu_write8(priv, REG_RF_CTRL, val8);
3845
cb877250 3846 if (priv->hi_pa)
abd71bdb
JS		 3847 rtl8xxxu_init_phy_regs(priv, rtl8188ru_phy_1t_highpa_table);
3848 else if (priv->tx_paths == 2)
3849 rtl8xxxu_init_phy_regs(priv, rtl8192cu_phy_2t_init_table);
3850 else
26f1fad2
JS		 3851 rtl8xxxu_init_phy_regs(priv, rtl8723a_phy_1t_init_table);
3852
78a84219 3853 if (priv->rtl_chip == RTL8188R && priv->hi_pa &&
26f1fad2
JS		 3854 priv->vendor_umc && priv->chip_cut == 1)
3855 rtl8xxxu_write8(priv, REG_OFDM0_AGC_PARM1 + 2, 0x50);
c82f8d11
JS		 3856
3857 if (priv->hi_pa)
3858 rtl8xxxu_init_phy_regs(priv, rtl8xxx_agc_highpa_table);
3859 else
3860 rtl8xxxu_init_phy_regs(priv, rtl8xxx_agc_standard_table);
b84cac16
JS		 3861
3862 ldoa15 = LDOA15_ENABLE | LDOA15_OBUF;
3863 ldov12d = LDOV12D_ENABLE | BIT(2) | (2 << LDOV12D_VADJ_SHIFT);
3864 ldohci12 = 0x57;
3865 lpldo = 1;
3866 val32 = (lpldo << 24) | (ldohci12 << 16) | (ldov12d << 8) | ldoa15;
3867 rtl8xxxu_write32(priv, REG_LDOA15_CTRL, val32);
cb877250
JS		 3868}
3869
3870static void rtl8723bu_init_phy_bb(struct rtl8xxxu_priv *priv)
3871{
3872 u8 val8;
3873 u16 val16;
3874
3875 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3876 val16 |= SYS_FUNC_BB_GLB_RSTN | SYS_FUNC_BBRSTB | SYS_FUNC_DIO_RF;
3877 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
3878
3879 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00);
3880
3881 /* 6. 0x1f[7:0] = 0x07 */
3882 val8 = RF_ENABLE | RF_RSTB | RF_SDMRSTB;
3883 rtl8xxxu_write8(priv, REG_RF_CTRL, val8);
3884
3885 /* Why? */
3886 rtl8xxxu_write8(priv, REG_SYS_FUNC, 0xe3);
3887 rtl8xxxu_write8(priv, REG_AFE_XTAL_CTRL + 1, 0x80);
3888 rtl8xxxu_init_phy_regs(priv, rtl8723b_phy_1t_init_table);
c82f8d11
JS		 3889
3890 rtl8xxxu_init_phy_regs(priv, rtl8xxx_agc_8723bu_table);
cb877250
JS		 3891}
3892
3893static void rtl8192eu_init_phy_bb(struct rtl8xxxu_priv *priv)
3894{
3895 u8 val8;
3896 u16 val16;
3897
3898 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3899 val16 |= SYS_FUNC_BB_GLB_RSTN | SYS_FUNC_BBRSTB | SYS_FUNC_DIO_RF;
3900 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
3901
3902 /* 6. 0x1f[7:0] = 0x07 */
3903 val8 = RF_ENABLE | RF_RSTB | RF_SDMRSTB;
3904 rtl8xxxu_write8(priv, REG_RF_CTRL, val8);
3905
3906 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
3907 val16 |= (SYS_FUNC_USBA | SYS_FUNC_USBD | SYS_FUNC_DIO_RF |
3908 SYS_FUNC_BB_GLB_RSTN | SYS_FUNC_BBRSTB);
3909 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
3910 val8 = RF_ENABLE | RF_RSTB | RF_SDMRSTB;
3911 rtl8xxxu_write8(priv, REG_RF_CTRL, val8);
3912 rtl8xxxu_init_phy_regs(priv, rtl8192eu_phy_init_table);
c82f8d11
JS		 3913
3914 if (priv->hi_pa)
3915 rtl8xxxu_init_phy_regs(priv, rtl8xxx_agc_8192eu_highpa_table);
3916 else
3917 rtl8xxxu_init_phy_regs(priv, rtl8xxx_agc_8192eu_std_table);
cb877250
JS		 3918}
3919
3920/*
3921 * Most of this is black magic retrieved from the old rtl8723au driver
3922 */
3923static int rtl8xxxu_init_phy_bb(struct rtl8xxxu_priv *priv)
3924{
b84cac16 3925 u8 val8;
cb877250
JS		 3926 u32 val32;
3927
3928 priv->fops->init_phy_bb(priv);
26f1fad2
JS		 3929
3930 if (priv->tx_paths == 1 && priv->rx_paths == 2) {
3931 /*
3932 * For 1T2R boards, patch the registers.
3933 *
3934 * It looks like 8191/2 1T2R boards use path B for TX
3935 */
3936 val32 = rtl8xxxu_read32(priv, REG_FPGA0_TX_INFO);
3937 val32 &= ~(BIT(0) | BIT(1));
3938 val32 |= BIT(1);
3939 rtl8xxxu_write32(priv, REG_FPGA0_TX_INFO, val32);
3940
3941 val32 = rtl8xxxu_read32(priv, REG_FPGA1_TX_INFO);
3942 val32 &= ~0x300033;
3943 val32 |= 0x200022;
3944 rtl8xxxu_write32(priv, REG_FPGA1_TX_INFO, val32);
3945
3946 val32 = rtl8xxxu_read32(priv, REG_CCK0_AFE_SETTING);
bd8fe40c 3947 val32 &= ~CCK0_AFE_RX_MASK;
9068308a 3948 val32 &= 0x00ffffff;
bd8fe40c
JS		 3949 val32 |= 0x40000000;
3950 val32 |= CCK0_AFE_RX_ANT_B;
26f1fad2
JS		 3951 rtl8xxxu_write32(priv, REG_CCK0_AFE_SETTING, val32);
3952
3953 val32 = rtl8xxxu_read32(priv, REG_OFDM0_TRX_PATH_ENABLE);
3954 val32 &= ~(OFDM_RF_PATH_RX_MASK | OFDM_RF_PATH_TX_MASK);
3955 val32 |= (OFDM_RF_PATH_RX_A | OFDM_RF_PATH_RX_B |
3956 OFDM_RF_PATH_TX_B);
3957 rtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, val32);
3958
3959 val32 = rtl8xxxu_read32(priv, REG_OFDM0_AGC_PARM1);
3960 val32 &= ~(BIT(4) | BIT(5));
3961 val32 |= BIT(4);
3962 rtl8xxxu_write32(priv, REG_OFDM0_AGC_PARM1, val32);
3963
3964 val32 = rtl8xxxu_read32(priv, REG_TX_CCK_RFON);
3965 val32 &= ~(BIT(27) | BIT(26));
3966 val32 |= BIT(27);
3967 rtl8xxxu_write32(priv, REG_TX_CCK_RFON, val32);
3968
3969 val32 = rtl8xxxu_read32(priv, REG_TX_CCK_BBON);
3970 val32 &= ~(BIT(27) | BIT(26));
3971 val32 |= BIT(27);
3972 rtl8xxxu_write32(priv, REG_TX_CCK_BBON, val32);
3973
3974 val32 = rtl8xxxu_read32(priv, REG_TX_OFDM_RFON);
3975 val32 &= ~(BIT(27) | BIT(26));
3976 val32 |= BIT(27);
3977 rtl8xxxu_write32(priv, REG_TX_OFDM_RFON, val32);
3978
3979 val32 = rtl8xxxu_read32(priv, REG_TX_OFDM_BBON);
3980 val32 &= ~(BIT(27) | BIT(26));
3981 val32 |= BIT(27);
3982 rtl8xxxu_write32(priv, REG_TX_OFDM_BBON, val32);
3983
3984 val32 = rtl8xxxu_read32(priv, REG_TX_TO_TX);
3985 val32 &= ~(BIT(27) | BIT(26));
3986 val32 |= BIT(27);
3987 rtl8xxxu_write32(priv, REG_TX_TO_TX, val32);
3988 }
3989
4ef22eb9 3990 if (priv->has_xtalk) {
26f1fad2
JS		 3991 val32 = rtl8xxxu_read32(priv, REG_MAC_PHY_CTRL);
3992
4ef22eb9 3993 val8 = priv->xtalk;
26f1fad2
JS		 3994 val32 &= 0xff000fff;
3995 val32 |= ((val8 | (val8 << 6)) << 12);
3996
3997 rtl8xxxu_write32(priv, REG_MAC_PHY_CTRL, val32);
3998 }
3999
8a59485c
JS		 4000 if (priv->rtl_chip == RTL8192E)
4001 rtl8xxxu_write32(priv, REG_AFE_XTAL_CTRL, 0x000f81fb);
4002
26f1fad2
JS		 4003 return 0;
4004}
4005
4006static int rtl8xxxu_init_rf_regs(struct rtl8xxxu_priv *priv,
4007 struct rtl8xxxu_rfregval *array,
4008 enum rtl8xxxu_rfpath path)
4009{
4010 int i, ret;
4011 u8 reg;
4012 u32 val;
4013
4014 for (i = 0; ; i++) {
4015 reg = array[i].reg;
4016 val = array[i].val;
4017
4018 if (reg == 0xff && val == 0xffffffff)
4019 break;
4020
4021 switch (reg) {
4022 case 0xfe:
4023 msleep(50);
4024 continue;
4025 case 0xfd:
4026 mdelay(5);
4027 continue;
4028 case 0xfc:
4029 mdelay(1);
4030 continue;
4031 case 0xfb:
4032 udelay(50);
4033 continue;
4034 case 0xfa:
4035 udelay(5);
4036 continue;
4037 case 0xf9:
4038 udelay(1);
4039 continue;
4040 }
4041
26f1fad2
JS		 4042 ret = rtl8xxxu_write_rfreg(priv, path, reg, val);
4043 if (ret) {
4044 dev_warn(&priv->udev->dev,
4045 "Failed to initialize RF\n");
4046 return -EAGAIN;
4047 }
4048 udelay(1);
4049 }
4050
4051 return 0;
4052}
4053
4054static int rtl8xxxu_init_phy_rf(struct rtl8xxxu_priv *priv,
4055 struct rtl8xxxu_rfregval *table,
4056 enum rtl8xxxu_rfpath path)
4057{
4058 u32 val32;
4059 u16 val16, rfsi_rfenv;
4060 u16 reg_sw_ctrl, reg_int_oe, reg_hssi_parm2;
4061
4062 switch (path) {
4063 case RF_A:
4064 reg_sw_ctrl = REG_FPGA0_XA_RF_SW_CTRL;
4065 reg_int_oe = REG_FPGA0_XA_RF_INT_OE;
4066 reg_hssi_parm2 = REG_FPGA0_XA_HSSI_PARM2;
4067 break;
4068 case RF_B:
4069 reg_sw_ctrl = REG_FPGA0_XB_RF_SW_CTRL;
4070 reg_int_oe = REG_FPGA0_XB_RF_INT_OE;
4071 reg_hssi_parm2 = REG_FPGA0_XB_HSSI_PARM2;
4072 break;
4073 default:
4074 dev_err(&priv->udev->dev, "%s:Unsupported RF path %c\n",
4075 __func__, path + 'A');
4076 return -EINVAL;
4077 }
4078 /* For path B, use XB */
4079 rfsi_rfenv = rtl8xxxu_read16(priv, reg_sw_ctrl);
4080 rfsi_rfenv &= FPGA0_RF_RFENV;
4081
4082 /*
4083 * These two we might be able to optimize into one
4084 */
4085 val32 = rtl8xxxu_read32(priv, reg_int_oe);
4086 val32 |= BIT(20); /* 0x10 << 16 */
4087 rtl8xxxu_write32(priv, reg_int_oe, val32);
4088 udelay(1);
4089
4090 val32 = rtl8xxxu_read32(priv, reg_int_oe);
4091 val32 |= BIT(4);
4092 rtl8xxxu_write32(priv, reg_int_oe, val32);
4093 udelay(1);
4094
4095 /*
4096 * These two we might be able to optimize into one
4097 */
4098 val32 = rtl8xxxu_read32(priv, reg_hssi_parm2);
4099 val32 &= ~FPGA0_HSSI_3WIRE_ADDR_LEN;
4100 rtl8xxxu_write32(priv, reg_hssi_parm2, val32);
4101 udelay(1);
4102
4103 val32 = rtl8xxxu_read32(priv, reg_hssi_parm2);
4104 val32 &= ~FPGA0_HSSI_3WIRE_DATA_LEN;
4105 rtl8xxxu_write32(priv, reg_hssi_parm2, val32);
4106 udelay(1);
4107
4108 rtl8xxxu_init_rf_regs(priv, table, path);
4109
4110 /* For path B, use XB */
4111 val16 = rtl8xxxu_read16(priv, reg_sw_ctrl);
4112 val16 &= ~FPGA0_RF_RFENV;
4113 val16 |= rfsi_rfenv;
4114 rtl8xxxu_write16(priv, reg_sw_ctrl, val16);
4115
4116 return 0;
4117}
4118
4062b8ff
JS		 4119static int rtl8723au_init_phy_rf(struct rtl8xxxu_priv *priv)
4120{
4121 int ret;
4122
4123 ret = rtl8xxxu_init_phy_rf(priv, rtl8723au_radioa_1t_init_table, RF_A);
4124
4125 /* Reduce 80M spur */
4126 rtl8xxxu_write32(priv, REG_AFE_XTAL_CTRL, 0x0381808d);
4127 rtl8xxxu_write32(priv, REG_AFE_PLL_CTRL, 0xf0ffff83);
4128 rtl8xxxu_write32(priv, REG_AFE_PLL_CTRL, 0xf0ffff82);
4129 rtl8xxxu_write32(priv, REG_AFE_PLL_CTRL, 0xf0ffff83);
4130
4131 return ret;
4132}
4133
4134static int rtl8723bu_init_phy_rf(struct rtl8xxxu_priv *priv)
4135{
4136 int ret;
4137
4138 ret = rtl8xxxu_init_phy_rf(priv, rtl8723bu_radioa_1t_init_table, RF_A);
4139 /*
4140 * PHY LCK
4141 */
4142 rtl8xxxu_write_rfreg(priv, RF_A, 0xb0, 0xdfbe0);
4143 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_MODE_AG, 0x8c01);
4144 msleep(200);
4145 rtl8xxxu_write_rfreg(priv, RF_A, 0xb0, 0xdffe0);
4146
4147 return ret;
4148}
4149
4150#ifdef CONFIG_RTL8XXXU_UNTESTED
4151static int rtl8192cu_init_phy_rf(struct rtl8xxxu_priv *priv)
4152{
4153 struct rtl8xxxu_rfregval *rftable;
4154 int ret;
4155
8d95c808
JS		 4156 if (priv->rtl_chip == RTL8188R) {
4157 rftable = rtl8188ru_radioa_1t_highpa_table;
4062b8ff
JS		 4158 ret = rtl8xxxu_init_phy_rf(priv, rftable, RF_A);
4159 } else if (priv->rf_paths == 1) {
4160 rftable = rtl8192cu_radioa_1t_init_table;
4161 ret = rtl8xxxu_init_phy_rf(priv, rftable, RF_A);
4162 } else {
4163 rftable = rtl8192cu_radioa_2t_init_table;
4164 ret = rtl8xxxu_init_phy_rf(priv, rftable, RF_A);
4165 if (ret)
4166 goto exit;
4167 rftable = rtl8192cu_radiob_2t_init_table;
4168 ret = rtl8xxxu_init_phy_rf(priv, rftable, RF_B);
4169 }
4170
4171exit:
4172 return ret;
4173}
4174#endif
4175
4176static int rtl8192eu_init_phy_rf(struct rtl8xxxu_priv *priv)
4177{
4178 int ret;
4179
4180 ret = rtl8xxxu_init_phy_rf(priv, rtl8192eu_radioa_init_table, RF_A);
4181 if (ret)
4182 goto exit;
4183
4184 ret = rtl8xxxu_init_phy_rf(priv, rtl8192eu_radiob_init_table, RF_B);
4185
4186exit:
4187 return ret;
4188}
4189
26f1fad2
JS		 4190static int rtl8xxxu_llt_write(struct rtl8xxxu_priv *priv, u8 address, u8 data)
4191{
4192 int ret = -EBUSY;
4193 int count = 0;
4194 u32 value;
4195
4196 value = LLT_OP_WRITE | address << 8 | data;
4197
4198 rtl8xxxu_write32(priv, REG_LLT_INIT, value);
4199
4200 do {
4201 value = rtl8xxxu_read32(priv, REG_LLT_INIT);
4202 if ((value & LLT_OP_MASK) == LLT_OP_INACTIVE) {
4203 ret = 0;
4204 break;
4205 }
4206 } while (count++ < 20);
4207
4208 return ret;
4209}
4210
4211static int rtl8xxxu_init_llt_table(struct rtl8xxxu_priv *priv, u8 last_tx_page)
4212{
4213 int ret;
4214 int i;
4215
4216 for (i = 0; i < last_tx_page; i++) {
4217 ret = rtl8xxxu_llt_write(priv, i, i + 1);
4218 if (ret)
4219 goto exit;
4220 }
4221
4222 ret = rtl8xxxu_llt_write(priv, last_tx_page, 0xff);
4223 if (ret)
4224 goto exit;
4225
4226 /* Mark remaining pages as a ring buffer */
4227 for (i = last_tx_page + 1; i < 0xff; i++) {
4228 ret = rtl8xxxu_llt_write(priv, i, (i + 1));
4229 if (ret)
4230 goto exit;
4231 }
4232
4233 /* Let last entry point to the start entry of ring buffer */
4234 ret = rtl8xxxu_llt_write(priv, 0xff, last_tx_page + 1);
4235 if (ret)
4236 goto exit;
4237
4238exit:
4239 return ret;
4240}
4241
74b99bed
JS		 4242static int rtl8xxxu_auto_llt_table(struct rtl8xxxu_priv *priv, u8 last_tx_page)
4243{
4244 u32 val32;
4245 int ret = 0;
4246 int i;
4247
4248 val32 = rtl8xxxu_read32(priv, REG_AUTO_LLT);
74b99bed
JS		 4249 val32 |= AUTO_LLT_INIT_LLT;
4250 rtl8xxxu_write32(priv, REG_AUTO_LLT, val32);
4251
4252 for (i = 500; i; i--) {
4253 val32 = rtl8xxxu_read32(priv, REG_AUTO_LLT);
4254 if (!(val32 & AUTO_LLT_INIT_LLT))
4255 break;
4256 usleep_range(2, 4);
4257 }
4258
4de24819 4259 if (!i) {
74b99bed
JS		 4260 ret = -EBUSY;
4261 dev_warn(&priv->udev->dev, "LLT table init failed\n");
4262 }
74b99bed
JS		 4263
4264 return ret;
4265}
4266
26f1fad2
JS		 4267static int rtl8xxxu_init_queue_priority(struct rtl8xxxu_priv *priv)
4268{
4269 u16 val16, hi, lo;
4270 u16 hiq, mgq, bkq, beq, viq, voq;
4271 int hip, mgp, bkp, bep, vip, vop;
4272 int ret = 0;
4273
4274 switch (priv->ep_tx_count) {
4275 case 1:
4276 if (priv->ep_tx_high_queue) {
4277 hi = TRXDMA_QUEUE_HIGH;
4278 } else if (priv->ep_tx_low_queue) {
4279 hi = TRXDMA_QUEUE_LOW;
4280 } else if (priv->ep_tx_normal_queue) {
4281 hi = TRXDMA_QUEUE_NORMAL;
4282 } else {
4283 hi = 0;
4284 ret = -EINVAL;
4285 }
4286
4287 hiq = hi;
4288 mgq = hi;
4289 bkq = hi;
4290 beq = hi;
4291 viq = hi;
4292 voq = hi;
4293
4294 hip = 0;
4295 mgp = 0;
4296 bkp = 0;
4297 bep = 0;
4298 vip = 0;
4299 vop = 0;
4300 break;
4301 case 2:
4302 if (priv->ep_tx_high_queue && priv->ep_tx_low_queue) {
4303 hi = TRXDMA_QUEUE_HIGH;
4304 lo = TRXDMA_QUEUE_LOW;
4305 } else if (priv->ep_tx_normal_queue && priv->ep_tx_low_queue) {
4306 hi = TRXDMA_QUEUE_NORMAL;
4307 lo = TRXDMA_QUEUE_LOW;
4308 } else if (priv->ep_tx_high_queue && priv->ep_tx_normal_queue) {
4309 hi = TRXDMA_QUEUE_HIGH;
4310 lo = TRXDMA_QUEUE_NORMAL;
4311 } else {
4312 ret = -EINVAL;
4313 hi = 0;
4314 lo = 0;
4315 }
4316
4317 hiq = hi;
4318 mgq = hi;
4319 bkq = lo;
4320 beq = lo;
4321 viq = hi;
4322 voq = hi;
4323
4324 hip = 0;
4325 mgp = 0;
4326 bkp = 1;
4327 bep = 1;
4328 vip = 0;
4329 vop = 0;
4330 break;
4331 case 3:
4332 beq = TRXDMA_QUEUE_LOW;
4333 bkq = TRXDMA_QUEUE_LOW;
4334 viq = TRXDMA_QUEUE_NORMAL;
4335 voq = TRXDMA_QUEUE_HIGH;
4336 mgq = TRXDMA_QUEUE_HIGH;
4337 hiq = TRXDMA_QUEUE_HIGH;
4338
4339 hip = hiq ^ 3;
4340 mgp = mgq ^ 3;
4341 bkp = bkq ^ 3;
4342 bep = beq ^ 3;
4343 vip = viq ^ 3;
4344 vop = viq ^ 3;
4345 break;
4346 default:
4347 ret = -EINVAL;
4348 }
4349
4350 /*
4351 * None of the vendor drivers are configuring the beacon
4352 * queue here .... why?
4353 */
4354 if (!ret) {
4355 val16 = rtl8xxxu_read16(priv, REG_TRXDMA_CTRL);
4356 val16 &= 0x7;
4357 val16 |= (voq << TRXDMA_CTRL_VOQ_SHIFT) |
4358 (viq << TRXDMA_CTRL_VIQ_SHIFT) |
4359 (beq << TRXDMA_CTRL_BEQ_SHIFT) |
4360 (bkq << TRXDMA_CTRL_BKQ_SHIFT) |
4361 (mgq << TRXDMA_CTRL_MGQ_SHIFT) |
4362 (hiq << TRXDMA_CTRL_HIQ_SHIFT);
4363 rtl8xxxu_write16(priv, REG_TRXDMA_CTRL, val16);
4364
4365 priv->pipe_out[TXDESC_QUEUE_VO] =
4366 usb_sndbulkpipe(priv->udev, priv->out_ep[vop]);
4367 priv->pipe_out[TXDESC_QUEUE_VI] =
4368 usb_sndbulkpipe(priv->udev, priv->out_ep[vip]);
4369 priv->pipe_out[TXDESC_QUEUE_BE] =
4370 usb_sndbulkpipe(priv->udev, priv->out_ep[bep]);
4371 priv->pipe_out[TXDESC_QUEUE_BK] =
4372 usb_sndbulkpipe(priv->udev, priv->out_ep[bkp]);
4373 priv->pipe_out[TXDESC_QUEUE_BEACON] =
4374 usb_sndbulkpipe(priv->udev, priv->out_ep[0]);
4375 priv->pipe_out[TXDESC_QUEUE_MGNT] =
4376 usb_sndbulkpipe(priv->udev, priv->out_ep[mgp]);
4377 priv->pipe_out[TXDESC_QUEUE_HIGH] =
4378 usb_sndbulkpipe(priv->udev, priv->out_ep[hip]);
4379 priv->pipe_out[TXDESC_QUEUE_CMD] =
4380 usb_sndbulkpipe(priv->udev, priv->out_ep[0]);
4381 }
4382
4383 return ret;
4384}
4385
4386static void rtl8xxxu_fill_iqk_matrix_a(struct rtl8xxxu_priv *priv,
4387 bool iqk_ok, int result[][8],
4388 int candidate, bool tx_only)
4389{
4390 u32 oldval, x, tx0_a, reg;
4391 int y, tx0_c;
4392 u32 val32;
4393
4394 if (!iqk_ok)
4395 return;
4396
4397 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_TX_IQ_IMBALANCE);
4398 oldval = val32 >> 22;
4399
4400 x = result[candidate][0];
4401 if ((x & 0x00000200) != 0)
4402 x = x | 0xfffffc00;
4403 tx0_a = (x * oldval) >> 8;
4404
4405 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_TX_IQ_IMBALANCE);
4406 val32 &= ~0x3ff;
4407 val32 |= tx0_a;
4408 rtl8xxxu_write32(priv, REG_OFDM0_XA_TX_IQ_IMBALANCE, val32);
4409
4410 val32 = rtl8xxxu_read32(priv, REG_OFDM0_ENERGY_CCA_THRES);
4411 val32 &= ~BIT(31);
4412 if ((x * oldval >> 7) & 0x1)
4413 val32 |= BIT(31);
4414 rtl8xxxu_write32(priv, REG_OFDM0_ENERGY_CCA_THRES, val32);
4415
4416 y = result[candidate][1];
4417 if ((y & 0x00000200) != 0)
4418 y = y | 0xfffffc00;
4419 tx0_c = (y * oldval) >> 8;
4420
4421 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XC_TX_AFE);
4422 val32 &= ~0xf0000000;
4423 val32 |= (((tx0_c & 0x3c0) >> 6) << 28);
4424 rtl8xxxu_write32(priv, REG_OFDM0_XC_TX_AFE, val32);
4425
4426 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_TX_IQ_IMBALANCE);
4427 val32 &= ~0x003f0000;
4428 val32 |= ((tx0_c & 0x3f) << 16);
4429 rtl8xxxu_write32(priv, REG_OFDM0_XA_TX_IQ_IMBALANCE, val32);
4430
4431 val32 = rtl8xxxu_read32(priv, REG_OFDM0_ENERGY_CCA_THRES);
4432 val32 &= ~BIT(29);
4433 if ((y * oldval >> 7) & 0x1)
4434 val32 |= BIT(29);
4435 rtl8xxxu_write32(priv, REG_OFDM0_ENERGY_CCA_THRES, val32);
4436
4437 if (tx_only) {
4438 dev_dbg(&priv->udev->dev, "%s: only TX\n", __func__);
4439 return;
4440 }
4441
4442 reg = result[candidate][2];
4443
4444 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_RX_IQ_IMBALANCE);
4445 val32 &= ~0x3ff;
4446 val32 |= (reg & 0x3ff);
4447 rtl8xxxu_write32(priv, REG_OFDM0_XA_RX_IQ_IMBALANCE, val32);
4448
4449 reg = result[candidate][3] & 0x3F;
4450
4451 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_RX_IQ_IMBALANCE);
4452 val32 &= ~0xfc00;
4453 val32 |= ((reg << 10) & 0xfc00);
4454 rtl8xxxu_write32(priv, REG_OFDM0_XA_RX_IQ_IMBALANCE, val32);
4455
4456 reg = (result[candidate][3] >> 6) & 0xF;
4457
4458 val32 = rtl8xxxu_read32(priv, REG_OFDM0_RX_IQ_EXT_ANTA);
4459 val32 &= ~0xf0000000;
4460 val32 |= (reg << 28);
4461 rtl8xxxu_write32(priv, REG_OFDM0_RX_IQ_EXT_ANTA, val32);
4462}
4463
4464static void rtl8xxxu_fill_iqk_matrix_b(struct rtl8xxxu_priv *priv,
4465 bool iqk_ok, int result[][8],
4466 int candidate, bool tx_only)
4467{
4468 u32 oldval, x, tx1_a, reg;
4469 int y, tx1_c;
4470 u32 val32;
4471
4472 if (!iqk_ok)
4473 return;
4474
4475 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_TX_IQ_IMBALANCE);
4476 oldval = val32 >> 22;
4477
4478 x = result[candidate][4];
4479 if ((x & 0x00000200) != 0)
4480 x = x | 0xfffffc00;
4481 tx1_a = (x * oldval) >> 8;
4482
4483 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_TX_IQ_IMBALANCE);
4484 val32 &= ~0x3ff;
4485 val32 |= tx1_a;
4486 rtl8xxxu_write32(priv, REG_OFDM0_XB_TX_IQ_IMBALANCE, val32);
4487
4488 val32 = rtl8xxxu_read32(priv, REG_OFDM0_ENERGY_CCA_THRES);
4489 val32 &= ~BIT(27);
4490 if ((x * oldval >> 7) & 0x1)
4491 val32 |= BIT(27);
4492 rtl8xxxu_write32(priv, REG_OFDM0_ENERGY_CCA_THRES, val32);
4493
4494 y = result[candidate][5];
4495 if ((y & 0x00000200) != 0)
4496 y = y | 0xfffffc00;
4497 tx1_c = (y * oldval) >> 8;
4498
4499 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XD_TX_AFE);
4500 val32 &= ~0xf0000000;
4501 val32 |= (((tx1_c & 0x3c0) >> 6) << 28);
4502 rtl8xxxu_write32(priv, REG_OFDM0_XD_TX_AFE, val32);
4503
4504 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_TX_IQ_IMBALANCE);
4505 val32 &= ~0x003f0000;
4506 val32 |= ((tx1_c & 0x3f) << 16);
4507 rtl8xxxu_write32(priv, REG_OFDM0_XB_TX_IQ_IMBALANCE, val32);
4508
4509 val32 = rtl8xxxu_read32(priv, REG_OFDM0_ENERGY_CCA_THRES);
4510 val32 &= ~BIT(25);
4511 if ((y * oldval >> 7) & 0x1)
4512 val32 |= BIT(25);
4513 rtl8xxxu_write32(priv, REG_OFDM0_ENERGY_CCA_THRES, val32);
4514
4515 if (tx_only) {
4516 dev_dbg(&priv->udev->dev, "%s: only TX\n", __func__);
4517 return;
4518 }
4519
4520 reg = result[candidate][6];
4521
4522 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_RX_IQ_IMBALANCE);
4523 val32 &= ~0x3ff;
4524 val32 |= (reg & 0x3ff);
4525 rtl8xxxu_write32(priv, REG_OFDM0_XB_RX_IQ_IMBALANCE, val32);
4526
4527 reg = result[candidate][7] & 0x3f;
4528
4529 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_RX_IQ_IMBALANCE);
4530 val32 &= ~0xfc00;
4531 val32 |= ((reg << 10) & 0xfc00);
4532 rtl8xxxu_write32(priv, REG_OFDM0_XB_RX_IQ_IMBALANCE, val32);
4533
4534 reg = (result[candidate][7] >> 6) & 0xf;
4535
4536 val32 = rtl8xxxu_read32(priv, REG_OFDM0_AGCR_SSI_TABLE);
4537 val32 &= ~0x0000f000;
4538 val32 |= (reg << 12);
4539 rtl8xxxu_write32(priv, REG_OFDM0_AGCR_SSI_TABLE, val32);
4540}
4541
4542#define MAX_TOLERANCE 5
4543
4544static bool rtl8xxxu_simularity_compare(struct rtl8xxxu_priv *priv,
4545 int result[][8], int c1, int c2)
4546{
4547 u32 i, j, diff, simubitmap, bound = 0;
4548 int candidate[2] = {-1, -1}; /* for path A and path B */
4549 bool retval = true;
4550
4551 if (priv->tx_paths > 1)
4552 bound = 8;
4553 else
4554 bound = 4;
4555
4556 simubitmap = 0;
4557
4558 for (i = 0; i < bound; i++) {
4559 diff = (result[c1][i] > result[c2][i]) ?
4560 (result[c1][i] - result[c2][i]) :
4561 (result[c2][i] - result[c1][i]);
4562 if (diff > MAX_TOLERANCE) {
4563 if ((i == 2 || i == 6) && !simubitmap) {
4564 if (result[c1][i] + result[c1][i + 1] == 0)
4565 candidate[(i / 4)] = c2;
4566 else if (result[c2][i] + result[c2][i + 1] == 0)
4567 candidate[(i / 4)] = c1;
4568 else
4569 simubitmap = simubitmap | (1 << i);
4570 } else {
4571 simubitmap = simubitmap | (1 << i);
4572 }
4573 }
4574 }
4575
4576 if (simubitmap == 0) {
4577 for (i = 0; i < (bound / 4); i++) {
4578 if (candidate[i] >= 0) {
4579 for (j = i * 4; j < (i + 1) * 4 - 2; j++)
4580 result[3][j] = result[candidate[i]][j];
4581 retval = false;
4582 }
4583 }
4584 return retval;
4585 } else if (!(simubitmap & 0x0f)) {
4586 /* path A OK */
4587 for (i = 0; i < 4; i++)
4588 result[3][i] = result[c1][i];
4589 } else if (!(simubitmap & 0xf0) && priv->tx_paths > 1) {
4590 /* path B OK */
4591 for (i = 4; i < 8; i++)
4592 result[3][i] = result[c1][i];
4593 }
4594
4595 return false;
4596}
4597
e1547c53
JS		 4598static bool rtl8723bu_simularity_compare(struct rtl8xxxu_priv *priv,
4599 int result[][8], int c1, int c2)
4600{
4601 u32 i, j, diff, simubitmap, bound = 0;
4602 int candidate[2] = {-1, -1}; /* for path A and path B */
4603 int tmp1, tmp2;
4604 bool retval = true;
4605
4606 if (priv->tx_paths > 1)
4607 bound = 8;
4608 else
4609 bound = 4;
4610
4611 simubitmap = 0;
4612
4613 for (i = 0; i < bound; i++) {
4614 if (i & 1) {
4615 if ((result[c1][i] & 0x00000200))
4616 tmp1 = result[c1][i] | 0xfffffc00;
4617 else
4618 tmp1 = result[c1][i];
4619
4620 if ((result[c2][i]& 0x00000200))
4621 tmp2 = result[c2][i] | 0xfffffc00;
4622 else
4623 tmp2 = result[c2][i];
4624 } else {
4625 tmp1 = result[c1][i];
4626 tmp2 = result[c2][i];
4627 }
4628
4629 diff = (tmp1 > tmp2) ? (tmp1 - tmp2) : (tmp2 - tmp1);
4630
4631 if (diff > MAX_TOLERANCE) {
4632 if ((i == 2 || i == 6) && !simubitmap) {
4633 if (result[c1][i] + result[c1][i + 1] == 0)
4634 candidate[(i / 4)] = c2;
4635 else if (result[c2][i] + result[c2][i + 1] == 0)
4636 candidate[(i / 4)] = c1;
4637 else
4638 simubitmap = simubitmap | (1 << i);
4639 } else {
4640 simubitmap = simubitmap | (1 << i);
4641 }
4642 }
4643 }
4644
4645 if (simubitmap == 0) {
4646 for (i = 0; i < (bound / 4); i++) {
4647 if (candidate[i] >= 0) {
4648 for (j = i * 4; j < (i + 1) * 4 - 2; j++)
4649 result[3][j] = result[candidate[i]][j];
4650 retval = false;
4651 }
4652 }
4653 return retval;
4654 } else {
4655 if (!(simubitmap & 0x03)) {
4656 /* path A TX OK */
4657 for (i = 0; i < 2; i++)
4658 result[3][i] = result[c1][i];
4659 }
4660
4661 if (!(simubitmap & 0x0c)) {
4662 /* path A RX OK */
4663 for (i = 2; i < 4; i++)
4664 result[3][i] = result[c1][i];
4665 }
4666
4667 if (!(simubitmap & 0x30) && priv->tx_paths > 1) {
4668 /* path B RX OK */
4669 for (i = 4; i < 6; i++)
4670 result[3][i] = result[c1][i];
4671 }
4672
4673 if (!(simubitmap & 0x30) && priv->tx_paths > 1) {
4674 /* path B RX OK */
4675 for (i = 6; i < 8; i++)
4676 result[3][i] = result[c1][i];
4677 }
4678 }
4679
4680 return false;
4681}
4682
26f1fad2
JS		 4683static void
4684rtl8xxxu_save_mac_regs(struct rtl8xxxu_priv *priv, const u32 *reg, u32 *backup)
4685{
4686 int i;
4687
4688 for (i = 0; i < (RTL8XXXU_MAC_REGS - 1); i++)
4689 backup[i] = rtl8xxxu_read8(priv, reg[i]);
4690
4691 backup[i] = rtl8xxxu_read32(priv, reg[i]);
4692}
4693
4694static void rtl8xxxu_restore_mac_regs(struct rtl8xxxu_priv *priv,
4695 const u32 *reg, u32 *backup)
4696{
4697 int i;
4698
4699 for (i = 0; i < (RTL8XXXU_MAC_REGS - 1); i++)
4700 rtl8xxxu_write8(priv, reg[i], backup[i]);
4701
4702 rtl8xxxu_write32(priv, reg[i], backup[i]);
4703}
4704
4705static void rtl8xxxu_save_regs(struct rtl8xxxu_priv *priv, const u32 *regs,
4706 u32 *backup, int count)
4707{
4708 int i;
4709
4710 for (i = 0; i < count; i++)
4711 backup[i] = rtl8xxxu_read32(priv, regs[i]);
4712}
4713
4714static void rtl8xxxu_restore_regs(struct rtl8xxxu_priv *priv, const u32 *regs,
4715 u32 *backup, int count)
4716{
4717 int i;
4718
4719 for (i = 0; i < count; i++)
4720 rtl8xxxu_write32(priv, regs[i], backup[i]);
4721}
4722
4723
4724static void rtl8xxxu_path_adda_on(struct rtl8xxxu_priv *priv, const u32 *regs,
4725 bool path_a_on)
4726{
4727 u32 path_on;
4728 int i;
4729
26f1fad2 4730 if (priv->tx_paths == 1) {
8634af5e
JS		 4731 path_on = priv->fops->adda_1t_path_on;
4732 rtl8xxxu_write32(priv, regs[0], priv->fops->adda_1t_init);
26f1fad2 4733 } else {
8634af5e
JS		 4734 path_on = path_a_on ? priv->fops->adda_2t_path_on_a :
4735 priv->fops->adda_2t_path_on_b;
4736
26f1fad2
JS		 4737 rtl8xxxu_write32(priv, regs[0], path_on);
4738 }
4739
4740 for (i = 1 ; i < RTL8XXXU_ADDA_REGS ; i++)
4741 rtl8xxxu_write32(priv, regs[i], path_on);
4742}
4743
4744static void rtl8xxxu_mac_calibration(struct rtl8xxxu_priv *priv,
4745 const u32 *regs, u32 *backup)
4746{
4747 int i = 0;
4748
4749 rtl8xxxu_write8(priv, regs[i], 0x3f);
4750
4751 for (i = 1 ; i < (RTL8XXXU_MAC_REGS - 1); i++)
4752 rtl8xxxu_write8(priv, regs[i], (u8)(backup[i] & ~BIT(3)));
4753
4754 rtl8xxxu_write8(priv, regs[i], (u8)(backup[i] & ~BIT(5)));
4755}
4756
4757static int rtl8xxxu_iqk_path_a(struct rtl8xxxu_priv *priv)
4758{
4759 u32 reg_eac, reg_e94, reg_e9c, reg_ea4, val32;
4760 int result = 0;
4761
4762 /* path-A IQK setting */
4763 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x10008c1f);
4764 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x10008c1f);
4765 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82140102);
4766
4767 val32 = (priv->rf_paths > 1) ? 0x28160202 :
4768 /*IS_81xxC_VENDOR_UMC_B_CUT(pHalData->VersionID)?0x28160202: */
4769 0x28160502;
4770 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, val32);
4771
4772 /* path-B IQK setting */
4773 if (priv->rf_paths > 1) {
4774 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x10008c22);
4775 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x10008c22);
4776 rtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82140102);
4777 rtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x28160202);
4778 }
4779
4780 /* LO calibration setting */
4781 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x001028d1);
4782
4783 /* One shot, path A LOK & IQK */
4784 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);
4785 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
4786
4787 mdelay(1);
4788
4789 /* Check failed */
4790 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
4791 reg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);
4792 reg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);
4793 reg_ea4 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_A_2);
4794
4795 if (!(reg_eac & BIT(28)) &&
4796 ((reg_e94 & 0x03ff0000) != 0x01420000) &&
4797 ((reg_e9c & 0x03ff0000) != 0x00420000))
4798 result |= 0x01;
4799 else /* If TX not OK, ignore RX */
4800 goto out;
4801
4802 /* If TX is OK, check whether RX is OK */
4803 if (!(reg_eac & BIT(27)) &&
4804 ((reg_ea4 & 0x03ff0000) != 0x01320000) &&
4805 ((reg_eac & 0x03ff0000) != 0x00360000))
4806 result |= 0x02;
4807 else
4808 dev_warn(&priv->udev->dev, "%s: Path A RX IQK failed!\n",
4809 __func__);
4810out:
4811 return result;
4812}
4813
4814static int rtl8xxxu_iqk_path_b(struct rtl8xxxu_priv *priv)
4815{
4816 u32 reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc;
4817 int result = 0;
4818
4819 /* One shot, path B LOK & IQK */
4820 rtl8xxxu_write32(priv, REG_IQK_AGC_CONT, 0x00000002);
4821 rtl8xxxu_write32(priv, REG_IQK_AGC_CONT, 0x00000000);
4822
4823 mdelay(1);
4824
4825 /* Check failed */
4826 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
4827 reg_eb4 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);
4828 reg_ebc = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);
4829 reg_ec4 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_B_2);
4830 reg_ecc = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_B_2);
4831
4832 if (!(reg_eac & BIT(31)) &&
4833 ((reg_eb4 & 0x03ff0000) != 0x01420000) &&
4834 ((reg_ebc & 0x03ff0000) != 0x00420000))
4835 result |= 0x01;
4836 else
4837 goto out;
4838
4839 if (!(reg_eac & BIT(30)) &&
4840 (((reg_ec4 & 0x03ff0000) >> 16) != 0x132) &&
4841 (((reg_ecc & 0x03ff0000) >> 16) != 0x36))
4842 result |= 0x02;
4843 else
4844 dev_warn(&priv->udev->dev, "%s: Path B RX IQK failed!\n",
4845 __func__);
4846out:
4847 return result;
4848}
4849
e1547c53
JS		 4850static int rtl8723bu_iqk_path_a(struct rtl8xxxu_priv *priv)
4851{
4852 u32 reg_eac, reg_e94, reg_e9c, path_sel, val32;
4853 int result = 0;
4854
4855 path_sel = rtl8xxxu_read32(priv, REG_S0S1_PATH_SWITCH);
4856
4857 /*
4858 * Leave IQK mode
4859 */
4860 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
4861 val32 &= 0x000000ff;
4862 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
4863
4864 /*
4865 * Enable path A PA in TX IQK mode
4866 */
4867 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);
4868 val32 |= 0x80000;
4869 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);
4870 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x20000);
4871 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0003f);
4872 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xc7f87);
4873
4874 /*
4875 * Tx IQK setting
4876 */
4877 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);
4878 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
4879
4880 /* path-A IQK setting */
4881 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x18008c1c);
4882 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);
4883 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);
4884 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
4885
4886 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x821403ea);
4887 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28110000);
4888 rtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82110000);
4889 rtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x28110000);
4890
4891 /* LO calibration setting */
4892 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x00462911);
4893
4894 /*
4895 * Enter IQK mode
4896 */
4897 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
4898 val32 &= 0x000000ff;
4899 val32 |= 0x80800000;
4900 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
4901
4902 /*
4903 * The vendor driver indicates the USB module is always using
4904 * S0S1 path 1 for the 8723bu. This may be different for 8192eu
4905 */
4906 if (priv->rf_paths > 1)
4907 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000000);
4908 else
4909 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000280);
4910
4911 /*
4912 * Bit 12 seems to be BT_GRANT, and is only found in the 8723bu.
4913 * No trace of this in the 8192eu or 8188eu vendor drivers.
4914 */
4915 rtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00000800);
4916
4917 /* One shot, path A LOK & IQK */
4918 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);
4919 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
4920
4921 mdelay(1);
4922
4923 /* Restore Ant Path */
4924 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel);
4925#ifdef RTL8723BU_BT
4926 /* GNT_BT = 1 */
4927 rtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00001800);
4928#endif
4929
4930 /*
4931 * Leave IQK mode
4932 */
4933 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
4934 val32 &= 0x000000ff;
4935 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
4936
4937 /* Check failed */
4938 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
4939 reg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);
4940 reg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);
4941
4942 val32 = (reg_e9c >> 16) & 0x3ff;
4943 if (val32 & 0x200)
4944 val32 = 0x400 - val32;
4945
4946 if (!(reg_eac & BIT(28)) &&
4947 ((reg_e94 & 0x03ff0000) != 0x01420000) &&
4948 ((reg_e9c & 0x03ff0000) != 0x00420000) &&
4949 ((reg_e94 & 0x03ff0000) < 0x01100000) &&
4950 ((reg_e94 & 0x03ff0000) > 0x00f00000) &&
4951 val32 < 0xf)
4952 result |= 0x01;
4953 else /* If TX not OK, ignore RX */
4954 goto out;
4955
4956out:
4957 return result;
4958}
4959
4960static int rtl8723bu_rx_iqk_path_a(struct rtl8xxxu_priv *priv)
4961{
4962 u32 reg_ea4, reg_eac, reg_e94, reg_e9c, path_sel, val32;
4963 int result = 0;
4964
4965 path_sel = rtl8xxxu_read32(priv, REG_S0S1_PATH_SWITCH);
4966
4967 /*
4968 * Leave IQK mode
4969 */
4970 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
4971 val32 &= 0x000000ff;
4972 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
4973
4974 /*
4975 * Enable path A PA in TX IQK mode
4976 */
4977 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);
4978 val32 |= 0x80000;
4979 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);
4980 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);
4981 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);
4982 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7fb7);
4983
4984 /*
4985 * Tx IQK setting
4986 */
4987 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);
4988 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
4989
4990 /* path-A IQK setting */
4991 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x18008c1c);
4992 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);
4993 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);
4994 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
4995
4996 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82160ff0);
4997 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28110000);
4998 rtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82110000);
4999 rtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x28110000);
5000
5001 /* LO calibration setting */
5002 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a911);
5003
5004 /*
5005 * Enter IQK mode
5006 */
5007 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5008 val32 &= 0x000000ff;
5009 val32 |= 0x80800000;
5010 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5011
5012 /*
5013 * The vendor driver indicates the USB module is always using
5014 * S0S1 path 1 for the 8723bu. This may be different for 8192eu
5015 */
5016 if (priv->rf_paths > 1)
5017 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000000);
5018 else
5019 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000280);
5020
5021 /*
5022 * Bit 12 seems to be BT_GRANT, and is only found in the 8723bu.
5023 * No trace of this in the 8192eu or 8188eu vendor drivers.
5024 */
5025 rtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00000800);
5026
5027 /* One shot, path A LOK & IQK */
5028 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);
5029 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5030
5031 mdelay(1);
5032
5033 /* Restore Ant Path */
5034 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel);
5035#ifdef RTL8723BU_BT
5036 /* GNT_BT = 1 */
5037 rtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00001800);
5038#endif
5039
5040 /*
5041 * Leave IQK mode
5042 */
5043 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5044 val32 &= 0x000000ff;
5045 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5046
5047 /* Check failed */
5048 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5049 reg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);
5050 reg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);
5051
5052 val32 = (reg_e9c >> 16) & 0x3ff;
5053 if (val32 & 0x200)
5054 val32 = 0x400 - val32;
5055
5056 if (!(reg_eac & BIT(28)) &&
5057 ((reg_e94 & 0x03ff0000) != 0x01420000) &&
5058 ((reg_e9c & 0x03ff0000) != 0x00420000) &&
5059 ((reg_e94 & 0x03ff0000) < 0x01100000) &&
5060 ((reg_e94 & 0x03ff0000) > 0x00f00000) &&
5061 val32 < 0xf)
5062 result |= 0x01;
5063 else /* If TX not OK, ignore RX */
5064 goto out;
5065
5066 val32 = 0x80007c00 | (reg_e94 &0x3ff0000) |
5067 ((reg_e9c & 0x3ff0000) >> 16);
5068 rtl8xxxu_write32(priv, REG_TX_IQK, val32);
5069
5070 /*
5071 * Modify RX IQK mode
5072 */
5073 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5074 val32 &= 0x000000ff;
5075 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5076 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);
5077 val32 |= 0x80000;
5078 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);
5079 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);
5080 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);
5081 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7d77);
5082
5083 /*
5084 * PA, PAD setting
5085 */
5086 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_DF, 0xf80);
5087 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_55, 0x4021f);
5088
5089 /*
5090 * RX IQK setting
5091 */
5092 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
5093
5094 /* path-A IQK setting */
5095 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x38008c1c);
5096 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x18008c1c);
5097 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);
5098 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
5099
5100 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82110000);
5101 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x2816001f);
5102 rtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82110000);
5103 rtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x28110000);
5104
5105 /* LO calibration setting */
5106 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a8d1);
5107
5108 /*
5109 * Enter IQK mode
5110 */
5111 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5112 val32 &= 0x000000ff;
5113 val32 |= 0x80800000;
5114 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5115
5116 if (priv->rf_paths > 1)
5117 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000000);
5118 else
5119 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00000280);
5120
5121 /*
5122 * Disable BT
5123 */
5124 rtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00000800);
5125
5126 /* One shot, path A LOK & IQK */
5127 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);
5128 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5129
5130 mdelay(1);
5131
5132 /* Restore Ant Path */
5133 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel);
5134#ifdef RTL8723BU_BT
5135 /* GNT_BT = 1 */
5136 rtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, 0x00001800);
5137#endif
5138
5139 /*
5140 * Leave IQK mode
5141 */
5142 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5143 val32 &= 0x000000ff;
5144 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5145
5146 /* Check failed */
5147 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5148 reg_ea4 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_A_2);
5149
5150 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_DF, 0x780);
5151
5152 val32 = (reg_eac >> 16) & 0x3ff;
5153 if (val32 & 0x200)
5154 val32 = 0x400 - val32;
5155
5156 if (!(reg_eac & BIT(27)) &&
5157 ((reg_ea4 & 0x03ff0000) != 0x01320000) &&
5158 ((reg_eac & 0x03ff0000) != 0x00360000) &&
5159 ((reg_ea4 & 0x03ff0000) < 0x01100000) &&
5160 ((reg_ea4 & 0x03ff0000) > 0x00f00000) &&
5161 val32 < 0xf)
5162 result |= 0x02;
5163 else /* If TX not OK, ignore RX */
5164 goto out;
5165out:
5166 return result;
5167}
5168
f991f4e9
JS		 5169static int rtl8192eu_iqk_path_a(struct rtl8xxxu_priv *priv)
5170{
5171 u32 reg_eac, reg_e94, reg_e9c;
5172 int result = 0;
5173
5174 /*
5175 * TX IQK
5176 * PA/PAD controlled by 0x0
5177 */
5178 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5179 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_DF, 0x00180);
5180 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5181
5182 /* Path A IQK setting */
5183 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x18008c1c);
5184 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);
5185 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);
5186 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
5187
5188 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82140303);
5189 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x68160000);
5190
5191 /* LO calibration setting */
5192 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x00462911);
5193
5194 /* One shot, path A LOK & IQK */
5195 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);
5196 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5197
5198 mdelay(10);
5199
5200 /* Check failed */
5201 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5202 reg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);
5203 reg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);
5204
5205 if (!(reg_eac & BIT(28)) &&
5206 ((reg_e94 & 0x03ff0000) != 0x01420000) &&
5207 ((reg_e9c & 0x03ff0000) != 0x00420000))
5208 result |= 0x01;
5209
5210 return result;
5211}
5212
5213static int rtl8192eu_rx_iqk_path_a(struct rtl8xxxu_priv *priv)
5214{
5215 u32 reg_ea4, reg_eac, reg_e94, reg_e9c, val32;
5216 int result = 0;
5217
5218 /* Leave IQK mode */
5219 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00);
5220
5221 /* Enable path A PA in TX IQK mode */
5222 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, 0x800a0);
5223 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);
5224 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0000f);
5225 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf117b);
5226
5227 /* PA/PAD control by 0x56, and set = 0x0 */
5228 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_DF, 0x00980);
5229 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_56, 0x51000);
5230
5231 /* Enter IQK mode */
5232 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5233
5234 /* TX IQK setting */
5235 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);
5236 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
5237
5238 /* path-A IQK setting */
5239 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x18008c1c);
5240 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);
5241 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);
5242 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
5243
5244 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82160c1f);
5245 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x68160c1f);
5246
5247 /* LO calibration setting */
5248 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a911);
5249
5250 /* One shot, path A LOK & IQK */
5251 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xfa000000);
5252 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5253
5254 mdelay(10);
5255
5256 /* Check failed */
5257 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5258 reg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);
5259 reg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);
5260
5261 if (!(reg_eac & BIT(28)) &&
5262 ((reg_e94 & 0x03ff0000) != 0x01420000) &&
5263 ((reg_e9c & 0x03ff0000) != 0x00420000)) {
5264 result |= 0x01;
5265 } else {
5266 /* PA/PAD controlled by 0x0 */
5267 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5268 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_DF, 0x180);
5269 goto out;
5270 }
5271
5272 val32 = 0x80007c00 |
5273 (reg_e94 & 0x03ff0000) | ((reg_e9c >> 16) & 0x03ff);
5274 rtl8xxxu_write32(priv, REG_TX_IQK, val32);
5275
5276 /* Modify RX IQK mode table */
5277 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5278
5279 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, 0x800a0);
5280 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);
5281 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0000f);
5282 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7ffa);
5283
5284 /* PA/PAD control by 0x56, and set = 0x0 */
5285 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_DF, 0x00980);
5286 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_56, 0x51000);
5287
5288 /* Enter IQK mode */
5289 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5290
5291 /* IQK setting */
5292 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
5293
5294 /* Path A IQK setting */
5295 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x38008c1c);
5296 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x18008c1c);
5297 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);
5298 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
5299
5300 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82160c1f);
5301 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28160c1f);
5302
5303 /* LO calibration setting */
5304 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a891);
5305
5306 /* One shot, path A LOK & IQK */
5307 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xfa000000);
5308 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5309
5310 mdelay(10);
5311
5312 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5313 reg_ea4 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_A_2);
5314
5315 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5316 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_DF, 0x180);
5317
5318 if (!(reg_eac & BIT(27)) &&
5319 ((reg_ea4 & 0x03ff0000) != 0x01320000) &&
5320 ((reg_eac & 0x03ff0000) != 0x00360000))
5321 result |= 0x02;
5322 else
5323 dev_warn(&priv->udev->dev, "%s: Path A RX IQK failed!\n",
5324 __func__);
5325
5326out:
5327 return result;
5328}
5329
5330static int rtl8192eu_iqk_path_b(struct rtl8xxxu_priv *priv)
5331{
5332 u32 reg_eac, reg_eb4, reg_ebc;
5333 int result = 0;
5334
5335 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5336 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_UNKNOWN_DF, 0x00180);
5337 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5338
5339 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5340 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5341
5342 /* Path B IQK setting */
5343 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x38008c1c);
5344 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);
5345 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x18008c1c);
5346 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
5347
5348 rtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x821403e2);
5349 rtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x68160000);
5350
5351 /* LO calibration setting */
5352 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x00492911);
5353
5354 /* One shot, path A LOK & IQK */
5355 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xfa000000);
5356 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5357
5358 mdelay(1);
5359
5360 /* Check failed */
5361 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5362 reg_eb4 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);
5363 reg_ebc = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);
5364
5365 if (!(reg_eac & BIT(31)) &&
5366 ((reg_eb4 & 0x03ff0000) != 0x01420000) &&
5367 ((reg_ebc & 0x03ff0000) != 0x00420000))
5368 result |= 0x01;
5369 else
5370 dev_warn(&priv->udev->dev, "%s: Path B IQK failed!\n",
5371 __func__);
5372
5373 return result;
5374}
5375
5376static int rtl8192eu_rx_iqk_path_b(struct rtl8xxxu_priv *priv)
5377{
5378 u32 reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc, val32;
5379 int result = 0;
5380
5381 /* Leave IQK mode */
5382 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5383
5384 /* Enable path A PA in TX IQK mode */
5385 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_WE_LUT, 0x800a0);
5386 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_RCK_OS, 0x30000);
5387 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_TXPA_G1, 0x0000f);
5388 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_TXPA_G2, 0xf117b);
5389
5390 /* PA/PAD control by 0x56, and set = 0x0 */
5391 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_UNKNOWN_DF, 0x00980);
5392 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_UNKNOWN_56, 0x51000);
5393
5394 /* Enter IQK mode */
5395 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5396
5397 /* TX IQK setting */
5398 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);
5399 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
5400
5401 /* path-A IQK setting */
5402 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x38008c1c);
5403 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);
5404 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x18008c1c);
5405 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x38008c1c);
5406
5407 rtl8xxxu_write32(priv, REG_TX_IQK_PI_B, 0x82160c1f);
5408 rtl8xxxu_write32(priv, REG_RX_IQK_PI_B, 0x68160c1f);
5409
5410 /* LO calibration setting */
5411 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a911);
5412
5413 /* One shot, path A LOK & IQK */
5414 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xfa000000);
5415 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5416
5417 mdelay(10);
5418
5419 /* Check failed */
5420 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5421 reg_eb4 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);
5422 reg_ebc = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);
5423
5424 if (!(reg_eac & BIT(31)) &&
5425 ((reg_eb4 & 0x03ff0000) != 0x01420000) &&
5426 ((reg_ebc & 0x03ff0000) != 0x00420000)) {
5427 result |= 0x01;
5428 } else {
5429 /*
5430 * PA/PAD controlled by 0x0
5431 * Vendor driver restores RF_A here which I believe is a bug
5432 */
5433 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5434 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_UNKNOWN_DF, 0x180);
5435 goto out;
5436 }
5437
5438 val32 = 0x80007c00 |
5439 (reg_eb4 & 0x03ff0000) | ((reg_ebc >> 16) & 0x03ff);
5440 rtl8xxxu_write32(priv, REG_TX_IQK, val32);
5441
5442 /* Modify RX IQK mode table */
5443 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5444
5445 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_WE_LUT, 0x800a0);
5446 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_RCK_OS, 0x30000);
5447 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_TXPA_G1, 0x0000f);
5448 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_TXPA_G2, 0xf7ffa);
5449
5450 /* PA/PAD control by 0x56, and set = 0x0 */
5451 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_UNKNOWN_DF, 0x00980);
5452 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_UNKNOWN_56, 0x51000);
5453
5454 /* Enter IQK mode */
5455 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5456
5457 /* IQK setting */
5458 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
5459
5460 /* Path A IQK setting */
5461 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x38008c1c);
5462 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);
5463 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_B, 0x38008c1c);
5464 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_B, 0x18008c1c);
5465
5466 rtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82160c1f);
5467 rtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28160c1f);
5468
5469 /* LO calibration setting */
5470 rtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a891);
5471
5472 /* One shot, path A LOK & IQK */
5473 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xfa000000);
5474 rtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);
5475
5476 mdelay(10);
5477
5478 reg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);
5479 reg_ec4 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_B_2);
5480 reg_ecc = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_B_2);
5481
5482 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
5483 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_UNKNOWN_DF, 0x180);
5484
5485 if (!(reg_eac & BIT(30)) &&
5486 ((reg_ec4 & 0x03ff0000) != 0x01320000) &&
5487 ((reg_ecc & 0x03ff0000) != 0x00360000))
5488 result |= 0x02;
5489 else
5490 dev_warn(&priv->udev->dev, "%s: Path B RX IQK failed!\n",
5491 __func__);
5492
5493out:
5494 return result;
5495}
5496
26f1fad2
JS		 5497static void rtl8xxxu_phy_iqcalibrate(struct rtl8xxxu_priv *priv,
5498 int result[][8], int t)
5499{
5500 struct device *dev = &priv->udev->dev;
5501 u32 i, val32;
5502 int path_a_ok, path_b_ok;
5503 int retry = 2;
5504 const u32 adda_regs[RTL8XXXU_ADDA_REGS] = {
5505 REG_FPGA0_XCD_SWITCH_CTRL, REG_BLUETOOTH,
5506 REG_RX_WAIT_CCA, REG_TX_CCK_RFON,
5507 REG_TX_CCK_BBON, REG_TX_OFDM_RFON,
5508 REG_TX_OFDM_BBON, REG_TX_TO_RX,
5509 REG_TX_TO_TX, REG_RX_CCK,
5510 REG_RX_OFDM, REG_RX_WAIT_RIFS,
5511 REG_RX_TO_RX, REG_STANDBY,
5512 REG_SLEEP, REG_PMPD_ANAEN
5513 };
5514 const u32 iqk_mac_regs[RTL8XXXU_MAC_REGS] = {
5515 REG_TXPAUSE, REG_BEACON_CTRL,
5516 REG_BEACON_CTRL_1, REG_GPIO_MUXCFG
5517 };
5518 const u32 iqk_bb_regs[RTL8XXXU_BB_REGS] = {
5519 REG_OFDM0_TRX_PATH_ENABLE, REG_OFDM0_TR_MUX_PAR,
5520 REG_FPGA0_XCD_RF_SW_CTRL, REG_CONFIG_ANT_A, REG_CONFIG_ANT_B,
5521 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE,
5522 REG_FPGA0_XB_RF_INT_OE, REG_FPGA0_RF_MODE
5523 };
5524
5525 /*
5526 * Note: IQ calibration must be performed after loading
5527 * PHY_REG.txt , and radio_a, radio_b.txt
5528 */
5529
5530 if (t == 0) {
5531 /* Save ADDA parameters, turn Path A ADDA on */
5532 rtl8xxxu_save_regs(priv, adda_regs, priv->adda_backup,
5533 RTL8XXXU_ADDA_REGS);
5534 rtl8xxxu_save_mac_regs(priv, iqk_mac_regs, priv->mac_backup);
5535 rtl8xxxu_save_regs(priv, iqk_bb_regs,
5536 priv->bb_backup, RTL8XXXU_BB_REGS);
5537 }
5538
5539 rtl8xxxu_path_adda_on(priv, adda_regs, true);
5540
5541 if (t == 0) {
5542 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XA_HSSI_PARM1);
5543 if (val32 & FPGA0_HSSI_PARM1_PI)
5544 priv->pi_enabled = 1;
5545 }
5546
5547 if (!priv->pi_enabled) {
5548 /* Switch BB to PI mode to do IQ Calibration. */
5549 rtl8xxxu_write32(priv, REG_FPGA0_XA_HSSI_PARM1, 0x01000100);
5550 rtl8xxxu_write32(priv, REG_FPGA0_XB_HSSI_PARM1, 0x01000100);
5551 }
5552
5553 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
5554 val32 &= ~FPGA_RF_MODE_CCK;
5555 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
5556
5557 rtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, 0x03a05600);
5558 rtl8xxxu_write32(priv, REG_OFDM0_TR_MUX_PAR, 0x000800e4);
5559 rtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_SW_CTRL, 0x22204000);
5560
cabb550e
JS		 5561 if (!priv->no_pape) {
5562 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XAB_RF_SW_CTRL);
5563 val32 |= (FPGA0_RF_PAPE |
5564 (FPGA0_RF_PAPE << FPGA0_RF_BD_CTRL_SHIFT));
5565 rtl8xxxu_write32(priv, REG_FPGA0_XAB_RF_SW_CTRL, val32);
5566 }
26f1fad2
JS		 5567
5568 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XA_RF_INT_OE);
5569 val32 &= ~BIT(10);
5570 rtl8xxxu_write32(priv, REG_FPGA0_XA_RF_INT_OE, val32);
5571 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XB_RF_INT_OE);
5572 val32 &= ~BIT(10);
5573 rtl8xxxu_write32(priv, REG_FPGA0_XB_RF_INT_OE, val32);
5574
5575 if (priv->tx_paths > 1) {
5576 rtl8xxxu_write32(priv, REG_FPGA0_XA_LSSI_PARM, 0x00010000);
5577 rtl8xxxu_write32(priv, REG_FPGA0_XB_LSSI_PARM, 0x00010000);
5578 }
5579
5580 /* MAC settings */
5581 rtl8xxxu_mac_calibration(priv, iqk_mac_regs, priv->mac_backup);
5582
5583 /* Page B init */
5584 rtl8xxxu_write32(priv, REG_CONFIG_ANT_A, 0x00080000);
5585
5586 if (priv->tx_paths > 1)
5587 rtl8xxxu_write32(priv, REG_CONFIG_ANT_B, 0x00080000);
5588
5589 /* IQ calibration setting */
5590 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5591 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);
5592 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
5593
5594 for (i = 0; i < retry; i++) {
5595 path_a_ok = rtl8xxxu_iqk_path_a(priv);
5596 if (path_a_ok == 0x03) {
5597 val32 = rtl8xxxu_read32(priv,
5598 REG_TX_POWER_BEFORE_IQK_A);
5599 result[t][0] = (val32 >> 16) & 0x3ff;
5600 val32 = rtl8xxxu_read32(priv,
5601 REG_TX_POWER_AFTER_IQK_A);
5602 result[t][1] = (val32 >> 16) & 0x3ff;
5603 val32 = rtl8xxxu_read32(priv,
5604 REG_RX_POWER_BEFORE_IQK_A_2);
5605 result[t][2] = (val32 >> 16) & 0x3ff;
5606 val32 = rtl8xxxu_read32(priv,
5607 REG_RX_POWER_AFTER_IQK_A_2);
5608 result[t][3] = (val32 >> 16) & 0x3ff;
5609 break;
5610 } else if (i == (retry - 1) && path_a_ok == 0x01) {
5611 /* TX IQK OK */
5612 dev_dbg(dev, "%s: Path A IQK Only Tx Success!!\n",
5613 __func__);
5614
5615 val32 = rtl8xxxu_read32(priv,
5616 REG_TX_POWER_BEFORE_IQK_A);
5617 result[t][0] = (val32 >> 16) & 0x3ff;
5618 val32 = rtl8xxxu_read32(priv,
5619 REG_TX_POWER_AFTER_IQK_A);
5620 result[t][1] = (val32 >> 16) & 0x3ff;
5621 }
5622 }
5623
5624 if (!path_a_ok)
5625 dev_dbg(dev, "%s: Path A IQK failed!\n", __func__);
5626
5627 if (priv->tx_paths > 1) {
5628 /*
5629 * Path A into standby
5630 */
5631 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x0);
5632 rtl8xxxu_write32(priv, REG_FPGA0_XA_LSSI_PARM, 0x00010000);
5633 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5634
5635 /* Turn Path B ADDA on */
5636 rtl8xxxu_path_adda_on(priv, adda_regs, false);
5637
5638 for (i = 0; i < retry; i++) {
5639 path_b_ok = rtl8xxxu_iqk_path_b(priv);
5640 if (path_b_ok == 0x03) {
5641 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);
5642 result[t][4] = (val32 >> 16) & 0x3ff;
5643 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);
5644 result[t][5] = (val32 >> 16) & 0x3ff;
5645 val32 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_B_2);
5646 result[t][6] = (val32 >> 16) & 0x3ff;
5647 val32 = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_B_2);
5648 result[t][7] = (val32 >> 16) & 0x3ff;
5649 break;
5650 } else if (i == (retry - 1) && path_b_ok == 0x01) {
5651 /* TX IQK OK */
5652 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);
5653 result[t][4] = (val32 >> 16) & 0x3ff;
5654 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);
5655 result[t][5] = (val32 >> 16) & 0x3ff;
5656 }
5657 }
5658
5659 if (!path_b_ok)
5660 dev_dbg(dev, "%s: Path B IQK failed!\n", __func__);
5661 }
5662
5663 /* Back to BB mode, load original value */
5664 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0);
5665
5666 if (t) {
5667 if (!priv->pi_enabled) {
5668 /*
5669 * Switch back BB to SI mode after finishing
5670 * IQ Calibration
5671 */
5672 val32 = 0x01000000;
5673 rtl8xxxu_write32(priv, REG_FPGA0_XA_HSSI_PARM1, val32);
5674 rtl8xxxu_write32(priv, REG_FPGA0_XB_HSSI_PARM1, val32);
5675 }
5676
5677 /* Reload ADDA power saving parameters */
5678 rtl8xxxu_restore_regs(priv, adda_regs, priv->adda_backup,
5679 RTL8XXXU_ADDA_REGS);
5680
5681 /* Reload MAC parameters */
5682 rtl8xxxu_restore_mac_regs(priv, iqk_mac_regs, priv->mac_backup);
5683
5684 /* Reload BB parameters */
5685 rtl8xxxu_restore_regs(priv, iqk_bb_regs,
5686 priv->bb_backup, RTL8XXXU_BB_REGS);
5687
5688 /* Restore RX initial gain */
5689 rtl8xxxu_write32(priv, REG_FPGA0_XA_LSSI_PARM, 0x00032ed3);
5690
5691 if (priv->tx_paths > 1) {
5692 rtl8xxxu_write32(priv, REG_FPGA0_XB_LSSI_PARM,
5693 0x00032ed3);
5694 }
5695
5696 /* Load 0xe30 IQC default value */
5697 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x01008c00);
5698 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x01008c00);
5699 }
5700}
5701
e1547c53
JS		 5702static void rtl8723bu_phy_iqcalibrate(struct rtl8xxxu_priv *priv,
5703 int result[][8], int t)
5704{
5705 struct device *dev = &priv->udev->dev;
5706 u32 i, val32;
5707 int path_a_ok /*, path_b_ok */;
5708 int retry = 2;
5709 const u32 adda_regs[RTL8XXXU_ADDA_REGS] = {
5710 REG_FPGA0_XCD_SWITCH_CTRL, REG_BLUETOOTH,
5711 REG_RX_WAIT_CCA, REG_TX_CCK_RFON,
5712 REG_TX_CCK_BBON, REG_TX_OFDM_RFON,
5713 REG_TX_OFDM_BBON, REG_TX_TO_RX,
5714 REG_TX_TO_TX, REG_RX_CCK,
5715 REG_RX_OFDM, REG_RX_WAIT_RIFS,
5716 REG_RX_TO_RX, REG_STANDBY,
5717 REG_SLEEP, REG_PMPD_ANAEN
5718 };
5719 const u32 iqk_mac_regs[RTL8XXXU_MAC_REGS] = {
5720 REG_TXPAUSE, REG_BEACON_CTRL,
5721 REG_BEACON_CTRL_1, REG_GPIO_MUXCFG
5722 };
5723 const u32 iqk_bb_regs[RTL8XXXU_BB_REGS] = {
5724 REG_OFDM0_TRX_PATH_ENABLE, REG_OFDM0_TR_MUX_PAR,
5725 REG_FPGA0_XCD_RF_SW_CTRL, REG_CONFIG_ANT_A, REG_CONFIG_ANT_B,
5726 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE,
5727 REG_FPGA0_XB_RF_INT_OE, REG_FPGA0_RF_MODE
5728 };
5729 u8 xa_agc = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1) & 0xff;
5730 u8 xb_agc = rtl8xxxu_read32(priv, REG_OFDM0_XB_AGC_CORE1) & 0xff;
5731
5732 /*
5733 * Note: IQ calibration must be performed after loading
5734 * PHY_REG.txt , and radio_a, radio_b.txt
5735 */
5736
5737 if (t == 0) {
5738 /* Save ADDA parameters, turn Path A ADDA on */
5739 rtl8xxxu_save_regs(priv, adda_regs, priv->adda_backup,
5740 RTL8XXXU_ADDA_REGS);
5741 rtl8xxxu_save_mac_regs(priv, iqk_mac_regs, priv->mac_backup);
5742 rtl8xxxu_save_regs(priv, iqk_bb_regs,
5743 priv->bb_backup, RTL8XXXU_BB_REGS);
5744 }
5745
5746 rtl8xxxu_path_adda_on(priv, adda_regs, true);
5747
5748 /* MAC settings */
5749 rtl8xxxu_mac_calibration(priv, iqk_mac_regs, priv->mac_backup);
5750
5751 val32 = rtl8xxxu_read32(priv, REG_CCK0_AFE_SETTING);
5752 val32 |= 0x0f000000;
5753 rtl8xxxu_write32(priv, REG_CCK0_AFE_SETTING, val32);
5754
5755 rtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, 0x03a05600);
5756 rtl8xxxu_write32(priv, REG_OFDM0_TR_MUX_PAR, 0x000800e4);
5757 rtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_SW_CTRL, 0x22204000);
5758
e1547c53
JS		 5759 /*
5760 * RX IQ calibration setting for 8723B D cut large current issue
5761 * when leaving IPS
5762 */
5763 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5764 val32 &= 0x000000ff;
5765 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5766
5767 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);
5768 val32 |= 0x80000;
5769 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);
5770
5771 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);
5772 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);
5773 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7fb7);
5774
5775 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED);
5776 val32 |= 0x20;
5777 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED, val32);
5778
5779 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_43, 0x60fbd);
5780
5781 for (i = 0; i < retry; i++) {
5782 path_a_ok = rtl8723bu_iqk_path_a(priv);
5783 if (path_a_ok == 0x01) {
5784 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5785 val32 &= 0x000000ff;
5786 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5787
e1547c53
JS		 5788 val32 = rtl8xxxu_read32(priv,
5789 REG_TX_POWER_BEFORE_IQK_A);
5790 result[t][0] = (val32 >> 16) & 0x3ff;
5791 val32 = rtl8xxxu_read32(priv,
5792 REG_TX_POWER_AFTER_IQK_A);
5793 result[t][1] = (val32 >> 16) & 0x3ff;
5794
5795 break;
5796 }
5797 }
5798
5799 if (!path_a_ok)
5800 dev_dbg(dev, "%s: Path A TX IQK failed!\n", __func__);
5801
5802 for (i = 0; i < retry; i++) {
5803 path_a_ok = rtl8723bu_rx_iqk_path_a(priv);
5804 if (path_a_ok == 0x03) {
5805 val32 = rtl8xxxu_read32(priv,
5806 REG_RX_POWER_BEFORE_IQK_A_2);
5807 result[t][2] = (val32 >> 16) & 0x3ff;
5808 val32 = rtl8xxxu_read32(priv,
5809 REG_RX_POWER_AFTER_IQK_A_2);
5810 result[t][3] = (val32 >> 16) & 0x3ff;
5811
5812 break;
5813 }
5814 }
5815
5816 if (!path_a_ok)
5817 dev_dbg(dev, "%s: Path A RX IQK failed!\n", __func__);
5818
5819 if (priv->tx_paths > 1) {
5820#if 1
5821 dev_warn(dev, "%s: Path B not supported\n", __func__);
5822#else
5823
5824 /*
5825 * Path A into standby
5826 */
5827 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5828 val32 &= 0x000000ff;
5829 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5830 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC, 0x10000);
5831
5832 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5833 val32 &= 0x000000ff;
5834 val32 |= 0x80800000;
5835 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5836
5837 /* Turn Path B ADDA on */
5838 rtl8xxxu_path_adda_on(priv, adda_regs, false);
5839
5840 for (i = 0; i < retry; i++) {
5841 path_b_ok = rtl8xxxu_iqk_path_b(priv);
5842 if (path_b_ok == 0x03) {
5843 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);
5844 result[t][4] = (val32 >> 16) & 0x3ff;
5845 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);
5846 result[t][5] = (val32 >> 16) & 0x3ff;
5847 break;
5848 }
5849 }
5850
5851 if (!path_b_ok)
5852 dev_dbg(dev, "%s: Path B IQK failed!\n", __func__);
5853
5854 for (i = 0; i < retry; i++) {
5855 path_b_ok = rtl8723bu_rx_iqk_path_b(priv);
5856 if (path_a_ok == 0x03) {
5857 val32 = rtl8xxxu_read32(priv,
5858 REG_RX_POWER_BEFORE_IQK_B_2);
5859 result[t][6] = (val32 >> 16) & 0x3ff;
5860 val32 = rtl8xxxu_read32(priv,
5861 REG_RX_POWER_AFTER_IQK_B_2);
5862 result[t][7] = (val32 >> 16) & 0x3ff;
5863 break;
5864 }
5865 }
5866
5867 if (!path_b_ok)
5868 dev_dbg(dev, "%s: Path B RX IQK failed!\n", __func__);
5869#endif
5870 }
5871
5872 /* Back to BB mode, load original value */
5873 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
5874 val32 &= 0x000000ff;
5875 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
5876
5877 if (t) {
5878 /* Reload ADDA power saving parameters */
5879 rtl8xxxu_restore_regs(priv, adda_regs, priv->adda_backup,
5880 RTL8XXXU_ADDA_REGS);
5881
5882 /* Reload MAC parameters */
5883 rtl8xxxu_restore_mac_regs(priv, iqk_mac_regs, priv->mac_backup);
5884
5885 /* Reload BB parameters */
5886 rtl8xxxu_restore_regs(priv, iqk_bb_regs,
5887 priv->bb_backup, RTL8XXXU_BB_REGS);
5888
5889 /* Restore RX initial gain */
5890 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1);
5891 val32 &= 0xffffff00;
5892 rtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32 | 0x50);
5893 rtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32 | xa_agc);
5894
5895 if (priv->tx_paths > 1) {
5896 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_AGC_CORE1);
5897 val32 &= 0xffffff00;
5898 rtl8xxxu_write32(priv, REG_OFDM0_XB_AGC_CORE1,
5899 val32 | 0x50);
5900 rtl8xxxu_write32(priv, REG_OFDM0_XB_AGC_CORE1,
5901 val32 | xb_agc);
5902 }
5903
5904 /* Load 0xe30 IQC default value */
5905 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x01008c00);
5906 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x01008c00);
5907 }
5908}
5909
f991f4e9
JS		 5910static void rtl8192eu_phy_iqcalibrate(struct rtl8xxxu_priv *priv,
5911 int result[][8], int t)
5912{
5913 struct device *dev = &priv->udev->dev;
5914 u32 i, val32;
5915 int path_a_ok, path_b_ok;
5916 int retry = 2;
5917 const u32 adda_regs[RTL8XXXU_ADDA_REGS] = {
5918 REG_FPGA0_XCD_SWITCH_CTRL, REG_BLUETOOTH,
5919 REG_RX_WAIT_CCA, REG_TX_CCK_RFON,
5920 REG_TX_CCK_BBON, REG_TX_OFDM_RFON,
5921 REG_TX_OFDM_BBON, REG_TX_TO_RX,
5922 REG_TX_TO_TX, REG_RX_CCK,
5923 REG_RX_OFDM, REG_RX_WAIT_RIFS,
5924 REG_RX_TO_RX, REG_STANDBY,
5925 REG_SLEEP, REG_PMPD_ANAEN
5926 };
5927 const u32 iqk_mac_regs[RTL8XXXU_MAC_REGS] = {
5928 REG_TXPAUSE, REG_BEACON_CTRL,
5929 REG_BEACON_CTRL_1, REG_GPIO_MUXCFG
5930 };
5931 const u32 iqk_bb_regs[RTL8XXXU_BB_REGS] = {
5932 REG_OFDM0_TRX_PATH_ENABLE, REG_OFDM0_TR_MUX_PAR,
5933 REG_FPGA0_XCD_RF_SW_CTRL, REG_CONFIG_ANT_A, REG_CONFIG_ANT_B,
5934 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE,
5935 REG_FPGA0_XB_RF_INT_OE, REG_CCK0_AFE_SETTING
5936 };
5937 u8 xa_agc = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1) & 0xff;
5938 u8 xb_agc = rtl8xxxu_read32(priv, REG_OFDM0_XB_AGC_CORE1) & 0xff;
5939
5940 /*
5941 * Note: IQ calibration must be performed after loading
5942 * PHY_REG.txt , and radio_a, radio_b.txt
5943 */
5944
5945 if (t == 0) {
5946 /* Save ADDA parameters, turn Path A ADDA on */
5947 rtl8xxxu_save_regs(priv, adda_regs, priv->adda_backup,
5948 RTL8XXXU_ADDA_REGS);
5949 rtl8xxxu_save_mac_regs(priv, iqk_mac_regs, priv->mac_backup);
5950 rtl8xxxu_save_regs(priv, iqk_bb_regs,
5951 priv->bb_backup, RTL8XXXU_BB_REGS);
5952 }
5953
5954 rtl8xxxu_path_adda_on(priv, adda_regs, true);
5955
5956 /* MAC settings */
5957 rtl8xxxu_mac_calibration(priv, iqk_mac_regs, priv->mac_backup);
5958
5959 val32 = rtl8xxxu_read32(priv, REG_CCK0_AFE_SETTING);
5960 val32 |= 0x0f000000;
5961 rtl8xxxu_write32(priv, REG_CCK0_AFE_SETTING, val32);
5962
5963 rtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, 0x03a05600);
5964 rtl8xxxu_write32(priv, REG_OFDM0_TR_MUX_PAR, 0x000800e4);
5965 rtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_SW_CTRL, 0x22208200);
5966
5967 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XAB_RF_SW_CTRL);
5968 val32 |= (FPGA0_RF_PAPE | (FPGA0_RF_PAPE << FPGA0_RF_BD_CTRL_SHIFT));
5969 rtl8xxxu_write32(priv, REG_FPGA0_XAB_RF_SW_CTRL, val32);
5970
5971 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XA_RF_INT_OE);
5972 val32 |= BIT(10);
5973 rtl8xxxu_write32(priv, REG_FPGA0_XA_RF_INT_OE, val32);
5974 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XB_RF_INT_OE);
5975 val32 |= BIT(10);
5976 rtl8xxxu_write32(priv, REG_FPGA0_XB_RF_INT_OE, val32);
5977
5978 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
5979 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);
5980 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
5981
5982 for (i = 0; i < retry; i++) {
5983 path_a_ok = rtl8192eu_iqk_path_a(priv);
5984 if (path_a_ok == 0x01) {
5985 val32 = rtl8xxxu_read32(priv,
5986 REG_TX_POWER_BEFORE_IQK_A);
5987 result[t][0] = (val32 >> 16) & 0x3ff;
5988 val32 = rtl8xxxu_read32(priv,
5989 REG_TX_POWER_AFTER_IQK_A);
5990 result[t][1] = (val32 >> 16) & 0x3ff;
5991
5992 break;
5993 }
5994 }
5995
5996 if (!path_a_ok)
5997 dev_dbg(dev, "%s: Path A TX IQK failed!\n", __func__);
5998
5999 for (i = 0; i < retry; i++) {
6000 path_a_ok = rtl8192eu_rx_iqk_path_a(priv);
6001 if (path_a_ok == 0x03) {
6002 val32 = rtl8xxxu_read32(priv,
6003 REG_RX_POWER_BEFORE_IQK_A_2);
6004 result[t][2] = (val32 >> 16) & 0x3ff;
6005 val32 = rtl8xxxu_read32(priv,
6006 REG_RX_POWER_AFTER_IQK_A_2);
6007 result[t][3] = (val32 >> 16) & 0x3ff;
6008
6009 break;
6010 }
6011 }
6012
6013 if (!path_a_ok)
6014 dev_dbg(dev, "%s: Path A RX IQK failed!\n", __func__);
6015
6016 if (priv->rf_paths > 1) {
f991f4e9
JS		 6017 /* Path A into standby */
6018 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
6019 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC, 0x10000);
6020 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
6021
6022 /* Turn Path B ADDA on */
6023 rtl8xxxu_path_adda_on(priv, adda_regs, false);
6024
6025 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x80800000);
6026 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);
6027 rtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);
6028
6029 for (i = 0; i < retry; i++) {
6030 path_b_ok = rtl8192eu_iqk_path_b(priv);
6031 if (path_b_ok == 0x01) {
6032 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_B);
6033 result[t][4] = (val32 >> 16) & 0x3ff;
6034 val32 = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_B);
6035 result[t][5] = (val32 >> 16) & 0x3ff;
6036 break;
6037 }
6038 }
6039
6040 if (!path_b_ok)
6041 dev_dbg(dev, "%s: Path B IQK failed!\n", __func__);
6042
6043 for (i = 0; i < retry; i++) {
6044 path_b_ok = rtl8192eu_rx_iqk_path_b(priv);
6045 if (path_a_ok == 0x03) {
6046 val32 = rtl8xxxu_read32(priv,
6047 REG_RX_POWER_BEFORE_IQK_B_2);
6048 result[t][6] = (val32 >> 16) & 0x3ff;
6049 val32 = rtl8xxxu_read32(priv,
6050 REG_RX_POWER_AFTER_IQK_B_2);
6051 result[t][7] = (val32 >> 16) & 0x3ff;
6052 break;
6053 }
6054 }
6055
6056 if (!path_b_ok)
6057 dev_dbg(dev, "%s: Path B RX IQK failed!\n", __func__);
6058 }
6059
6060 /* Back to BB mode, load original value */
6061 rtl8xxxu_write32(priv, REG_FPGA0_IQK, 0x00000000);
6062
6063 if (t) {
6064 /* Reload ADDA power saving parameters */
6065 rtl8xxxu_restore_regs(priv, adda_regs, priv->adda_backup,
6066 RTL8XXXU_ADDA_REGS);
6067
6068 /* Reload MAC parameters */
6069 rtl8xxxu_restore_mac_regs(priv, iqk_mac_regs, priv->mac_backup);
6070
6071 /* Reload BB parameters */
6072 rtl8xxxu_restore_regs(priv, iqk_bb_regs,
6073 priv->bb_backup, RTL8XXXU_BB_REGS);
6074
6075 /* Restore RX initial gain */
6076 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1);
6077 val32 &= 0xffffff00;
6078 rtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32 | 0x50);
6079 rtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32 | xa_agc);
6080
6081 if (priv->rf_paths > 1) {
6082 val32 = rtl8xxxu_read32(priv, REG_OFDM0_XB_AGC_CORE1);
6083 val32 &= 0xffffff00;
6084 rtl8xxxu_write32(priv, REG_OFDM0_XB_AGC_CORE1,
6085 val32 | 0x50);
6086 rtl8xxxu_write32(priv, REG_OFDM0_XB_AGC_CORE1,
6087 val32 | xb_agc);
6088 }
6089
6090 /* Load 0xe30 IQC default value */
6091 rtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x01008c00);
6092 rtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x01008c00);
6093 }
6094}
6095
c7a5a190
JS		 6096static void rtl8xxxu_prepare_calibrate(struct rtl8xxxu_priv *priv, u8 start)
6097{
6098 struct h2c_cmd h2c;
6099
6100 if (priv->fops->mbox_ext_width < 4)
6101 return;
6102
6103 memset(&h2c, 0, sizeof(struct h2c_cmd));
6104 h2c.bt_wlan_calibration.cmd = H2C_8723B_BT_WLAN_CALIBRATION;
6105 h2c.bt_wlan_calibration.data = start;
6106
6107 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.bt_wlan_calibration));
6108}
6109
e1547c53 6110static void rtl8723au_phy_iq_calibrate(struct rtl8xxxu_priv *priv)
26f1fad2
JS		 6111{
6112 struct device *dev = &priv->udev->dev;
6113 int result[4][8]; /* last is final result */
6114 int i, candidate;
6115 bool path_a_ok, path_b_ok;
6116 u32 reg_e94, reg_e9c, reg_ea4, reg_eac;
6117 u32 reg_eb4, reg_ebc, reg_ec4, reg_ecc;
6118 s32 reg_tmp = 0;
6119 bool simu;
6120
c7a5a190
JS		 6121 rtl8xxxu_prepare_calibrate(priv, 1);
6122
26f1fad2
JS		 6123 memset(result, 0, sizeof(result));
6124 candidate = -1;
6125
6126 path_a_ok = false;
6127 path_b_ok = false;
6128
6129 rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
6130
6131 for (i = 0; i < 3; i++) {
6132 rtl8xxxu_phy_iqcalibrate(priv, result, i);
6133
6134 if (i == 1) {
6135 simu = rtl8xxxu_simularity_compare(priv, result, 0, 1);
6136 if (simu) {
6137 candidate = 0;
6138 break;
6139 }
6140 }
6141
6142 if (i == 2) {
6143 simu = rtl8xxxu_simularity_compare(priv, result, 0, 2);
6144 if (simu) {
6145 candidate = 0;
6146 break;
6147 }
6148
6149 simu = rtl8xxxu_simularity_compare(priv, result, 1, 2);
6150 if (simu) {
6151 candidate = 1;
6152 } else {
6153 for (i = 0; i < 8; i++)
6154 reg_tmp += result[3][i];
6155
6156 if (reg_tmp)
6157 candidate = 3;
6158 else
6159 candidate = -1;
6160 }
6161 }
6162 }
6163
6164 for (i = 0; i < 4; i++) {
6165 reg_e94 = result[i][0];
6166 reg_e9c = result[i][1];
6167 reg_ea4 = result[i][2];
6168 reg_eac = result[i][3];
6169 reg_eb4 = result[i][4];
6170 reg_ebc = result[i][5];
6171 reg_ec4 = result[i][6];
6172 reg_ecc = result[i][7];
6173 }
6174
6175 if (candidate >= 0) {
6176 reg_e94 = result[candidate][0];
6177 priv->rege94 = reg_e94;
6178 reg_e9c = result[candidate][1];
6179 priv->rege9c = reg_e9c;
6180 reg_ea4 = result[candidate][2];
6181 reg_eac = result[candidate][3];
6182 reg_eb4 = result[candidate][4];
6183 priv->regeb4 = reg_eb4;
6184 reg_ebc = result[candidate][5];
6185 priv->regebc = reg_ebc;
6186 reg_ec4 = result[candidate][6];
6187 reg_ecc = result[candidate][7];
6188 dev_dbg(dev, "%s: candidate is %x\n", __func__, candidate);
6189 dev_dbg(dev,
6190 "%s: e94 =%x e9c=%x ea4=%x eac=%x eb4=%x ebc=%x ec4=%x "
6191 "ecc=%x\n ", __func__, reg_e94, reg_e9c,
6192 reg_ea4, reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc);
6193 path_a_ok = true;
6194 path_b_ok = true;
6195 } else {
6196 reg_e94 = reg_eb4 = priv->rege94 = priv->regeb4 = 0x100;
6197 reg_e9c = reg_ebc = priv->rege9c = priv->regebc = 0x0;
6198 }
6199
6200 if (reg_e94 && candidate >= 0)
6201 rtl8xxxu_fill_iqk_matrix_a(priv, path_a_ok, result,
6202 candidate, (reg_ea4 == 0));
6203
6204 if (priv->tx_paths > 1 && reg_eb4)
6205 rtl8xxxu_fill_iqk_matrix_b(priv, path_b_ok, result,
6206 candidate, (reg_ec4 == 0));
6207
6208 rtl8xxxu_save_regs(priv, rtl8723au_iqk_phy_iq_bb_reg,
6209 priv->bb_recovery_backup, RTL8XXXU_BB_REGS);
c7a5a190
JS		 6210
6211 rtl8xxxu_prepare_calibrate(priv, 0);
26f1fad2
JS		 6212}
6213
e1547c53
JS		 6214static void rtl8723bu_phy_iq_calibrate(struct rtl8xxxu_priv *priv)
6215{
6216 struct device *dev = &priv->udev->dev;
6217 int result[4][8]; /* last is final result */
6218 int i, candidate;
6219 bool path_a_ok, path_b_ok;
6220 u32 reg_e94, reg_e9c, reg_ea4, reg_eac;
6221 u32 reg_eb4, reg_ebc, reg_ec4, reg_ecc;
6222 u32 val32, bt_control;
6223 s32 reg_tmp = 0;
6224 bool simu;
6225
6226 rtl8xxxu_prepare_calibrate(priv, 1);
6227
6228 memset(result, 0, sizeof(result));
6229 candidate = -1;
6230
6231 path_a_ok = false;
6232 path_b_ok = false;
6233
6234 bt_control = rtl8xxxu_read32(priv, REG_BT_CONTROL_8723BU);
6235
6236 for (i = 0; i < 3; i++) {
6237 rtl8723bu_phy_iqcalibrate(priv, result, i);
6238
6239 if (i == 1) {
6240 simu = rtl8723bu_simularity_compare(priv, result, 0, 1);
6241 if (simu) {
6242 candidate = 0;
6243 break;
6244 }
6245 }
6246
6247 if (i == 2) {
6248 simu = rtl8723bu_simularity_compare(priv, result, 0, 2);
6249 if (simu) {
6250 candidate = 0;
6251 break;
6252 }
6253
6254 simu = rtl8723bu_simularity_compare(priv, result, 1, 2);
6255 if (simu) {
6256 candidate = 1;
6257 } else {
6258 for (i = 0; i < 8; i++)
6259 reg_tmp += result[3][i];
6260
6261 if (reg_tmp)
6262 candidate = 3;
6263 else
6264 candidate = -1;
6265 }
6266 }
6267 }
6268
6269 for (i = 0; i < 4; i++) {
6270 reg_e94 = result[i][0];
6271 reg_e9c = result[i][1];
6272 reg_ea4 = result[i][2];
6273 reg_eac = result[i][3];
6274 reg_eb4 = result[i][4];
6275 reg_ebc = result[i][5];
6276 reg_ec4 = result[i][6];
6277 reg_ecc = result[i][7];
6278 }
6279
6280 if (candidate >= 0) {
6281 reg_e94 = result[candidate][0];
6282 priv->rege94 = reg_e94;
6283 reg_e9c = result[candidate][1];
6284 priv->rege9c = reg_e9c;
6285 reg_ea4 = result[candidate][2];
6286 reg_eac = result[candidate][3];
6287 reg_eb4 = result[candidate][4];
6288 priv->regeb4 = reg_eb4;
6289 reg_ebc = result[candidate][5];
6290 priv->regebc = reg_ebc;
6291 reg_ec4 = result[candidate][6];
6292 reg_ecc = result[candidate][7];
6293 dev_dbg(dev, "%s: candidate is %x\n", __func__, candidate);
6294 dev_dbg(dev,
6295 "%s: e94 =%x e9c=%x ea4=%x eac=%x eb4=%x ebc=%x ec4=%x "
6296 "ecc=%x\n ", __func__, reg_e94, reg_e9c,
6297 reg_ea4, reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc);
6298 path_a_ok = true;
6299 path_b_ok = true;
6300 } else {
6301 reg_e94 = reg_eb4 = priv->rege94 = priv->regeb4 = 0x100;
6302 reg_e9c = reg_ebc = priv->rege9c = priv->regebc = 0x0;
6303 }
6304
6305 if (reg_e94 && candidate >= 0)
6306 rtl8xxxu_fill_iqk_matrix_a(priv, path_a_ok, result,
6307 candidate, (reg_ea4 == 0));
6308
6309 if (priv->tx_paths > 1 && reg_eb4)
6310 rtl8xxxu_fill_iqk_matrix_b(priv, path_b_ok, result,
6311 candidate, (reg_ec4 == 0));
6312
6313 rtl8xxxu_save_regs(priv, rtl8723au_iqk_phy_iq_bb_reg,
6314 priv->bb_recovery_backup, RTL8XXXU_BB_REGS);
6315
6316 rtl8xxxu_write32(priv, REG_BT_CONTROL_8723BU, bt_control);
6317
6318 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);
6319 val32 |= 0x80000;
6320 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);
6321 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x18000);
6322 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0001f);
6323 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xe6177);
6324 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED);
6325 val32 |= 0x20;
6326 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_ED, val32);
6327 rtl8xxxu_write_rfreg(priv, RF_A, 0x43, 0x300bd);
6328
15f9dc99
JS		 6329 if (priv->rf_paths > 1)
6330 dev_dbg(dev, "%s: 8723BU 2T not supported\n", __func__);
6331
e1547c53
JS		 6332 rtl8xxxu_prepare_calibrate(priv, 0);
6333}
6334
f991f4e9
JS		 6335static void rtl8192eu_phy_iq_calibrate(struct rtl8xxxu_priv *priv)
6336{
6337 struct device *dev = &priv->udev->dev;
6338 int result[4][8]; /* last is final result */
6339 int i, candidate;
6340 bool path_a_ok, path_b_ok;
6341 u32 reg_e94, reg_e9c, reg_ea4, reg_eac;
6342 u32 reg_eb4, reg_ebc, reg_ec4, reg_ecc;
6343 bool simu;
6344
6345 memset(result, 0, sizeof(result));
6346 candidate = -1;
6347
6348 path_a_ok = false;
6349 path_b_ok = false;
6350
6351 for (i = 0; i < 3; i++) {
6352 rtl8192eu_phy_iqcalibrate(priv, result, i);
6353
6354 if (i == 1) {
6355 simu = rtl8723bu_simularity_compare(priv, result, 0, 1);
6356 if (simu) {
6357 candidate = 0;
6358 break;
6359 }
6360 }
6361
6362 if (i == 2) {
6363 simu = rtl8723bu_simularity_compare(priv, result, 0, 2);
6364 if (simu) {
6365 candidate = 0;
6366 break;
6367 }
6368
6369 simu = rtl8723bu_simularity_compare(priv, result, 1, 2);
6370 if (simu)
6371 candidate = 1;
6372 else
6373 candidate = 3;
6374 }
6375 }
6376
6377 for (i = 0; i < 4; i++) {
6378 reg_e94 = result[i][0];
6379 reg_e9c = result[i][1];
6380 reg_ea4 = result[i][2];
6381 reg_eac = result[i][3];
6382 reg_eb4 = result[i][4];
6383 reg_ebc = result[i][5];
6384 reg_ec4 = result[i][6];
6385 reg_ecc = result[i][7];
6386 }
6387
6388 if (candidate >= 0) {
6389 reg_e94 = result[candidate][0];
6390 priv->rege94 = reg_e94;
6391 reg_e9c = result[candidate][1];
6392 priv->rege9c = reg_e9c;
6393 reg_ea4 = result[candidate][2];
6394 reg_eac = result[candidate][3];
6395 reg_eb4 = result[candidate][4];
6396 priv->regeb4 = reg_eb4;
6397 reg_ebc = result[candidate][5];
6398 priv->regebc = reg_ebc;
6399 reg_ec4 = result[candidate][6];
6400 reg_ecc = result[candidate][7];
6401 dev_dbg(dev, "%s: candidate is %x\n", __func__, candidate);
6402 dev_dbg(dev,
6403 "%s: e94 =%x e9c=%x ea4=%x eac=%x eb4=%x ebc=%x ec4=%x "
6404 "ecc=%x\n ", __func__, reg_e94, reg_e9c,
6405 reg_ea4, reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc);
6406 path_a_ok = true;
6407 path_b_ok = true;
6408 } else {
6409 reg_e94 = reg_eb4 = priv->rege94 = priv->regeb4 = 0x100;
6410 reg_e9c = reg_ebc = priv->rege9c = priv->regebc = 0x0;
6411 }
6412
6413 if (reg_e94 && candidate >= 0)
6414 rtl8xxxu_fill_iqk_matrix_a(priv, path_a_ok, result,
6415 candidate, (reg_ea4 == 0));
6416
6417 if (priv->rf_paths > 1)
6418 rtl8xxxu_fill_iqk_matrix_b(priv, path_b_ok, result,
6419 candidate, (reg_ec4 == 0));
6420
6421 rtl8xxxu_save_regs(priv, rtl8723au_iqk_phy_iq_bb_reg,
6422 priv->bb_recovery_backup, RTL8XXXU_BB_REGS);
6423}
6424
26f1fad2
JS		 6425static void rtl8723a_phy_lc_calibrate(struct rtl8xxxu_priv *priv)
6426{
6427 u32 val32;
6428 u32 rf_amode, rf_bmode = 0, lstf;
6429
6430 /* Check continuous TX and Packet TX */
6431 lstf = rtl8xxxu_read32(priv, REG_OFDM1_LSTF);
6432
6433 if (lstf & OFDM_LSTF_MASK) {
6434 /* Disable all continuous TX */
6435 val32 = lstf & ~OFDM_LSTF_MASK;
6436 rtl8xxxu_write32(priv, REG_OFDM1_LSTF, val32);
6437
6438 /* Read original RF mode Path A */
6439 rf_amode = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_AC);
6440
6441 /* Set RF mode to standby Path A */
6442 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC,
6443 (rf_amode & 0x8ffff) | 0x10000);
6444
6445 /* Path-B */
6446 if (priv->tx_paths > 1) {
6447 rf_bmode = rtl8xxxu_read_rfreg(priv, RF_B,
6448 RF6052_REG_AC);
6449
6450 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_AC,
6451 (rf_bmode & 0x8ffff) | 0x10000);
6452 }
6453 } else {
6454 /* Deal with Packet TX case */
6455 /* block all queues */
6456 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff);
6457 }
6458
6459 /* Start LC calibration */
0d698dec
JS		 6460 if (priv->fops->has_s0s1)
6461 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_S0S1, 0xdfbe0);
26f1fad2
JS		 6462 val32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_MODE_AG);
6463 val32 |= 0x08000;
6464 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_MODE_AG, val32);
6465
6466 msleep(100);
6467
0d698dec
JS		 6468 if (priv->fops->has_s0s1)
6469 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_S0S1, 0xdffe0);
6470
26f1fad2
JS		 6471 /* Restore original parameters */
6472 if (lstf & OFDM_LSTF_MASK) {
6473 /* Path-A */
6474 rtl8xxxu_write32(priv, REG_OFDM1_LSTF, lstf);
6475 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC, rf_amode);
6476
6477 /* Path-B */
6478 if (priv->tx_paths > 1)
6479 rtl8xxxu_write_rfreg(priv, RF_B, RF6052_REG_AC,
6480 rf_bmode);
6481 } else /* Deal with Packet TX case */
6482 rtl8xxxu_write8(priv, REG_TXPAUSE, 0x00);
6483}
6484
6485static int rtl8xxxu_set_mac(struct rtl8xxxu_priv *priv)
6486{
6487 int i;
6488 u16 reg;
6489
6490 reg = REG_MACID;
6491
6492 for (i = 0; i < ETH_ALEN; i++)
6493 rtl8xxxu_write8(priv, reg + i, priv->mac_addr[i]);
6494
6495 return 0;
6496}
6497
6498static int rtl8xxxu_set_bssid(struct rtl8xxxu_priv *priv, const u8 *bssid)
6499{
6500 int i;
6501 u16 reg;
6502
6503 dev_dbg(&priv->udev->dev, "%s: (%pM)\n", __func__, bssid);
6504
6505 reg = REG_BSSID;
6506
6507 for (i = 0; i < ETH_ALEN; i++)
6508 rtl8xxxu_write8(priv, reg + i, bssid[i]);
6509
6510 return 0;
6511}
6512
6513static void
6514rtl8xxxu_set_ampdu_factor(struct rtl8xxxu_priv *priv, u8 ampdu_factor)
6515{
6516 u8 vals[4] = { 0x41, 0xa8, 0x72, 0xb9 };
6517 u8 max_agg = 0xf;
6518 int i;
6519
6520 ampdu_factor = 1 << (ampdu_factor + 2);
6521 if (ampdu_factor > max_agg)
6522 ampdu_factor = max_agg;
6523
6524 for (i = 0; i < 4; i++) {
6525 if ((vals[i] & 0xf0) > (ampdu_factor << 4))
6526 vals[i] = (vals[i] & 0x0f) | (ampdu_factor << 4);
6527
6528 if ((vals[i] & 0x0f) > ampdu_factor)
6529 vals[i] = (vals[i] & 0xf0) | ampdu_factor;
6530
6531 rtl8xxxu_write8(priv, REG_AGGLEN_LMT + i, vals[i]);
6532 }
6533}
6534
6535static void rtl8xxxu_set_ampdu_min_space(struct rtl8xxxu_priv *priv, u8 density)
6536{
6537 u8 val8;
6538
6539 val8 = rtl8xxxu_read8(priv, REG_AMPDU_MIN_SPACE);
6540 val8 &= 0xf8;
6541 val8 |= density;
6542 rtl8xxxu_write8(priv, REG_AMPDU_MIN_SPACE, val8);
6543}
6544
6545static int rtl8xxxu_active_to_emu(struct rtl8xxxu_priv *priv)
6546{
6547 u8 val8;
37ba4b62 6548 int count, ret = 0;
26f1fad2
JS		 6549
6550 /* Start of rtl8723AU_card_enable_flow */
6551 /* Act to Cardemu sequence*/
6552 /* Turn off RF */
6553 rtl8xxxu_write8(priv, REG_RF_CTRL, 0);
6554
6555 /* 0x004E[7] = 0, switch DPDT_SEL_P output from register 0x0065[2] */
6556 val8 = rtl8xxxu_read8(priv, REG_LEDCFG2);
6557 val8 &= ~LEDCFG2_DPDT_SELECT;
6558 rtl8xxxu_write8(priv, REG_LEDCFG2, val8);
6559
6560 /* 0x0005[1] = 1 turn off MAC by HW state machine*/
6561 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6562 val8 |= BIT(1);
6563 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6564
6565 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6566 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6567 if ((val8 & BIT(1)) == 0)
6568 break;
6569 udelay(10);
6570 }
6571
6572 if (!count) {
6573 dev_warn(&priv->udev->dev, "%s: Disabling MAC timed out\n",
6574 __func__);
6575 ret = -EBUSY;
6576 goto exit;
6577 }
6578
6579 /* 0x0000[5] = 1 analog Ips to digital, 1:isolation */
6580 val8 = rtl8xxxu_read8(priv, REG_SYS_ISO_CTRL);
6581 val8 |= SYS_ISO_ANALOG_IPS;
6582 rtl8xxxu_write8(priv, REG_SYS_ISO_CTRL, val8);
6583
6584 /* 0x0020[0] = 0 disable LDOA12 MACRO block*/
6585 val8 = rtl8xxxu_read8(priv, REG_LDOA15_CTRL);
6586 val8 &= ~LDOA15_ENABLE;
6587 rtl8xxxu_write8(priv, REG_LDOA15_CTRL, val8);
6588
6589exit:
6590 return ret;
6591}
6592
fe37d5f6
JS		 6593static int rtl8723bu_active_to_emu(struct rtl8xxxu_priv *priv)
6594{
6595 u8 val8;
6596 u16 val16;
6597 u32 val32;
37ba4b62 6598 int count, ret = 0;
fe37d5f6
JS		 6599
6600 /* Turn off RF */
6601 rtl8xxxu_write8(priv, REG_RF_CTRL, 0);
6602
6603 /* Enable rising edge triggering interrupt */
6604 val16 = rtl8xxxu_read16(priv, REG_GPIO_INTM);
6605 val16 &= ~GPIO_INTM_EDGE_TRIG_IRQ;
6606 rtl8xxxu_write16(priv, REG_GPIO_INTM, val16);
6607
6608 /* Release WLON reset 0x04[16]= 1*/
8e254960 6609 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
fe37d5f6 6610 val32 |= APS_FSMCO_WLON_RESET;
8e254960 6611 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
fe37d5f6
JS		 6612
6613 /* 0x0005[1] = 1 turn off MAC by HW state machine*/
6614 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6615 val8 |= BIT(1);
6616 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6617
6618 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6619 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6620 if ((val8 & BIT(1)) == 0)
6621 break;
6622 udelay(10);
6623 }
6624
6625 if (!count) {
6626 dev_warn(&priv->udev->dev, "%s: Disabling MAC timed out\n",
6627 __func__);
6628 ret = -EBUSY;
6629 goto exit;
6630 }
6631
6632 /* Enable BT control XTAL setting */
6633 val8 = rtl8xxxu_read8(priv, REG_AFE_MISC);
6634 val8 &= ~AFE_MISC_WL_XTAL_CTRL;
6635 rtl8xxxu_write8(priv, REG_AFE_MISC, val8);
6636
6637 /* 0x0000[5] = 1 analog Ips to digital, 1:isolation */
6638 val8 = rtl8xxxu_read8(priv, REG_SYS_ISO_CTRL);
6639 val8 |= SYS_ISO_ANALOG_IPS;
6640 rtl8xxxu_write8(priv, REG_SYS_ISO_CTRL, val8);
6641
6642 /* 0x0020[0] = 0 disable LDOA12 MACRO block*/
6643 val8 = rtl8xxxu_read8(priv, REG_LDOA15_CTRL);
6644 val8 &= ~LDOA15_ENABLE;
6645 rtl8xxxu_write8(priv, REG_LDOA15_CTRL, val8);
6646
6647exit:
6648 return ret;
6649}
6650
26f1fad2
JS		 6651static int rtl8xxxu_active_to_lps(struct rtl8xxxu_priv *priv)
6652{
6653 u8 val8;
6654 u8 val32;
37ba4b62 6655 int count, ret = 0;
26f1fad2
JS		 6656
6657 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff);
6658
6659 /*
6660 * Poll - wait for RX packet to complete
6661 */
6662 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6663 val32 = rtl8xxxu_read32(priv, 0x5f8);
6664 if (!val32)
6665 break;
6666 udelay(10);
6667 }
6668
6669 if (!count) {
6670 dev_warn(&priv->udev->dev,
6671 "%s: RX poll timed out (0x05f8)\n", __func__);
6672 ret = -EBUSY;
6673 goto exit;
6674 }
6675
6676 /* Disable CCK and OFDM, clock gated */
6677 val8 = rtl8xxxu_read8(priv, REG_SYS_FUNC);
6678 val8 &= ~SYS_FUNC_BBRSTB;
6679 rtl8xxxu_write8(priv, REG_SYS_FUNC, val8);
6680
6681 udelay(2);
6682
6683 /* Reset baseband */
6684 val8 = rtl8xxxu_read8(priv, REG_SYS_FUNC);
6685 val8 &= ~SYS_FUNC_BB_GLB_RSTN;
6686 rtl8xxxu_write8(priv, REG_SYS_FUNC, val8);
6687
6688 /* Reset MAC TRX */
6689 val8 = rtl8xxxu_read8(priv, REG_CR);
6690 val8 = CR_HCI_TXDMA_ENABLE | CR_HCI_RXDMA_ENABLE;
6691 rtl8xxxu_write8(priv, REG_CR, val8);
6692
6693 /* Reset MAC TRX */
6694 val8 = rtl8xxxu_read8(priv, REG_CR + 1);
6695 val8 &= ~BIT(1); /* CR_SECURITY_ENABLE */
6696 rtl8xxxu_write8(priv, REG_CR + 1, val8);
6697
6698 /* Respond TX OK to scheduler */
6699 val8 = rtl8xxxu_read8(priv, REG_DUAL_TSF_RST);
6700 val8 |= DUAL_TSF_TX_OK;
6701 rtl8xxxu_write8(priv, REG_DUAL_TSF_RST, val8);
6702
6703exit:
6704 return ret;
6705}
6706
c05a9dbf 6707static void rtl8723a_disabled_to_emu(struct rtl8xxxu_priv *priv)
26f1fad2
JS		 6708{
6709 u8 val8;
6710
6711 /* Clear suspend enable and power down enable*/
6712 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6713 val8 &= ~(BIT(3) | BIT(7));
6714 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6715
6716 /* 0x48[16] = 0 to disable GPIO9 as EXT WAKEUP*/
6717 val8 = rtl8xxxu_read8(priv, REG_GPIO_INTM + 2);
6718 val8 &= ~BIT(0);
6719 rtl8xxxu_write8(priv, REG_GPIO_INTM + 2, val8);
6720
6721 /* 0x04[12:11] = 11 enable WL suspend*/
6722 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6723 val8 &= ~(BIT(3) | BIT(4));
6724 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6725}
6726
c05a9dbf
JS		 6727static void rtl8192e_disabled_to_emu(struct rtl8xxxu_priv *priv)
6728{
6729 u8 val8;
6730
6731 /* Clear suspend enable and power down enable*/
6732 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6733 val8 &= ~(BIT(3) | BIT(4));
6734 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6735}
6736
6737static int rtl8192e_emu_to_active(struct rtl8xxxu_priv *priv)
6738{
6739 u8 val8;
6740 u32 val32;
6741 int count, ret = 0;
6742
6743 /* disable HWPDN 0x04[15]=0*/
6744 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6745 val8 &= ~BIT(7);
6746 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6747
6748 /* disable SW LPS 0x04[10]= 0 */
6749 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6750 val8 &= ~BIT(2);
6751 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6752
6753 /* disable WL suspend*/
6754 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6755 val8 &= ~(BIT(3) | BIT(4));
6756 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6757
6758 /* wait till 0x04[17] = 1 power ready*/
6759 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6760 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6761 if (val32 & BIT(17))
6762 break;
6763
6764 udelay(10);
6765 }
6766
6767 if (!count) {
6768 ret = -EBUSY;
6769 goto exit;
6770 }
6771
6772 /* We should be able to optimize the following three entries into one */
6773
6774 /* release WLON reset 0x04[16]= 1*/
6775 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 2);
6776 val8 |= BIT(0);
6777 rtl8xxxu_write8(priv, REG_APS_FSMCO + 2, val8);
6778
6779 /* set, then poll until 0 */
6780 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6781 val32 |= APS_FSMCO_MAC_ENABLE;
6782 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
6783
6784 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6785 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6786 if ((val32 & APS_FSMCO_MAC_ENABLE) == 0) {
6787 ret = 0;
6788 break;
6789 }
6790 udelay(10);
6791 }
6792
6793 if (!count) {
6794 ret = -EBUSY;
6795 goto exit;
6796 }
6797
6798exit:
6799 return ret;
6800}
6801
6802static int rtl8723a_emu_to_active(struct rtl8xxxu_priv *priv)
26f1fad2
JS		 6803{
6804 u8 val8;
6805 u32 val32;
6806 int count, ret = 0;
6807
6808 /* 0x20[0] = 1 enable LDOA12 MACRO block for all interface*/
6809 val8 = rtl8xxxu_read8(priv, REG_LDOA15_CTRL);
6810 val8 |= LDOA15_ENABLE;
6811 rtl8xxxu_write8(priv, REG_LDOA15_CTRL, val8);
6812
6813 /* 0x67[0] = 0 to disable BT_GPS_SEL pins*/
6814 val8 = rtl8xxxu_read8(priv, 0x0067);
6815 val8 &= ~BIT(4);
6816 rtl8xxxu_write8(priv, 0x0067, val8);
6817
6818 mdelay(1);
6819
6820 /* 0x00[5] = 0 release analog Ips to digital, 1:isolation */
6821 val8 = rtl8xxxu_read8(priv, REG_SYS_ISO_CTRL);
6822 val8 &= ~SYS_ISO_ANALOG_IPS;
6823 rtl8xxxu_write8(priv, REG_SYS_ISO_CTRL, val8);
6824
6825 /* disable SW LPS 0x04[10]= 0 */
6826 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6827 val8 &= ~BIT(2);
6828 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6829
6830 /* wait till 0x04[17] = 1 power ready*/
6831 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6832 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6833 if (val32 & BIT(17))
6834 break;
6835
6836 udelay(10);
6837 }
6838
6839 if (!count) {
6840 ret = -EBUSY;
6841 goto exit;
6842 }
6843
6844 /* We should be able to optimize the following three entries into one */
6845
6846 /* release WLON reset 0x04[16]= 1*/
6847 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 2);
6848 val8 |= BIT(0);
6849 rtl8xxxu_write8(priv, REG_APS_FSMCO + 2, val8);
6850
6851 /* disable HWPDN 0x04[15]= 0*/
6852 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6853 val8 &= ~BIT(7);
6854 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6855
6856 /* disable WL suspend*/
6857 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
6858 val8 &= ~(BIT(3) | BIT(4));
6859 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
6860
6861 /* set, then poll until 0 */
6862 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6863 val32 |= APS_FSMCO_MAC_ENABLE;
6864 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
6865
6866 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6867 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6868 if ((val32 & APS_FSMCO_MAC_ENABLE) == 0) {
6869 ret = 0;
6870 break;
6871 }
6872 udelay(10);
6873 }
6874
6875 if (!count) {
6876 ret = -EBUSY;
6877 goto exit;
6878 }
6879
6880 /* 0x4C[23] = 0x4E[7] = 1, switch DPDT_SEL_P output from WL BB */
6881 /*
6882 * Note: Vendor driver actually clears this bit, despite the
6883 * documentation claims it's being set!
6884 */
6885 val8 = rtl8xxxu_read8(priv, REG_LEDCFG2);
6886 val8 |= LEDCFG2_DPDT_SELECT;
6887 val8 &= ~LEDCFG2_DPDT_SELECT;
6888 rtl8xxxu_write8(priv, REG_LEDCFG2, val8);
6889
6890exit:
6891 return ret;
6892}
6893
42836db1
JS		 6894static int rtl8723b_emu_to_active(struct rtl8xxxu_priv *priv)
6895{
6896 u8 val8;
6897 u32 val32;
6898 int count, ret = 0;
6899
6900 /* 0x20[0] = 1 enable LDOA12 MACRO block for all interface */
6901 val8 = rtl8xxxu_read8(priv, REG_LDOA15_CTRL);
6902 val8 |= LDOA15_ENABLE;
6903 rtl8xxxu_write8(priv, REG_LDOA15_CTRL, val8);
6904
6905 /* 0x67[0] = 0 to disable BT_GPS_SEL pins*/
6906 val8 = rtl8xxxu_read8(priv, 0x0067);
6907 val8 &= ~BIT(4);
6908 rtl8xxxu_write8(priv, 0x0067, val8);
6909
6910 mdelay(1);
6911
6912 /* 0x00[5] = 0 release analog Ips to digital, 1:isolation */
6913 val8 = rtl8xxxu_read8(priv, REG_SYS_ISO_CTRL);
6914 val8 &= ~SYS_ISO_ANALOG_IPS;
6915 rtl8xxxu_write8(priv, REG_SYS_ISO_CTRL, val8);
6916
6917 /* Disable SW LPS 0x04[10]= 0 */
6918 val32 = rtl8xxxu_read8(priv, REG_APS_FSMCO);
6919 val32 &= ~APS_FSMCO_SW_LPS;
6920 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
6921
6922 /* Wait until 0x04[17] = 1 power ready */
6923 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6924 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6925 if (val32 & BIT(17))
6926 break;
6927
6928 udelay(10);
6929 }
6930
6931 if (!count) {
6932 ret = -EBUSY;
6933 goto exit;
6934 }
6935
6936 /* We should be able to optimize the following three entries into one */
6937
6938 /* Release WLON reset 0x04[16]= 1*/
6939 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6940 val32 |= APS_FSMCO_WLON_RESET;
6941 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
6942
6943 /* Disable HWPDN 0x04[15]= 0*/
6944 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6945 val32 &= ~APS_FSMCO_HW_POWERDOWN;
6946 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
6947
6948 /* Disable WL suspend*/
6949 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6950 val32 &= ~(APS_FSMCO_HW_SUSPEND | APS_FSMCO_PCIE);
6951 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
6952
6953 /* Set, then poll until 0 */
6954 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6955 val32 |= APS_FSMCO_MAC_ENABLE;
6956 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32);
6957
6958 for (count = RTL8XXXU_MAX_REG_POLL; count; count--) {
6959 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);
6960 if ((val32 & APS_FSMCO_MAC_ENABLE) == 0) {
6961 ret = 0;
6962 break;
6963 }
6964 udelay(10);
6965 }
6966
6967 if (!count) {
6968 ret = -EBUSY;
6969 goto exit;
6970 }
6971
6972 /* Enable WL control XTAL setting */
6973 val8 = rtl8xxxu_read8(priv, REG_AFE_MISC);
6974 val8 |= AFE_MISC_WL_XTAL_CTRL;
6975 rtl8xxxu_write8(priv, REG_AFE_MISC, val8);
6976
6977 /* Enable falling edge triggering interrupt */
6978 val8 = rtl8xxxu_read8(priv, REG_GPIO_INTM + 1);
6979 val8 |= BIT(1);
6980 rtl8xxxu_write8(priv, REG_GPIO_INTM + 1, val8);
6981
6982 /* Enable GPIO9 interrupt mode */
6983 val8 = rtl8xxxu_read8(priv, REG_GPIO_IO_SEL_2 + 1);
6984 val8 |= BIT(1);
6985 rtl8xxxu_write8(priv, REG_GPIO_IO_SEL_2 + 1, val8);
6986
6987 /* Enable GPIO9 input mode */
6988 val8 = rtl8xxxu_read8(priv, REG_GPIO_IO_SEL_2);
6989 val8 &= ~BIT(1);
6990 rtl8xxxu_write8(priv, REG_GPIO_IO_SEL_2, val8);
6991
6992 /* Enable HSISR GPIO[C:0] interrupt */
6993 val8 = rtl8xxxu_read8(priv, REG_HSIMR);
6994 val8 |= BIT(0);
6995 rtl8xxxu_write8(priv, REG_HSIMR, val8);
6996
6997 /* Enable HSISR GPIO9 interrupt */
6998 val8 = rtl8xxxu_read8(priv, REG_HSIMR + 2);
6999 val8 |= BIT(1);
7000 rtl8xxxu_write8(priv, REG_HSIMR + 2, val8);
7001
7002 val8 = rtl8xxxu_read8(priv, REG_MULTI_FUNC_CTRL);
7003 val8 |= MULTI_WIFI_HW_ROF_EN;
7004 rtl8xxxu_write8(priv, REG_MULTI_FUNC_CTRL, val8);
7005
7006 /* For GPIO9 internal pull high setting BIT(14) */
7007 val8 = rtl8xxxu_read8(priv, REG_MULTI_FUNC_CTRL + 1);
7008 val8 |= BIT(6);
7009 rtl8xxxu_write8(priv, REG_MULTI_FUNC_CTRL + 1, val8);
7010
7011exit:
7012 return ret;
7013}
7014
26f1fad2
JS		 7015static int rtl8xxxu_emu_to_disabled(struct rtl8xxxu_priv *priv)
7016{
7017 u8 val8;
7018
7019 /* 0x0007[7:0] = 0x20 SOP option to disable BG/MB */
7020 rtl8xxxu_write8(priv, REG_APS_FSMCO + 3, 0x20);
7021
7022 /* 0x04[12:11] = 01 enable WL suspend */
7023 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
7024 val8 &= ~BIT(4);
7025 val8 |= BIT(3);
7026 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
7027
7028 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
7029 val8 |= BIT(7);
7030 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
7031
7032 /* 0x48[16] = 1 to enable GPIO9 as EXT wakeup */
7033 val8 = rtl8xxxu_read8(priv, REG_GPIO_INTM + 2);
7034 val8 |= BIT(0);
7035 rtl8xxxu_write8(priv, REG_GPIO_INTM + 2, val8);
7036
7037 return 0;
7038}
7039
430b454c
JS		 7040static int rtl8xxxu_flush_fifo(struct rtl8xxxu_priv *priv)
7041{
145428ec 7042 struct device *dev = &priv->udev->dev;
430b454c
JS		 7043 u32 val32;
7044 int retry, retval;
7045
7046 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff);
7047
7048 val32 = rtl8xxxu_read32(priv, REG_RXPKT_NUM);
7049 val32 |= RXPKT_NUM_RW_RELEASE_EN;
7050 rtl8xxxu_write32(priv, REG_RXPKT_NUM, val32);
7051
7052 retry = 100;
7053 retval = -EBUSY;
7054
7055 do {
7056 val32 = rtl8xxxu_read32(priv, REG_RXPKT_NUM);
7057 if (val32 & RXPKT_NUM_RXDMA_IDLE) {
7058 retval = 0;
7059 break;
7060 }
7061 } while (retry--);
7062
7063 rtl8xxxu_write16(priv, REG_RQPN_NPQ, 0);
7064 rtl8xxxu_write32(priv, REG_RQPN, 0x80000000);
7065 mdelay(2);
145428ec
JS		 7066
7067 if (!retry)
7068 dev_warn(dev, "Failed to flush FIFO\n");
430b454c
JS		 7069
7070 return retval;
7071}
7072
747bf237
JS		 7073static void rtl8xxxu_gen1_usb_quirks(struct rtl8xxxu_priv *priv)
7074{
7075 /* Fix USB interface interference issue */
7076 rtl8xxxu_write8(priv, 0xfe40, 0xe0);
7077 rtl8xxxu_write8(priv, 0xfe41, 0x8d);
7078 rtl8xxxu_write8(priv, 0xfe42, 0x80);
7079 /*
7080 * This sets TXDMA_OFFSET_DROP_DATA_EN (bit 9) as well as bits
7081 * 8 and 5, for which I have found no documentation.
7082 */
7083 rtl8xxxu_write32(priv, REG_TXDMA_OFFSET_CHK, 0xfd0320);
7084
7085 /*
7086 * Solve too many protocol error on USB bus.
7087 * Can't do this for 8188/8192 UMC A cut parts
7088 */
7089 if (!(!priv->chip_cut && priv->vendor_umc)) {
7090 rtl8xxxu_write8(priv, 0xfe40, 0xe6);
7091 rtl8xxxu_write8(priv, 0xfe41, 0x94);
7092 rtl8xxxu_write8(priv, 0xfe42, 0x80);
7093
7094 rtl8xxxu_write8(priv, 0xfe40, 0xe0);
7095 rtl8xxxu_write8(priv, 0xfe41, 0x19);
7096 rtl8xxxu_write8(priv, 0xfe42, 0x80);
7097
7098 rtl8xxxu_write8(priv, 0xfe40, 0xe5);
7099 rtl8xxxu_write8(priv, 0xfe41, 0x91);
7100 rtl8xxxu_write8(priv, 0xfe42, 0x80);
7101
7102 rtl8xxxu_write8(priv, 0xfe40, 0xe2);
7103 rtl8xxxu_write8(priv, 0xfe41, 0x81);
7104 rtl8xxxu_write8(priv, 0xfe42, 0x80);
7105 }
7106}
7107
7108static void rtl8xxxu_gen2_usb_quirks(struct rtl8xxxu_priv *priv)
7109{
7110 u32 val32;
7111
7112 val32 = rtl8xxxu_read32(priv, REG_TXDMA_OFFSET_CHK);
7113 val32 |= TXDMA_OFFSET_DROP_DATA_EN;
7114 rtl8xxxu_write32(priv, REG_TXDMA_OFFSET_CHK, val32);
7115}
7116
26f1fad2
JS		 7117static int rtl8723au_power_on(struct rtl8xxxu_priv *priv)
7118{
7119 u8 val8;
7120 u16 val16;
7121 u32 val32;
7122 int ret;
7123
7124 /*
7125 * RSV_CTRL 0x001C[7:0] = 0x00, unlock ISO/CLK/Power control register
7126 */
7127 rtl8xxxu_write8(priv, REG_RSV_CTRL, 0x0);
7128
c05a9dbf 7129 rtl8723a_disabled_to_emu(priv);
26f1fad2 7130
c05a9dbf 7131 ret = rtl8723a_emu_to_active(priv);
26f1fad2
JS		 7132 if (ret)
7133 goto exit;
7134
7135 /*
7136 * 0x0004[19] = 1, reset 8051
7137 */
7138 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 2);
7139 val8 |= BIT(3);
7140 rtl8xxxu_write8(priv, REG_APS_FSMCO + 2, val8);
7141
7142 /*
7143 * Enable MAC DMA/WMAC/SCHEDULE/SEC block
7144 * Set CR bit10 to enable 32k calibration.
7145 */
7146 val16 = rtl8xxxu_read16(priv, REG_CR);
7147 val16 |= (CR_HCI_TXDMA_ENABLE | CR_HCI_RXDMA_ENABLE |
7148 CR_TXDMA_ENABLE | CR_RXDMA_ENABLE |
7149 CR_PROTOCOL_ENABLE | CR_SCHEDULE_ENABLE |
7150 CR_MAC_TX_ENABLE | CR_MAC_RX_ENABLE |
7151 CR_SECURITY_ENABLE | CR_CALTIMER_ENABLE);
7152 rtl8xxxu_write16(priv, REG_CR, val16);
7153
7154 /* For EFuse PG */
7155 val32 = rtl8xxxu_read32(priv, REG_EFUSE_CTRL);
7156 val32 &= ~(BIT(28) | BIT(29) | BIT(30));
7157 val32 |= (0x06 << 28);
7158 rtl8xxxu_write32(priv, REG_EFUSE_CTRL, val32);
7159exit:
7160 return ret;
7161}
7162
42836db1
JS		 7163static int rtl8723bu_power_on(struct rtl8xxxu_priv *priv)
7164{
7165 u8 val8;
7166 u16 val16;
7167 u32 val32;
7168 int ret;
7169
7170 rtl8723a_disabled_to_emu(priv);
7171
7172 ret = rtl8723b_emu_to_active(priv);
7173 if (ret)
7174 goto exit;
7175
7176 /*
7177 * Enable MAC DMA/WMAC/SCHEDULE/SEC block
7178 * Set CR bit10 to enable 32k calibration.
7179 */
7180 val16 = rtl8xxxu_read16(priv, REG_CR);
7181 val16 |= (CR_HCI_TXDMA_ENABLE | CR_HCI_RXDMA_ENABLE |
7182 CR_TXDMA_ENABLE | CR_RXDMA_ENABLE |
7183 CR_PROTOCOL_ENABLE | CR_SCHEDULE_ENABLE |
7184 CR_MAC_TX_ENABLE | CR_MAC_RX_ENABLE |
7185 CR_SECURITY_ENABLE | CR_CALTIMER_ENABLE);
7186 rtl8xxxu_write16(priv, REG_CR, val16);
7187
7188 /*
7189 * BT coexist power on settings. This is identical for 1 and 2
7190 * antenna parts.
7191 */
7192 rtl8xxxu_write8(priv, REG_PAD_CTRL1 + 3, 0x20);
7193
7194 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
7195 val16 |= SYS_FUNC_BBRSTB | SYS_FUNC_BB_GLB_RSTN;
7196 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
7197
7198 rtl8xxxu_write8(priv, REG_BT_CONTROL_8723BU + 1, 0x18);
7199 rtl8xxxu_write8(priv, REG_WLAN_ACT_CONTROL_8723B, 0x04);
7200 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00);
7201 /* Antenna inverse */
7202 rtl8xxxu_write8(priv, 0xfe08, 0x01);
7203
7204 val16 = rtl8xxxu_read16(priv, REG_PWR_DATA);
7205 val16 |= PWR_DATA_EEPRPAD_RFE_CTRL_EN;
7206 rtl8xxxu_write16(priv, REG_PWR_DATA, val16);
7207
7208 val32 = rtl8xxxu_read32(priv, REG_LEDCFG0);
7209 val32 |= LEDCFG0_DPDT_SELECT;
7210 rtl8xxxu_write32(priv, REG_LEDCFG0, val32);
7211
7212 val8 = rtl8xxxu_read8(priv, REG_PAD_CTRL1);
7213 val8 &= ~PAD_CTRL1_SW_DPDT_SEL_DATA;
7214 rtl8xxxu_write8(priv, REG_PAD_CTRL1, val8);
7215exit:
7216 return ret;
7217}
7218
c0963772
KV		 7219#ifdef CONFIG_RTL8XXXU_UNTESTED
7220
26f1fad2
JS		 7221static int rtl8192cu_power_on(struct rtl8xxxu_priv *priv)
7222{
7223 u8 val8;
7224 u16 val16;
7225 u32 val32;
7226 int i;
7227
7228 for (i = 100; i; i--) {
7229 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO);
7230 if (val8 & APS_FSMCO_PFM_ALDN)
7231 break;
7232 }
7233
7234 if (!i) {
7235 pr_info("%s: Poll failed\n", __func__);
7236 return -ENODEV;
7237 }
7238
7239 /*
7240 * RSV_CTRL 0x001C[7:0] = 0x00, unlock ISO/CLK/Power control register
7241 */
7242 rtl8xxxu_write8(priv, REG_RSV_CTRL, 0x0);
7243 rtl8xxxu_write8(priv, REG_SPS0_CTRL, 0x2b);
7244 udelay(100);
7245
7246 val8 = rtl8xxxu_read8(priv, REG_LDOV12D_CTRL);
7247 if (!(val8 & LDOV12D_ENABLE)) {
7248 pr_info("%s: Enabling LDOV12D (%02x)\n", __func__, val8);
7249 val8 |= LDOV12D_ENABLE;
7250 rtl8xxxu_write8(priv, REG_LDOV12D_CTRL, val8);
7251
7252 udelay(100);
7253
7254 val8 = rtl8xxxu_read8(priv, REG_SYS_ISO_CTRL);
7255 val8 &= ~SYS_ISO_MD2PP;
7256 rtl8xxxu_write8(priv, REG_SYS_ISO_CTRL, val8);
7257 }
7258
7259 /*
7260 * Auto enable WLAN
7261 */
7262 val16 = rtl8xxxu_read16(priv, REG_APS_FSMCO);
7263 val16 |= APS_FSMCO_MAC_ENABLE;
7264 rtl8xxxu_write16(priv, REG_APS_FSMCO, val16);
7265
7266 for (i = 1000; i; i--) {
7267 val16 = rtl8xxxu_read16(priv, REG_APS_FSMCO);
7268 if (!(val16 & APS_FSMCO_MAC_ENABLE))
7269 break;
7270 }
7271 if (!i) {
7272 pr_info("%s: FSMCO_MAC_ENABLE poll failed\n", __func__);
7273 return -EBUSY;
7274 }
7275
7276 /*
7277 * Enable radio, GPIO, LED
7278 */
7279 val16 = APS_FSMCO_HW_SUSPEND | APS_FSMCO_ENABLE_POWERDOWN |
7280 APS_FSMCO_PFM_ALDN;
7281 rtl8xxxu_write16(priv, REG_APS_FSMCO, val16);
7282
7283 /*
7284 * Release RF digital isolation
7285 */
7286 val16 = rtl8xxxu_read16(priv, REG_SYS_ISO_CTRL);
7287 val16 &= ~SYS_ISO_DIOR;
7288 rtl8xxxu_write16(priv, REG_SYS_ISO_CTRL, val16);
7289
7290 val8 = rtl8xxxu_read8(priv, REG_APSD_CTRL);
7291 val8 &= ~APSD_CTRL_OFF;
7292 rtl8xxxu_write8(priv, REG_APSD_CTRL, val8);
7293 for (i = 200; i; i--) {
7294 val8 = rtl8xxxu_read8(priv, REG_APSD_CTRL);
7295 if (!(val8 & APSD_CTRL_OFF_STATUS))
7296 break;
7297 }
7298
7299 if (!i) {
7300 pr_info("%s: APSD_CTRL poll failed\n", __func__);
7301 return -EBUSY;
7302 }
7303
7304 /*
7305 * Enable MAC DMA/WMAC/SCHEDULE/SEC block
7306 */
7307 val16 = rtl8xxxu_read16(priv, REG_CR);
7308 val16 |= CR_HCI_TXDMA_ENABLE | CR_HCI_RXDMA_ENABLE |
7309 CR_TXDMA_ENABLE | CR_RXDMA_ENABLE | CR_PROTOCOL_ENABLE |
7310 CR_SCHEDULE_ENABLE | CR_MAC_TX_ENABLE | CR_MAC_RX_ENABLE;
7311 rtl8xxxu_write16(priv, REG_CR, val16);
7312
b9f9d699
JS		 7313 rtl8xxxu_write8(priv, 0xfe10, 0x19);
7314
26f1fad2
JS		 7315 /*
7316 * Workaround for 8188RU LNA power leakage problem.
7317 */
8d95c808 7318 if (priv->rtl_chip == RTL8188R) {
26f1fad2
JS		 7319 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XCD_RF_PARM);
7320 val32 &= ~BIT(1);
7321 rtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_PARM, val32);
7322 }
7323 return 0;
7324}
7325
c0963772
KV		 7326#endif
7327
28e460b0
JS		 7328/*
7329 * This is needed for 8723bu as well, presumable
7330 */
7331static void rtl8192e_crystal_afe_adjust(struct rtl8xxxu_priv *priv)
7332{
7333 u8 val8;
7334 u32 val32;
7335
7336 /*
7337 * 40Mhz crystal source, MAC 0x28[2]=0
7338 */
7339 val8 = rtl8xxxu_read8(priv, REG_AFE_PLL_CTRL);
7340 val8 &= 0xfb;
7341 rtl8xxxu_write8(priv, REG_AFE_PLL_CTRL, val8);
7342
7343 val32 = rtl8xxxu_read32(priv, REG_AFE_CTRL4);
7344 val32 &= 0xfffffc7f;
7345 rtl8xxxu_write32(priv, REG_AFE_CTRL4, val32);
7346
7347 /*
7348 * 92e AFE parameter
7349 * AFE PLL KVCO selection, MAC 0x28[6]=1
7350 */
7351 val8 = rtl8xxxu_read8(priv, REG_AFE_PLL_CTRL);
7352 val8 &= 0xbf;
7353 rtl8xxxu_write8(priv, REG_AFE_PLL_CTRL, val8);
7354
7355 /*
7356 * AFE PLL KVCO selection, MAC 0x78[21]=0
7357 */
7358 val32 = rtl8xxxu_read32(priv, REG_AFE_CTRL4);
7359 val32 &= 0xffdfffff;
7360 rtl8xxxu_write32(priv, REG_AFE_CTRL4, val32);
7361}
7362
c05a9dbf
JS		 7363static int rtl8192eu_power_on(struct rtl8xxxu_priv *priv)
7364{
7365 u16 val16;
7366 u32 val32;
7367 int ret;
7368
7369 ret = 0;
7370
7371 val32 = rtl8xxxu_read32(priv, REG_SYS_CFG);
7372 if (val32 & SYS_CFG_SPS_LDO_SEL) {
7373 rtl8xxxu_write8(priv, REG_LDO_SW_CTRL, 0xc3);
7374 } else {
7375 /*
7376 * Raise 1.2V voltage
7377 */
7378 val32 = rtl8xxxu_read32(priv, REG_8192E_LDOV12_CTRL);
7379 val32 &= 0xff0fffff;
7380 val32 |= 0x00500000;
7381 rtl8xxxu_write32(priv, REG_8192E_LDOV12_CTRL, val32);
7382 rtl8xxxu_write8(priv, REG_LDO_SW_CTRL, 0x83);
7383 }
7384
28e460b0
JS		 7385 /*
7386 * Adjust AFE before enabling PLL
7387 */
7388 rtl8192e_crystal_afe_adjust(priv);
c05a9dbf
JS		 7389 rtl8192e_disabled_to_emu(priv);
7390
7391 ret = rtl8192e_emu_to_active(priv);
7392 if (ret)
7393 goto exit;
7394
7395 rtl8xxxu_write16(priv, REG_CR, 0x0000);
7396
7397 /*
7398 * Enable MAC DMA/WMAC/SCHEDULE/SEC block
7399 * Set CR bit10 to enable 32k calibration.
7400 */
7401 val16 = rtl8xxxu_read16(priv, REG_CR);
7402 val16 |= (CR_HCI_TXDMA_ENABLE | CR_HCI_RXDMA_ENABLE |
7403 CR_TXDMA_ENABLE | CR_RXDMA_ENABLE |
7404 CR_PROTOCOL_ENABLE | CR_SCHEDULE_ENABLE |
7405 CR_MAC_TX_ENABLE | CR_MAC_RX_ENABLE |
7406 CR_SECURITY_ENABLE | CR_CALTIMER_ENABLE);
7407 rtl8xxxu_write16(priv, REG_CR, val16);
7408
7409exit:
7410 return ret;
7411}
7412
26f1fad2
JS		 7413static void rtl8xxxu_power_off(struct rtl8xxxu_priv *priv)
7414{
7415 u8 val8;
7416 u16 val16;
7417 u32 val32;
7418
7419 /*
7420 * Workaround for 8188RU LNA power leakage problem.
7421 */
8d95c808 7422 if (priv->rtl_chip == RTL8188R) {
26f1fad2
JS		 7423 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XCD_RF_PARM);
7424 val32 |= BIT(1);
7425 rtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_PARM, val32);
7426 }
7427
430b454c
JS		 7428 rtl8xxxu_flush_fifo(priv);
7429
26f1fad2
JS		 7430 rtl8xxxu_active_to_lps(priv);
7431
7432 /* Turn off RF */
7433 rtl8xxxu_write8(priv, REG_RF_CTRL, 0x00);
7434
7435 /* Reset Firmware if running in RAM */
7436 if (rtl8xxxu_read8(priv, REG_MCU_FW_DL) & MCU_FW_RAM_SEL)
7437 rtl8xxxu_firmware_self_reset(priv);
7438
7439 /* Reset MCU */
7440 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
7441 val16 &= ~SYS_FUNC_CPU_ENABLE;
7442 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
7443
7444 /* Reset MCU ready status */
7445 rtl8xxxu_write8(priv, REG_MCU_FW_DL, 0x00);
7446
7447 rtl8xxxu_active_to_emu(priv);
7448 rtl8xxxu_emu_to_disabled(priv);
7449
7450 /* Reset MCU IO Wrapper */
7451 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);
7452 val8 &= ~BIT(0);
7453 rtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);
7454
7455 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL + 1);
7456 val8 |= BIT(0);
7457 rtl8xxxu_write8(priv, REG_RSV_CTRL + 1, val8);
7458
7459 /* RSV_CTRL 0x1C[7:0] = 0x0e lock ISO/CLK/Power control register */
7460 rtl8xxxu_write8(priv, REG_RSV_CTRL, 0x0e);
7461}
7462
fe37d5f6
JS		 7463static void rtl8723bu_power_off(struct rtl8xxxu_priv *priv)
7464{
7465 u8 val8;
7466 u16 val16;
7467
430b454c
JS		 7468 rtl8xxxu_flush_fifo(priv);
7469
fe37d5f6
JS		 7470 /*
7471 * Disable TX report timer
7472 */
7473 val8 = rtl8xxxu_read8(priv, REG_TX_REPORT_CTRL);
7474 val8 &= ~TX_REPORT_CTRL_TIMER_ENABLE;
7475 rtl8xxxu_write8(priv, REG_TX_REPORT_CTRL, val8);
7476
8e254960 7477 rtl8xxxu_write8(priv, REG_CR, 0x0000);
fe37d5f6
JS		 7478
7479 rtl8xxxu_active_to_lps(priv);
7480
7481 /* Reset Firmware if running in RAM */
7482 if (rtl8xxxu_read8(priv, REG_MCU_FW_DL) & MCU_FW_RAM_SEL)
7483 rtl8xxxu_firmware_self_reset(priv);
7484
7485 /* Reset MCU */
7486 val16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);
7487 val16 &= ~SYS_FUNC_CPU_ENABLE;
7488 rtl8xxxu_write16(priv, REG_SYS_FUNC, val16);
7489
7490 /* Reset MCU ready status */
7491 rtl8xxxu_write8(priv, REG_MCU_FW_DL, 0x00);
7492
7493 rtl8723bu_active_to_emu(priv);
8e254960
JS		 7494
7495 val8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);
7496 val8 |= BIT(3); /* APS_FSMCO_HW_SUSPEND */
7497 rtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);
7498
7499 /* 0x48[16] = 1 to enable GPIO9 as EXT wakeup */
7500 val8 = rtl8xxxu_read8(priv, REG_GPIO_INTM + 2);
7501 val8 |= BIT(0);
7502 rtl8xxxu_write8(priv, REG_GPIO_INTM + 2, val8);
fe37d5f6
JS		 7503}
7504
a3a5dac6 7505#ifdef NEED_PS_TDMA
3ca7b32c
JS		 7506static void rtl8723bu_set_ps_tdma(struct rtl8xxxu_priv *priv,
7507 u8 arg1, u8 arg2, u8 arg3, u8 arg4, u8 arg5)
7508{
7509 struct h2c_cmd h2c;
7510
7511 memset(&h2c, 0, sizeof(struct h2c_cmd));
7512 h2c.b_type_dma.cmd = H2C_8723B_B_TYPE_TDMA;
7513 h2c.b_type_dma.data1 = arg1;
7514 h2c.b_type_dma.data2 = arg2;
7515 h2c.b_type_dma.data3 = arg3;
7516 h2c.b_type_dma.data4 = arg4;
7517 h2c.b_type_dma.data5 = arg5;
7518 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.b_type_dma));
7519}
a3a5dac6 7520#endif
3ca7b32c 7521
ae5c01fd
JS		 7522static void rtl8192e_enable_rf(struct rtl8xxxu_priv *priv)
7523{
7524 u32 val32;
7525 u8 val8;
7526
7527 val8 = rtl8xxxu_read8(priv, REG_GPIO_MUXCFG);
7528 val8 |= BIT(5);
7529 rtl8xxxu_write8(priv, REG_GPIO_MUXCFG, val8);
7530
7531 /*
7532 * WLAN action by PTA
7533 */
7534 rtl8xxxu_write8(priv, REG_WLAN_ACT_CONTROL_8723B, 0x04);
7535
7536 val32 = rtl8xxxu_read32(priv, REG_PWR_DATA);
7537 val32 |= PWR_DATA_EEPRPAD_RFE_CTRL_EN;
7538 rtl8xxxu_write32(priv, REG_PWR_DATA, val32);
7539
7540 val32 = rtl8xxxu_read32(priv, REG_RFE_BUFFER);
7541 val32 |= (BIT(0) | BIT(1));
7542 rtl8xxxu_write32(priv, REG_RFE_BUFFER, val32);
7543
7544 rtl8xxxu_write8(priv, REG_RFE_CTRL_ANTA_SRC, 0x77);
7545
7546 val32 = rtl8xxxu_read32(priv, REG_LEDCFG0);
7547 val32 &= ~BIT(24);
7548 val32 |= BIT(23);
7549 rtl8xxxu_write32(priv, REG_LEDCFG0, val32);
7550
7551 /*
7552 * Fix external switch Main->S1, Aux->S0
7553 */
7554 val8 = rtl8xxxu_read8(priv, REG_PAD_CTRL1);
7555 val8 &= ~BIT(0);
7556 rtl8xxxu_write8(priv, REG_PAD_CTRL1, val8);
7557}
7558
0290e7d0 7559static void rtl8723b_enable_rf(struct rtl8xxxu_priv *priv)
26f1fad2 7560{
f37e9228
JS		 7561 struct h2c_cmd h2c;
7562 u32 val32;
7563 u8 val8;
7564
7565 /*
7566 * No indication anywhere as to what 0x0790 does. The 2 antenna
7567 * vendor code preserves bits 6-7 here.
7568 */
7569 rtl8xxxu_write8(priv, 0x0790, 0x05);
7570 /*
7571 * 0x0778 seems to be related to enabling the number of antennas
7572 * In the vendor driver halbtc8723b2ant_InitHwConfig() sets it
7573 * to 0x03, while halbtc8723b1ant_InitHwConfig() sets it to 0x01
7574 */
7575 rtl8xxxu_write8(priv, 0x0778, 0x01);
7576
7577 val8 = rtl8xxxu_read8(priv, REG_GPIO_MUXCFG);
7578 val8 |= BIT(5);
7579 rtl8xxxu_write8(priv, REG_GPIO_MUXCFG, val8);
7580
7581 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_IQADJ_G1, 0x780);
7582
394f1bd3
JS		 7583 rtl8723bu_write_btreg(priv, 0x3c, 0x15); /* BT TRx Mask on */
7584
f37e9228
JS		 7585 /*
7586 * Set BT grant to low
7587 */
7588 memset(&h2c, 0, sizeof(struct h2c_cmd));
7589 h2c.bt_grant.cmd = H2C_8723B_BT_GRANT;
7590 h2c.bt_grant.data = 0;
7591 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.bt_grant));
7592
7593 /*
7594 * WLAN action by PTA
7595 */
fc1c89b3 7596 rtl8xxxu_write8(priv, REG_WLAN_ACT_CONTROL_8723B, 0x04);
f37e9228
JS		 7597
7598 /*
7599 * BT select S0/S1 controlled by WiFi
7600 */
7601 val8 = rtl8xxxu_read8(priv, 0x0067);
7602 val8 |= BIT(5);
7603 rtl8xxxu_write8(priv, 0x0067, val8);
7604
7605 val32 = rtl8xxxu_read32(priv, REG_PWR_DATA);
37f44dc7 7606 val32 |= PWR_DATA_EEPRPAD_RFE_CTRL_EN;
f37e9228
JS		 7607 rtl8xxxu_write32(priv, REG_PWR_DATA, val32);
7608
7609 /*
7610 * Bits 6/7 are marked in/out ... but for what?
7611 */
7612 rtl8xxxu_write8(priv, 0x0974, 0xff);
7613
120e627f 7614 val32 = rtl8xxxu_read32(priv, REG_RFE_BUFFER);
f37e9228 7615 val32 |= (BIT(0) | BIT(1));
120e627f 7616 rtl8xxxu_write32(priv, REG_RFE_BUFFER, val32);
f37e9228
JS		 7617
7618 rtl8xxxu_write8(priv, REG_RFE_CTRL_ANTA_SRC, 0x77);
7619
7620 val32 = rtl8xxxu_read32(priv, REG_LEDCFG0);
7621 val32 &= ~BIT(24);
7622 val32 |= BIT(23);
7623 rtl8xxxu_write32(priv, REG_LEDCFG0, val32);
7624
7625 /*
7626 * Fix external switch Main->S1, Aux->S0
7627 */
7628 val8 = rtl8xxxu_read8(priv, REG_PAD_CTRL1);
7629 val8 &= ~BIT(0);
7630 rtl8xxxu_write8(priv, REG_PAD_CTRL1, val8);
7631
7632 memset(&h2c, 0, sizeof(struct h2c_cmd));
7633 h2c.ant_sel_rsv.cmd = H2C_8723B_ANT_SEL_RSV;
7634 h2c.ant_sel_rsv.ant_inverse = 1;
7635 h2c.ant_sel_rsv.int_switch_type = 0;
7636 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.ant_sel_rsv));
7637
7638 /*
7639 * 0x280, 0x00, 0x200, 0x80 - not clear
7640 */
3ca7b32c
JS		 7641 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00);
7642
7643 /*
7644 * Software control, antenna at WiFi side
7645 */
a3a5dac6 7646#ifdef NEED_PS_TDMA
a228a5db 7647 rtl8723bu_set_ps_tdma(priv, 0x08, 0x00, 0x00, 0x00, 0x00);
a3a5dac6
JS		 7648#endif
7649
7650 rtl8xxxu_write32(priv, REG_BT_COEX_TABLE1, 0x55555555);
7651 rtl8xxxu_write32(priv, REG_BT_COEX_TABLE2, 0x55555555);
7652 rtl8xxxu_write32(priv, REG_BT_COEX_TABLE3, 0x00ffffff);
7653 rtl8xxxu_write8(priv, REG_BT_COEX_TABLE4, 0x03);
3ca7b32c 7654
6b9eae01
JS		 7655 memset(&h2c, 0, sizeof(struct h2c_cmd));
7656 h2c.bt_info.cmd = H2C_8723B_BT_INFO;
7657 h2c.bt_info.data = BIT(0);
7658 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.bt_info));
7659
6b9eae01
JS		 7660 memset(&h2c, 0, sizeof(struct h2c_cmd));
7661 h2c.ignore_wlan.cmd = H2C_8723B_BT_IGNORE_WLANACT;
7662 h2c.ignore_wlan.data = 0;
7663 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.ignore_wlan));
26f1fad2
JS		 7664}
7665
6a07b791 7666static void rtl8xxxu_gen2_disable_rf(struct rtl8xxxu_priv *priv)
fc89a41f
JS		 7667{
7668 u32 val32;
7669
fc89a41f
JS		 7670 val32 = rtl8xxxu_read32(priv, REG_RX_WAIT_CCA);
7671 val32 &= ~(BIT(22) | BIT(23));
7672 rtl8xxxu_write32(priv, REG_RX_WAIT_CCA, val32);
7673}
7674
3e88ca44
JS		 7675static void rtl8723bu_init_aggregation(struct rtl8xxxu_priv *priv)
7676{
7677 u32 agg_rx;
7678 u8 agg_ctrl;
7679
7680 /*
7681 * For now simply disable RX aggregation
7682 */
7683 agg_ctrl = rtl8xxxu_read8(priv, REG_TRXDMA_CTRL);
7684 agg_ctrl &= ~TRXDMA_CTRL_RXDMA_AGG_EN;
7685
7686 agg_rx = rtl8xxxu_read32(priv, REG_RXDMA_AGG_PG_TH);
7687 agg_rx &= ~RXDMA_USB_AGG_ENABLE;
7688 agg_rx &= ~0xff0f;
7689
7690 rtl8xxxu_write8(priv, REG_TRXDMA_CTRL, agg_ctrl);
7691 rtl8xxxu_write32(priv, REG_RXDMA_AGG_PG_TH, agg_rx);
7692}
7693
9c79bf95
JS		 7694static void rtl8723bu_init_statistics(struct rtl8xxxu_priv *priv)
7695{
7696 u32 val32;
7697
7698 /* Time duration for NHM unit: 4us, 0x2710=40ms */
7699 rtl8xxxu_write16(priv, REG_NHM_TIMER_8723B + 2, 0x2710);
7700 rtl8xxxu_write16(priv, REG_NHM_TH9_TH10_8723B + 2, 0xffff);
7701 rtl8xxxu_write32(priv, REG_NHM_TH3_TO_TH0_8723B, 0xffffff52);
7702 rtl8xxxu_write32(priv, REG_NHM_TH7_TO_TH4_8723B, 0xffffffff);
7703 /* TH8 */
7704 val32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);
7705 val32 |= 0xff;
7706 rtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);
7707 /* Enable CCK */
7708 val32 = rtl8xxxu_read32(priv, REG_NHM_TH9_TH10_8723B);
7709 val32 |= BIT(8) | BIT(9) | BIT(10);
7710 rtl8xxxu_write32(priv, REG_NHM_TH9_TH10_8723B, val32);
7711 /* Max power amongst all RX antennas */
7712 val32 = rtl8xxxu_read32(priv, REG_OFDM0_FA_RSTC);
7713 val32 |= BIT(7);
7714 rtl8xxxu_write32(priv, REG_OFDM0_FA_RSTC, val32);
7715}
7716
89c2a097
JS		 7717static void rtl8xxxu_old_init_queue_reserved_page(struct rtl8xxxu_priv *priv)
7718{
7719 u8 val8;
7720 u32 val32;
7721
7722 if (priv->ep_tx_normal_queue)
7723 val8 = TX_PAGE_NUM_NORM_PQ;
7724 else
7725 val8 = 0;
7726
7727 rtl8xxxu_write8(priv, REG_RQPN_NPQ, val8);
7728
7729 val32 = (TX_PAGE_NUM_PUBQ << RQPN_PUB_PQ_SHIFT) | RQPN_LOAD;
7730
7731 if (priv->ep_tx_high_queue)
7732 val32 |= (TX_PAGE_NUM_HI_PQ << RQPN_HI_PQ_SHIFT);
7733 if (priv->ep_tx_low_queue)
7734 val32 |= (TX_PAGE_NUM_LO_PQ << RQPN_LO_PQ_SHIFT);
7735
7736 rtl8xxxu_write32(priv, REG_RQPN, val32);
7737}
7738
7739static void rtl8xxxu_init_queue_reserved_page(struct rtl8xxxu_priv *priv)
7740{
7741 struct rtl8xxxu_fileops *fops = priv->fops;
7742 u32 hq, lq, nq, eq, pubq;
7743 u32 val32;
7744
7745 hq = 0;
7746 lq = 0;
7747 nq = 0;
7748 eq = 0;
7749 pubq = 0;
7750
7751 if (priv->ep_tx_high_queue)
7752 hq = fops->page_num_hi;
7753 if (priv->ep_tx_low_queue)
7754 lq = fops->page_num_lo;
7755 if (priv->ep_tx_normal_queue)
7756 nq = fops->page_num_norm;
7757
7758 val32 = (nq << RQPN_NPQ_SHIFT) | (eq << RQPN_EPQ_SHIFT);
7759 rtl8xxxu_write32(priv, REG_RQPN_NPQ, val32);
7760
7761 pubq = fops->total_page_num - hq - lq - nq;
7762
7763 val32 = RQPN_LOAD;
7764 val32 |= (hq << RQPN_HI_PQ_SHIFT);
7765 val32 |= (lq << RQPN_LO_PQ_SHIFT);
7766 val32 |= (pubq << RQPN_PUB_PQ_SHIFT);
7767
7768 rtl8xxxu_write32(priv, REG_RQPN, val32);
7769}
7770
26f1fad2
JS		 7771static int rtl8xxxu_init_device(struct ieee80211_hw *hw)
7772{
7773 struct rtl8xxxu_priv *priv = hw->priv;
7774 struct device *dev = &priv->udev->dev;
26f1fad2
JS		 7775 bool macpower;
7776 int ret;
7777 u8 val8;
7778 u16 val16;
7779 u32 val32;
7780
7781 /* Check if MAC is already powered on */
7782 val8 = rtl8xxxu_read8(priv, REG_CR);
7783
7784 /*
7785 * Fix 92DU-VC S3 hang with the reason is that secondary mac is not
7786 * initialized. First MAC returns 0xea, second MAC returns 0x00
7787 */
7788 if (val8 == 0xea)
7789 macpower = false;
7790 else
7791 macpower = true;
7792
7793 ret = priv->fops->power_on(priv);
7794 if (ret < 0) {
7795 dev_warn(dev, "%s: Failed power on\n", __func__);
7796 goto exit;
7797 }
7798
07bb46be 7799 if (!macpower) {
89c2a097
JS		 7800 if (priv->fops->total_page_num)
7801 rtl8xxxu_init_queue_reserved_page(priv);
59b24dad 7802 else
89c2a097 7803 rtl8xxxu_old_init_queue_reserved_page(priv);
07bb46be
JS		 7804 }
7805
59b24dad
JS		 7806 ret = rtl8xxxu_init_queue_priority(priv);
7807 dev_dbg(dev, "%s: init_queue_priority %i\n", __func__, ret);
7808 if (ret)
7809 goto exit;
7810
7811 /*
7812 * Set RX page boundary
7813 */
24e8e7ec 7814 rtl8xxxu_write16(priv, REG_TRXFF_BNDY + 2, priv->fops->trxff_boundary);
59b24dad 7815
a47b9d47
JS		 7816 ret = rtl8xxxu_download_firmware(priv);
7817 dev_dbg(dev, "%s: download_fiwmare %i\n", __func__, ret);
7818 if (ret)
7819 goto exit;
7820 ret = rtl8xxxu_start_firmware(priv);
7821 dev_dbg(dev, "%s: start_fiwmare %i\n", __func__, ret);
7822 if (ret)
7823 goto exit;
7824
f0d9f5e9
JS		 7825 if (priv->fops->phy_init_antenna_selection)
7826 priv->fops->phy_init_antenna_selection(priv);
7827
c606e662 7828 ret = rtl8xxxu_init_mac(priv);
b7dd8ff9 7829
26f1fad2
JS		 7830 dev_dbg(dev, "%s: init_mac %i\n", __func__, ret);
7831 if (ret)
7832 goto exit;
7833
7834 ret = rtl8xxxu_init_phy_bb(priv);
7835 dev_dbg(dev, "%s: init_phy_bb %i\n", __func__, ret);
7836 if (ret)
7837 goto exit;
7838
4062b8ff 7839 ret = priv->fops->init_phy_rf(priv);
26f1fad2
JS		 7840 if (ret)
7841 goto exit;
7842
c157863d 7843 /* RFSW Control - clear bit 14 ?? */
b816901b 7844 if (priv->rtl_chip != RTL8723B && priv->rtl_chip != RTL8192E)
c157863d 7845 rtl8xxxu_write32(priv, REG_FPGA0_TX_INFO, 0x00000003);
31133da7
JS		 7846
7847 val32 = FPGA0_RF_TRSW | FPGA0_RF_TRSWB | FPGA0_RF_ANTSW |
cabb550e
JS		 7848 FPGA0_RF_ANTSWB |
7849 ((FPGA0_RF_ANTSW | FPGA0_RF_ANTSWB) << FPGA0_RF_BD_CTRL_SHIFT);
7850 if (!priv->no_pape) {
7851 val32 |= (FPGA0_RF_PAPE |
7852 (FPGA0_RF_PAPE << FPGA0_RF_BD_CTRL_SHIFT));
7853 }
c157863d 7854 rtl8xxxu_write32(priv, REG_FPGA0_XAB_RF_SW_CTRL, val32);
cabb550e 7855
c157863d
JS		 7856 /* 0x860[6:5]= 00 - why? - this sets antenna B */
7857 if (priv->rtl_chip != RTL8192E)
7858 rtl8xxxu_write32(priv, REG_FPGA0_XA_RF_INT_OE, 0x66f60210);
7859
f2a4163a 7860 if (!macpower) {
1f1b20f1
JS		 7861 /*
7862 * Set TX buffer boundary
7863 */
80805aa5
JS		 7864 if (priv->rtl_chip == RTL8192E)
7865 val8 = TX_TOTAL_PAGE_NUM_8192E + 1;
7866 else
7867 val8 = TX_TOTAL_PAGE_NUM + 1;
1f1b20f1 7868
ba17d824 7869 if (priv->rtl_chip == RTL8723B)
1f1b20f1
JS		 7870 val8 -= 1;
7871
7872 rtl8xxxu_write8(priv, REG_TXPKTBUF_BCNQ_BDNY, val8);
7873 rtl8xxxu_write8(priv, REG_TXPKTBUF_MGQ_BDNY, val8);
7874 rtl8xxxu_write8(priv, REG_TXPKTBUF_WMAC_LBK_BF_HD, val8);
7875 rtl8xxxu_write8(priv, REG_TRXFF_BNDY, val8);
7876 rtl8xxxu_write8(priv, REG_TDECTRL + 1, val8);
7877 }
7878
26f1fad2 7879 /*
9b323ee9
JS		 7880 * The vendor drivers set PBP for all devices, except 8192e.
7881 * There is no explanation for this in any of the sources.
26f1fad2 7882 */
9b323ee9
JS		 7883 val8 = (priv->fops->pbp_rx << PBP_PAGE_SIZE_RX_SHIFT) |
7884 (priv->fops->pbp_tx << PBP_PAGE_SIZE_TX_SHIFT);
2e7c7b34
JS		 7885 if (priv->rtl_chip != RTL8192E)
7886 rtl8xxxu_write8(priv, REG_PBP, val8);
26f1fad2 7887
59b24dad
JS		 7888 dev_dbg(dev, "%s: macpower %i\n", __func__, macpower);
7889 if (!macpower) {
7890 ret = priv->fops->llt_init(priv, TX_TOTAL_PAGE_NUM);
7891 if (ret) {
7892 dev_warn(dev, "%s: LLT table init failed\n", __func__);
7893 goto exit;
7894 }
7895
0486e80b
JS		 7896 /*
7897 * Chip specific quirks
7898 */
747bf237 7899 priv->fops->usb_quirks(priv);
0486e80b 7900
59b24dad
JS		 7901 /*
7902 * Presumably this is for 8188EU as well
7903 * Enable TX report and TX report timer
7904 */
7905 if (priv->rtl_chip == RTL8723B) {
7906 val8 = rtl8xxxu_read8(priv, REG_TX_REPORT_CTRL);
7907 val8 |= TX_REPORT_CTRL_TIMER_ENABLE;
7908 rtl8xxxu_write8(priv, REG_TX_REPORT_CTRL, val8);
7909 /* Set MAX RPT MACID */
7910 rtl8xxxu_write8(priv, REG_TX_REPORT_CTRL + 1, 0x02);
7911 /* TX report Timer. Unit: 32us */
7912 rtl8xxxu_write16(priv, REG_TX_REPORT_TIME, 0xcdf0);
7913
7914 /* tmp ps ? */
7915 val8 = rtl8xxxu_read8(priv, 0xa3);
7916 val8 &= 0xf8;
7917 rtl8xxxu_write8(priv, 0xa3, val8);
7918 }
7919 }
7920
26f1fad2
JS		 7921 /*
7922 * Unit in 8 bytes, not obvious what it is used for
7923 */
7924 rtl8xxxu_write8(priv, REG_RX_DRVINFO_SZ, 4);
7925
57e5e2e6
JS		 7926 if (priv->rtl_chip == RTL8192E) {
7927 rtl8xxxu_write32(priv, REG_HIMR0, 0x00);
7928 rtl8xxxu_write32(priv, REG_HIMR1, 0x00);
7929 } else {
7930 /*
7931 * Enable all interrupts - not obvious USB needs to do this
7932 */
7933 rtl8xxxu_write32(priv, REG_HISR, 0xffffffff);
7934 rtl8xxxu_write32(priv, REG_HIMR, 0xffffffff);
7935 }
26f1fad2
JS		 7936
7937 rtl8xxxu_set_mac(priv);
7938 rtl8xxxu_set_linktype(priv, NL80211_IFTYPE_STATION);
7939
7940 /*
7941 * Configure initial WMAC settings
7942 */
7943 val32 = RCR_ACCEPT_PHYS_MATCH | RCR_ACCEPT_MCAST | RCR_ACCEPT_BCAST |
26f1fad2
JS		 7944 RCR_ACCEPT_MGMT_FRAME | RCR_HTC_LOC_CTRL |
7945 RCR_APPEND_PHYSTAT | RCR_APPEND_ICV | RCR_APPEND_MIC;
7946 rtl8xxxu_write32(priv, REG_RCR, val32);
7947
7948 /*
7949 * Accept all multicast
7950 */
7951 rtl8xxxu_write32(priv, REG_MAR, 0xffffffff);
7952 rtl8xxxu_write32(priv, REG_MAR + 4, 0xffffffff);
7953
7954 /*
7955 * Init adaptive controls
7956 */
7957 val32 = rtl8xxxu_read32(priv, REG_RESPONSE_RATE_SET);
7958 val32 &= ~RESPONSE_RATE_BITMAP_ALL;
7959 val32 |= RESPONSE_RATE_RRSR_CCK_ONLY_1M;
7960 rtl8xxxu_write32(priv, REG_RESPONSE_RATE_SET, val32);
7961
7962 /* CCK = 0x0a, OFDM = 0x10 */
7963 rtl8xxxu_set_spec_sifs(priv, 0x10, 0x10);
7964 rtl8xxxu_set_retry(priv, 0x30, 0x30);
7965 rtl8xxxu_set_spec_sifs(priv, 0x0a, 0x10);
7966
7967 /*
7968 * Init EDCA
7969 */
7970 rtl8xxxu_write16(priv, REG_MAC_SPEC_SIFS, 0x100a);
7971
7972 /* Set CCK SIFS */
7973 rtl8xxxu_write16(priv, REG_SIFS_CCK, 0x100a);
7974
7975 /* Set OFDM SIFS */
7976 rtl8xxxu_write16(priv, REG_SIFS_OFDM, 0x100a);
7977
7978 /* TXOP */
7979 rtl8xxxu_write32(priv, REG_EDCA_BE_PARAM, 0x005ea42b);
7980 rtl8xxxu_write32(priv, REG_EDCA_BK_PARAM, 0x0000a44f);
7981 rtl8xxxu_write32(priv, REG_EDCA_VI_PARAM, 0x005ea324);
7982 rtl8xxxu_write32(priv, REG_EDCA_VO_PARAM, 0x002fa226);
7983
7984 /* Set data auto rate fallback retry count */
7985 rtl8xxxu_write32(priv, REG_DARFRC, 0x00000000);
7986 rtl8xxxu_write32(priv, REG_DARFRC + 4, 0x10080404);
7987 rtl8xxxu_write32(priv, REG_RARFRC, 0x04030201);
7988 rtl8xxxu_write32(priv, REG_RARFRC + 4, 0x08070605);
7989
7990 val8 = rtl8xxxu_read8(priv, REG_FWHW_TXQ_CTRL);
7991 val8 |= FWHW_TXQ_CTRL_AMPDU_RETRY;
7992 rtl8xxxu_write8(priv, REG_FWHW_TXQ_CTRL, val8);
7993
7994 /* Set ACK timeout */
7995 rtl8xxxu_write8(priv, REG_ACKTO, 0x40);
7996
7997 /*
7998 * Initialize beacon parameters
7999 */
8000 val16 = BEACON_DISABLE_TSF_UPDATE | (BEACON_DISABLE_TSF_UPDATE << 8);
8001 rtl8xxxu_write16(priv, REG_BEACON_CTRL, val16);
8002 rtl8xxxu_write16(priv, REG_TBTT_PROHIBIT, 0x6404);
8003 rtl8xxxu_write8(priv, REG_DRIVER_EARLY_INT, DRIVER_EARLY_INT_TIME);
8004 rtl8xxxu_write8(priv, REG_BEACON_DMA_TIME, BEACON_DMA_ATIME_INT_TIME);
8005 rtl8xxxu_write16(priv, REG_BEACON_TCFG, 0x660F);
8006
c3690604
JS		 8007 /*
8008 * Initialize burst parameters
8009 */
ba17d824 8010 if (priv->rtl_chip == RTL8723B) {
c3690604
JS		 8011 /*
8012 * For USB high speed set 512B packets
8013 */
8014 val8 = rtl8xxxu_read8(priv, REG_RXDMA_PRO_8723B);
8015 val8 &= ~(BIT(4) | BIT(5));
8016 val8 |= BIT(4);
8017 val8 |= BIT(1) | BIT(2) | BIT(3);
8018 rtl8xxxu_write8(priv, REG_RXDMA_PRO_8723B, val8);
8019
8020 /*
8021 * For USB high speed set 512B packets
8022 */
8023 val8 = rtl8xxxu_read8(priv, REG_HT_SINGLE_AMPDU_8723B);
8024 val8 |= BIT(7);
8025 rtl8xxxu_write8(priv, REG_HT_SINGLE_AMPDU_8723B, val8);
8026
8027 rtl8xxxu_write16(priv, REG_MAX_AGGR_NUM, 0x0c14);
8028 rtl8xxxu_write8(priv, REG_AMPDU_MAX_TIME_8723B, 0x5e);
8029 rtl8xxxu_write32(priv, REG_AGGLEN_LMT, 0xffffffff);
8030 rtl8xxxu_write8(priv, REG_RX_PKT_LIMIT, 0x18);
8031 rtl8xxxu_write8(priv, REG_PIFS, 0x00);
8032 rtl8xxxu_write8(priv, REG_USTIME_TSF_8723B, 0x50);
8033 rtl8xxxu_write8(priv, REG_USTIME_EDCA, 0x50);
8034
8035 val8 = rtl8xxxu_read8(priv, REG_RSV_CTRL);
8036 val8 |= BIT(5) | BIT(6);
8037 rtl8xxxu_write8(priv, REG_RSV_CTRL, val8);
8038 }
8039
3e88ca44
JS		 8040 if (priv->fops->init_aggregation)
8041 priv->fops->init_aggregation(priv);
8042
26f1fad2
JS		 8043 /*
8044 * Enable CCK and OFDM block
8045 */
8046 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
8047 val32 |= (FPGA_RF_MODE_CCK | FPGA_RF_MODE_OFDM);
8048 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
8049
8050 /*
8051 * Invalidate all CAM entries - bit 30 is undocumented
8052 */
8053 rtl8xxxu_write32(priv, REG_CAM_CMD, CAM_CMD_POLLING | BIT(30));
8054
8055 /*
8056 * Start out with default power levels for channel 6, 20MHz
8057 */
e796dab4 8058 priv->fops->set_tx_power(priv, 1, false);
26f1fad2
JS		 8059
8060 /* Let the 8051 take control of antenna setting */
5bdb6b08
JS		 8061 if (priv->rtl_chip != RTL8192E) {
8062 val8 = rtl8xxxu_read8(priv, REG_LEDCFG2);
8063 val8 |= LEDCFG2_DPDT_SELECT;
8064 rtl8xxxu_write8(priv, REG_LEDCFG2, val8);
8065 }
26f1fad2
JS		 8066
8067 rtl8xxxu_write8(priv, REG_HWSEQ_CTRL, 0xff);
8068
8069 /* Disable BAR - not sure if this has any effect on USB */
8070 rtl8xxxu_write32(priv, REG_BAR_MODE_CTRL, 0x0201ffff);
8071
8072 rtl8xxxu_write16(priv, REG_FAST_EDCA_CTRL, 0);
8073
9c79bf95
JS		 8074 if (priv->fops->init_statistics)
8075 priv->fops->init_statistics(priv);
8076
b052b7fc
JS		 8077 if (priv->rtl_chip == RTL8192E) {
8078 /*
8079 * 0x4c6[3] 1: RTS BW = Data BW
8080 * 0: RTS BW depends on CCA / secondary CCA result.
8081 */
8082 val8 = rtl8xxxu_read8(priv, REG_QUEUE_CTRL);
8083 val8 &= ~BIT(3);
8084 rtl8xxxu_write8(priv, REG_QUEUE_CTRL, val8);
8085 /*
8086 * Reset USB mode switch setting
8087 */
8088 rtl8xxxu_write8(priv, REG_ACLK_MON, 0x00);
8089 }
8090
fa0f2d48
JS		 8091 rtl8723a_phy_lc_calibrate(priv);
8092
e1547c53 8093 priv->fops->phy_iq_calibrate(priv);
26f1fad2
JS		 8094
8095 /*
8096 * This should enable thermal meter
8097 */
55c0b6ae 8098 if (priv->fops->tx_desc_size == sizeof(struct rtl8xxxu_txdesc40))
72143b9e
JS		 8099 rtl8xxxu_write_rfreg(priv,
8100 RF_A, RF6052_REG_T_METER_8723B, 0x37cf8);
8101 else
8102 rtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_T_METER, 0x60);
26f1fad2 8103
26f1fad2
JS		 8104 /* Set NAV_UPPER to 30000us */
8105 val8 = ((30000 + NAV_UPPER_UNIT - 1) / NAV_UPPER_UNIT);
8106 rtl8xxxu_write8(priv, REG_NAV_UPPER, val8);
8107
ba17d824 8108 if (priv->rtl_chip == RTL8723A) {
4042e617
JS		 8109 /*
8110 * 2011/03/09 MH debug only, UMC-B cut pass 2500 S5 test,
8111 * but we need to find root cause.
8112 * This is 8723au only.
8113 */
8114 val32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);
8115 if ((val32 & 0xff000000) != 0x83000000) {
8116 val32 |= FPGA_RF_MODE_CCK;
8117 rtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);
8118 }
3021e51f
JS		 8119 } else if (priv->rtl_chip == RTL8192E) {
8120 rtl8xxxu_write8(priv, REG_USB_HRPWM, 0x00);
26f1fad2
JS		 8121 }
8122
8123 val32 = rtl8xxxu_read32(priv, REG_FWHW_TXQ_CTRL);
8124 val32 |= FWHW_TXQ_CTRL_XMIT_MGMT_ACK;
8125 /* ack for xmit mgmt frames. */
8126 rtl8xxxu_write32(priv, REG_FWHW_TXQ_CTRL, val32);
8127
e1394fe5
JS		 8128 if (priv->rtl_chip == RTL8192E) {
8129 /*
8130 * Fix LDPC rx hang issue.
8131 */
8132 val32 = rtl8xxxu_read32(priv, REG_AFE_MISC);
8133 rtl8xxxu_write8(priv, REG_8192E_LDOV12_CTRL, 0x75);
8134 val32 &= 0xfff00fff;
8135 val32 |= 0x0007e000;
46b37831 8136 rtl8xxxu_write32(priv, REG_AFE_MISC, val32);
e1394fe5 8137 }
26f1fad2
JS		 8138exit:
8139 return ret;
8140}
8141
26f1fad2
JS		 8142static void rtl8xxxu_cam_write(struct rtl8xxxu_priv *priv,
8143 struct ieee80211_key_conf *key, const u8 *mac)
8144{
8145 u32 cmd, val32, addr, ctrl;
8146 int j, i, tmp_debug;
8147
8148 tmp_debug = rtl8xxxu_debug;
8149 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_KEY)
8150 rtl8xxxu_debug |= RTL8XXXU_DEBUG_REG_WRITE;
8151
8152 /*
8153 * This is a bit of a hack - the lower bits of the cipher
8154 * suite selector happens to match the cipher index in the CAM
8155 */
8156 addr = key->keyidx << CAM_CMD_KEY_SHIFT;
8157 ctrl = (key->cipher & 0x0f) << 2 | key->keyidx | CAM_WRITE_VALID;
8158
8159 for (j = 5; j >= 0; j--) {
8160 switch (j) {
8161 case 0:
8162 val32 = ctrl | (mac[0] << 16) | (mac[1] << 24);
8163 break;
8164 case 1:
8165 val32 = mac[2] | (mac[3] << 8) |
8166 (mac[4] << 16) | (mac[5] << 24);
8167 break;
8168 default:
8169 i = (j - 2) << 2;
8170 val32 = key->key[i] | (key->key[i + 1] << 8) |
8171 key->key[i + 2] << 16 | key->key[i + 3] << 24;
8172 break;
8173 }
8174
8175 rtl8xxxu_write32(priv, REG_CAM_WRITE, val32);
8176 cmd = CAM_CMD_POLLING | CAM_CMD_WRITE | (addr + j);
8177 rtl8xxxu_write32(priv, REG_CAM_CMD, cmd);
8178 udelay(100);
8179 }
8180
8181 rtl8xxxu_debug = tmp_debug;
8182}
8183
8184static void rtl8xxxu_sw_scan_start(struct ieee80211_hw *hw,
56e4374a 8185 struct ieee80211_vif *vif, const u8 *mac)
26f1fad2
JS		 8186{
8187 struct rtl8xxxu_priv *priv = hw->priv;
8188 u8 val8;
8189
8190 val8 = rtl8xxxu_read8(priv, REG_BEACON_CTRL);
8191 val8 |= BEACON_DISABLE_TSF_UPDATE;
8192 rtl8xxxu_write8(priv, REG_BEACON_CTRL, val8);
8193}
8194
8195static void rtl8xxxu_sw_scan_complete(struct ieee80211_hw *hw,
8196 struct ieee80211_vif *vif)
8197{
8198 struct rtl8xxxu_priv *priv = hw->priv;
8199 u8 val8;
8200
8201 val8 = rtl8xxxu_read8(priv, REG_BEACON_CTRL);
8202 val8 &= ~BEACON_DISABLE_TSF_UPDATE;
8203 rtl8xxxu_write8(priv, REG_BEACON_CTRL, val8);
8204}
8205
f653e690
JS		 8206static void rtl8723au_update_rate_mask(struct rtl8xxxu_priv *priv,
8207 u32 ramask, int sgi)
26f1fad2
JS		 8208{
8209 struct h2c_cmd h2c;
8210
f653e690
JS		 8211 memset(&h2c, 0, sizeof(struct h2c_cmd));
8212
26f1fad2
JS		 8213 h2c.ramask.cmd = H2C_SET_RATE_MASK;
8214 h2c.ramask.mask_lo = cpu_to_le16(ramask & 0xffff);
8215 h2c.ramask.mask_hi = cpu_to_le16(ramask >> 16);
8216
8217 h2c.ramask.arg = 0x80;
8218 if (sgi)
8219 h2c.ramask.arg |= 0x20;
8220
7ff8c1ae 8221 dev_dbg(&priv->udev->dev, "%s: rate mask %08x, arg %02x, size %zi\n",
8da91571
JS		 8222 __func__, ramask, h2c.ramask.arg, sizeof(h2c.ramask));
8223 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.ramask));
26f1fad2
JS		 8224}
8225
a8c8dfa5
JS		 8226static void rtl8xxxu_gen2_update_rate_mask(struct rtl8xxxu_priv *priv,
8227 u32 ramask, int sgi)
f653e690
JS		 8228{
8229 struct h2c_cmd h2c;
8230 u8 bw = 0;
8231
8232 memset(&h2c, 0, sizeof(struct h2c_cmd));
8233
8234 h2c.b_macid_cfg.cmd = H2C_8723B_MACID_CFG_RAID;
8235 h2c.b_macid_cfg.ramask0 = ramask & 0xff;
8236 h2c.b_macid_cfg.ramask1 = (ramask >> 8) & 0xff;
8237 h2c.b_macid_cfg.ramask2 = (ramask >> 16) & 0xff;
8238 h2c.b_macid_cfg.ramask3 = (ramask >> 24) & 0xff;
8239
8240 h2c.ramask.arg = 0x80;
8241 h2c.b_macid_cfg.data1 = 0;
8242 if (sgi)
8243 h2c.b_macid_cfg.data1 |= BIT(7);
8244
8245 h2c.b_macid_cfg.data2 = bw;
8246
8247 dev_dbg(&priv->udev->dev, "%s: rate mask %08x, arg %02x, size %zi\n",
8248 __func__, ramask, h2c.ramask.arg, sizeof(h2c.b_macid_cfg));
8249 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.b_macid_cfg));
8250}
8251
beb55316
JS		 8252static void rtl8xxxu_gen1_report_connect(struct rtl8xxxu_priv *priv,
8253 u8 macid, bool connect)
7d794eaa
JS		 8254{
8255 struct h2c_cmd h2c;
8256
8257 memset(&h2c, 0, sizeof(struct h2c_cmd));
8258
8259 h2c.joinbss.cmd = H2C_JOIN_BSS_REPORT;
8260
8261 if (connect)
8262 h2c.joinbss.data = H2C_JOIN_BSS_CONNECT;
8263 else
8264 h2c.joinbss.data = H2C_JOIN_BSS_DISCONNECT;
8265
8266 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.joinbss));
8267}
8268
32353a78
JS		 8269static void rtl8xxxu_gen2_report_connect(struct rtl8xxxu_priv *priv,
8270 u8 macid, bool connect)
7d794eaa
JS		 8271{
8272 struct h2c_cmd h2c;
8273
8274 memset(&h2c, 0, sizeof(struct h2c_cmd));
8275
8276 h2c.media_status_rpt.cmd = H2C_8723B_MEDIA_STATUS_RPT;
8277 if (connect)
8278 h2c.media_status_rpt.parm |= BIT(0);
8279 else
8280 h2c.media_status_rpt.parm &= ~BIT(0);
8281
8282 rtl8723a_h2c_cmd(priv, &h2c, sizeof(h2c.media_status_rpt));
8283}
8284
26f1fad2
JS		 8285static void rtl8xxxu_set_basic_rates(struct rtl8xxxu_priv *priv, u32 rate_cfg)
8286{
8287 u32 val32;
8288 u8 rate_idx = 0;
8289
8290 rate_cfg &= RESPONSE_RATE_BITMAP_ALL;
8291
8292 val32 = rtl8xxxu_read32(priv, REG_RESPONSE_RATE_SET);
8293 val32 &= ~RESPONSE_RATE_BITMAP_ALL;
8294 val32 |= rate_cfg;
8295 rtl8xxxu_write32(priv, REG_RESPONSE_RATE_SET, val32);
8296
8297 dev_dbg(&priv->udev->dev, "%s: rates %08x\n", __func__, rate_cfg);
8298
8299 while (rate_cfg) {
8300 rate_cfg = (rate_cfg >> 1);
8301 rate_idx++;
8302 }
8303 rtl8xxxu_write8(priv, REG_INIRTS_RATE_SEL, rate_idx);
8304}
8305
8306static void
8307rtl8xxxu_bss_info_changed(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
8308 struct ieee80211_bss_conf *bss_conf, u32 changed)
8309{
8310 struct rtl8xxxu_priv *priv = hw->priv;
8311 struct device *dev = &priv->udev->dev;
8312 struct ieee80211_sta *sta;
8313 u32 val32;
8314 u8 val8;
8315
8316 if (changed & BSS_CHANGED_ASSOC) {
26f1fad2
JS		 8317 dev_dbg(dev, "Changed ASSOC: %i!\n", bss_conf->assoc);
8318
26f1fad2
JS		 8319 rtl8xxxu_set_linktype(priv, vif->type);
8320
8321 if (bss_conf->assoc) {
8322 u32 ramask;
8323 int sgi = 0;
8324
8325 rcu_read_lock();
8326 sta = ieee80211_find_sta(vif, bss_conf->bssid);
8327 if (!sta) {
8328 dev_info(dev, "%s: ASSOC no sta found\n",
8329 __func__);
8330 rcu_read_unlock();
8331 goto error;
8332 }
8333
8334 if (sta->ht_cap.ht_supported)
8335 dev_info(dev, "%s: HT supported\n", __func__);
8336 if (sta->vht_cap.vht_supported)
8337 dev_info(dev, "%s: VHT supported\n", __func__);
8338
8339 /* TODO: Set bits 28-31 for rate adaptive id */
8340 ramask = (sta->supp_rates[0] & 0xfff) |
8341 sta->ht_cap.mcs.rx_mask[0] << 12 |
8342 sta->ht_cap.mcs.rx_mask[1] << 20;
8343 if (sta->ht_cap.cap &
8344 (IEEE80211_HT_CAP_SGI_40 | IEEE80211_HT_CAP_SGI_20))
8345 sgi = 1;
8346 rcu_read_unlock();
8347
f653e690 8348 priv->fops->update_rate_mask(priv, ramask, sgi);
26f1fad2 8349
26f1fad2
JS		 8350 rtl8xxxu_write8(priv, REG_BCN_MAX_ERR, 0xff);
8351
8352 rtl8723a_stop_tx_beacon(priv);
8353
8354 /* joinbss sequence */
8355 rtl8xxxu_write16(priv, REG_BCN_PSR_RPT,
8356 0xc000 | bss_conf->aid);
8357
7d794eaa 8358 priv->fops->report_connect(priv, 0, true);
26f1fad2 8359 } else {
26f1fad2
JS		 8360 val8 = rtl8xxxu_read8(priv, REG_BEACON_CTRL);
8361 val8 |= BEACON_DISABLE_TSF_UPDATE;
8362 rtl8xxxu_write8(priv, REG_BEACON_CTRL, val8);
8363
7d794eaa 8364 priv->fops->report_connect(priv, 0, false);
26f1fad2 8365 }
26f1fad2
JS		 8366 }
8367
8368 if (changed & BSS_CHANGED_ERP_PREAMBLE) {
8369 dev_dbg(dev, "Changed ERP_PREAMBLE: Use short preamble %i\n",
8370 bss_conf->use_short_preamble);
8371 val32 = rtl8xxxu_read32(priv, REG_RESPONSE_RATE_SET);
8372 if (bss_conf->use_short_preamble)
8373 val32 |= RSR_ACK_SHORT_PREAMBLE;
8374 else
8375 val32 &= ~RSR_ACK_SHORT_PREAMBLE;
8376 rtl8xxxu_write32(priv, REG_RESPONSE_RATE_SET, val32);
8377 }
8378
8379 if (changed & BSS_CHANGED_ERP_SLOT) {
8380 dev_dbg(dev, "Changed ERP_SLOT: short_slot_time %i\n",
8381 bss_conf->use_short_slot);
8382
8383 if (bss_conf->use_short_slot)
8384 val8 = 9;
8385 else
8386 val8 = 20;
8387 rtl8xxxu_write8(priv, REG_SLOT, val8);
8388 }
8389
8390 if (changed & BSS_CHANGED_BSSID) {
8391 dev_dbg(dev, "Changed BSSID!\n");
8392 rtl8xxxu_set_bssid(priv, bss_conf->bssid);
8393 }
8394
8395 if (changed & BSS_CHANGED_BASIC_RATES) {
8396 dev_dbg(dev, "Changed BASIC_RATES!\n");
8397 rtl8xxxu_set_basic_rates(priv, bss_conf->basic_rates);
8398 }
8399error:
8400 return;
8401}
8402
8403static u32 rtl8xxxu_80211_to_rtl_queue(u32 queue)
8404{
8405 u32 rtlqueue;
8406
8407 switch (queue) {
8408 case IEEE80211_AC_VO:
8409 rtlqueue = TXDESC_QUEUE_VO;
8410 break;
8411 case IEEE80211_AC_VI:
8412 rtlqueue = TXDESC_QUEUE_VI;
8413 break;
8414 case IEEE80211_AC_BE:
8415 rtlqueue = TXDESC_QUEUE_BE;
8416 break;
8417 case IEEE80211_AC_BK:
8418 rtlqueue = TXDESC_QUEUE_BK;
8419 break;
8420 default:
8421 rtlqueue = TXDESC_QUEUE_BE;
8422 }
8423
8424 return rtlqueue;
8425}
8426
8427static u32 rtl8xxxu_queue_select(struct ieee80211_hw *hw, struct sk_buff *skb)
8428{
8429 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
8430 u32 queue;
8431
8432 if (ieee80211_is_mgmt(hdr->frame_control))
8433 queue = TXDESC_QUEUE_MGNT;
8434 else
8435 queue = rtl8xxxu_80211_to_rtl_queue(skb_get_queue_mapping(skb));
8436
8437 return queue;
8438}
8439
179e1742
JS		 8440/*
8441 * Despite newer chips 8723b/8812/8821 having a larger TX descriptor
8442 * format. The descriptor checksum is still only calculated over the
8443 * initial 32 bytes of the descriptor!
8444 */
dbb2896b 8445static void rtl8xxxu_calc_tx_desc_csum(struct rtl8xxxu_txdesc32 *tx_desc)
26f1fad2
JS		 8446{
8447 __le16 *ptr = (__le16 *)tx_desc;
8448 u16 csum = 0;
8449 int i;
8450
8451 /*
8452 * Clear csum field before calculation, as the csum field is
8453 * in the middle of the struct.
8454 */
8455 tx_desc->csum = cpu_to_le16(0);
8456
dbb2896b 8457 for (i = 0; i < (sizeof(struct rtl8xxxu_txdesc32) / sizeof(u16)); i++)
26f1fad2
JS		 8458 csum = csum ^ le16_to_cpu(ptr[i]);
8459
8460 tx_desc->csum |= cpu_to_le16(csum);
8461}
8462
8463static void rtl8xxxu_free_tx_resources(struct rtl8xxxu_priv *priv)
8464{
8465 struct rtl8xxxu_tx_urb *tx_urb, *tmp;
8466 unsigned long flags;
8467
8468 spin_lock_irqsave(&priv->tx_urb_lock, flags);
8469 list_for_each_entry_safe(tx_urb, tmp, &priv->tx_urb_free_list, list) {
8470 list_del(&tx_urb->list);
8471 priv->tx_urb_free_count--;
8472 usb_free_urb(&tx_urb->urb);
8473 }
8474 spin_unlock_irqrestore(&priv->tx_urb_lock, flags);
8475}
8476
8477static struct rtl8xxxu_tx_urb *
8478rtl8xxxu_alloc_tx_urb(struct rtl8xxxu_priv *priv)
8479{
8480 struct rtl8xxxu_tx_urb *tx_urb;
8481 unsigned long flags;
8482
8483 spin_lock_irqsave(&priv->tx_urb_lock, flags);
8484 tx_urb = list_first_entry_or_null(&priv->tx_urb_free_list,
8485 struct rtl8xxxu_tx_urb, list);
8486 if (tx_urb) {
8487 list_del(&tx_urb->list);
8488 priv->tx_urb_free_count--;
8489 if (priv->tx_urb_free_count < RTL8XXXU_TX_URB_LOW_WATER &&
8490 !priv->tx_stopped) {
8491 priv->tx_stopped = true;
8492 ieee80211_stop_queues(priv->hw);
8493 }
8494 }
8495
8496 spin_unlock_irqrestore(&priv->tx_urb_lock, flags);
8497
8498 return tx_urb;
8499}
8500
8501static void rtl8xxxu_free_tx_urb(struct rtl8xxxu_priv *priv,
8502 struct rtl8xxxu_tx_urb *tx_urb)
8503{
8504 unsigned long flags;
8505
8506 INIT_LIST_HEAD(&tx_urb->list);
8507
8508 spin_lock_irqsave(&priv->tx_urb_lock, flags);
8509
8510 list_add(&tx_urb->list, &priv->tx_urb_free_list);
8511 priv->tx_urb_free_count++;
8512 if (priv->tx_urb_free_count > RTL8XXXU_TX_URB_HIGH_WATER &&
8513 priv->tx_stopped) {
8514 priv->tx_stopped = false;
8515 ieee80211_wake_queues(priv->hw);
8516 }
8517
8518 spin_unlock_irqrestore(&priv->tx_urb_lock, flags);
8519}
8520
8521static void rtl8xxxu_tx_complete(struct urb *urb)
8522{
8523 struct sk_buff *skb = (struct sk_buff *)urb->context;
8524 struct ieee80211_tx_info *tx_info;
8525 struct ieee80211_hw *hw;
179e1742 8526 struct rtl8xxxu_priv *priv;
26f1fad2
JS		 8527 struct rtl8xxxu_tx_urb *tx_urb =
8528 container_of(urb, struct rtl8xxxu_tx_urb, urb);
8529
8530 tx_info = IEEE80211_SKB_CB(skb);
8531 hw = tx_info->rate_driver_data[0];
179e1742 8532 priv = hw->priv;
26f1fad2 8533
179e1742 8534 skb_pull(skb, priv->fops->tx_desc_size);
26f1fad2
JS		 8535
8536 ieee80211_tx_info_clear_status(tx_info);
8537 tx_info->status.rates[0].idx = -1;
8538 tx_info->status.rates[0].count = 0;
8539
8540 if (!urb->status)
8541 tx_info->flags |= IEEE80211_TX_STAT_ACK;
8542
8543 ieee80211_tx_status_irqsafe(hw, skb);
8544
179e1742 8545 rtl8xxxu_free_tx_urb(priv, tx_urb);
26f1fad2
JS		 8546}
8547
8548static void rtl8xxxu_dump_action(struct device *dev,
8549 struct ieee80211_hdr *hdr)
8550{
8551 struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)hdr;
8552 u16 cap, timeout;
8553
8554 if (!(rtl8xxxu_debug & RTL8XXXU_DEBUG_ACTION))
8555 return;
8556
8557 switch (mgmt->u.action.u.addba_resp.action_code) {
8558 case WLAN_ACTION_ADDBA_RESP:
8559 cap = le16_to_cpu(mgmt->u.action.u.addba_resp.capab);
8560 timeout = le16_to_cpu(mgmt->u.action.u.addba_resp.timeout);
8561 dev_info(dev, "WLAN_ACTION_ADDBA_RESP: "
8562 "timeout %i, tid %02x, buf_size %02x, policy %02x, "
8563 "status %02x\n",
8564 timeout,
8565 (cap & IEEE80211_ADDBA_PARAM_TID_MASK) >> 2,
8566 (cap & IEEE80211_ADDBA_PARAM_BUF_SIZE_MASK) >> 6,
8567 (cap >> 1) & 0x1,
8568 le16_to_cpu(mgmt->u.action.u.addba_resp.status));
8569 break;
8570 case WLAN_ACTION_ADDBA_REQ:
8571 cap = le16_to_cpu(mgmt->u.action.u.addba_req.capab);
8572 timeout = le16_to_cpu(mgmt->u.action.u.addba_req.timeout);
8573 dev_info(dev, "WLAN_ACTION_ADDBA_REQ: "
8574 "timeout %i, tid %02x, buf_size %02x, policy %02x\n",
8575 timeout,
8576 (cap & IEEE80211_ADDBA_PARAM_TID_MASK) >> 2,
8577 (cap & IEEE80211_ADDBA_PARAM_BUF_SIZE_MASK) >> 6,
8578 (cap >> 1) & 0x1);
8579 break;
8580 default:
8581 dev_info(dev, "action frame %02x\n",
8582 mgmt->u.action.u.addba_resp.action_code);
8583 break;
8584 }
8585}
8586
8587static void rtl8xxxu_tx(struct ieee80211_hw *hw,
8588 struct ieee80211_tx_control *control,
8589 struct sk_buff *skb)
8590{
8591 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
8592 struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
8593 struct ieee80211_rate *tx_rate = ieee80211_get_tx_rate(hw, tx_info);
8594 struct rtl8xxxu_priv *priv = hw->priv;
dbb2896b
JS		 8595 struct rtl8xxxu_txdesc32 *tx_desc;
8596 struct rtl8xxxu_txdesc40 *tx_desc40;
26f1fad2
JS		 8597 struct rtl8xxxu_tx_urb *tx_urb;
8598 struct ieee80211_sta *sta = NULL;
8599 struct ieee80211_vif *vif = tx_info->control.vif;
8600 struct device *dev = &priv->udev->dev;
8601 u32 queue, rate;
8602 u16 pktlen = skb->len;
8603 u16 seq_number;
8604 u16 rate_flag = tx_info->control.rates[0].flags;
179e1742 8605 int tx_desc_size = priv->fops->tx_desc_size;
26f1fad2 8606 int ret;
cc2646d4 8607 bool usedesc40, ampdu_enable;
26f1fad2 8608
179e1742 8609 if (skb_headroom(skb) < tx_desc_size) {
26f1fad2
JS		 8610 dev_warn(dev,
8611 "%s: Not enough headroom (%i) for tx descriptor\n",
8612 __func__, skb_headroom(skb));
8613 goto error;
8614 }
8615
179e1742 8616 if (unlikely(skb->len > (65535 - tx_desc_size))) {
26f1fad2
JS		 8617 dev_warn(dev, "%s: Trying to send over-sized skb (%i)\n",
8618 __func__, skb->len);
8619 goto error;
8620 }
8621
8622 tx_urb = rtl8xxxu_alloc_tx_urb(priv);
8623 if (!tx_urb) {
8624 dev_warn(dev, "%s: Unable to allocate tx urb\n", __func__);
8625 goto error;
8626 }
8627
8628 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_TX)
8629 dev_info(dev, "%s: TX rate: %d (%d), pkt size %d\n",
8630 __func__, tx_rate->bitrate, tx_rate->hw_value, pktlen);
8631
8632 if (ieee80211_is_action(hdr->frame_control))
8633 rtl8xxxu_dump_action(dev, hdr);
8634
cc2646d4 8635 usedesc40 = (tx_desc_size == 40);
26f1fad2
JS		 8636 tx_info->rate_driver_data[0] = hw;
8637
8638 if (control && control->sta)
8639 sta = control->sta;
8640
dbb2896b 8641 tx_desc = (struct rtl8xxxu_txdesc32 *)skb_push(skb, tx_desc_size);
26f1fad2 8642
179e1742 8643 memset(tx_desc, 0, tx_desc_size);
26f1fad2 8644 tx_desc->pkt_size = cpu_to_le16(pktlen);
179e1742 8645 tx_desc->pkt_offset = tx_desc_size;
26f1fad2
JS		 8646
8647 tx_desc->txdw0 =
8648 TXDESC_OWN | TXDESC_FIRST_SEGMENT | TXDESC_LAST_SEGMENT;
8649 if (is_multicast_ether_addr(ieee80211_get_DA(hdr)) ||
8650 is_broadcast_ether_addr(ieee80211_get_DA(hdr)))
8651 tx_desc->txdw0 |= TXDESC_BROADMULTICAST;
8652
8653 queue = rtl8xxxu_queue_select(hw, skb);
8654 tx_desc->txdw1 = cpu_to_le32(queue << TXDESC_QUEUE_SHIFT);
8655
8656 if (tx_info->control.hw_key) {
8657 switch (tx_info->control.hw_key->cipher) {
8658 case WLAN_CIPHER_SUITE_WEP40:
8659 case WLAN_CIPHER_SUITE_WEP104:
8660 case WLAN_CIPHER_SUITE_TKIP:
8661 tx_desc->txdw1 |= cpu_to_le32(TXDESC_SEC_RC4);
8662 break;
8663 case WLAN_CIPHER_SUITE_CCMP:
8664 tx_desc->txdw1 |= cpu_to_le32(TXDESC_SEC_AES);
8665 break;
8666 default:
8667 break;
8668 }
8669 }
8670
26f1fad2 8671 /* (tx_info->flags & IEEE80211_TX_CTL_AMPDU) && */
a40ace4f 8672 ampdu_enable = false;
26f1fad2
JS		 8673 if (ieee80211_is_data_qos(hdr->frame_control) && sta) {
8674 if (sta->ht_cap.ht_supported) {
8675 u32 ampdu, val32;
8676
8677 ampdu = (u32)sta->ht_cap.ampdu_density;
8678 val32 = ampdu << TXDESC_AMPDU_DENSITY_SHIFT;
8679 tx_desc->txdw2 |= cpu_to_le32(val32);
ce2d1dbb 8680
a40ace4f
JS		 8681 ampdu_enable = true;
8682 }
8683 }
8684
4c683607
JS		 8685 if (rate_flag & IEEE80211_TX_RC_MCS)
8686 rate = tx_info->control.rates[0].idx + DESC_RATE_MCS0;
8687 else
8688 rate = tx_rate->hw_value;
8689
cc2646d4
JS		 8690 seq_number = IEEE80211_SEQ_TO_SN(le16_to_cpu(hdr->seq_ctrl));
8691 if (!usedesc40) {
4c683607
JS		 8692 tx_desc->txdw5 = cpu_to_le32(rate);
8693
8694 if (ieee80211_is_data(hdr->frame_control))
8695 tx_desc->txdw5 |= cpu_to_le32(0x0001ff00);
8696
cc2646d4 8697 tx_desc->txdw3 =
33f37249 8698 cpu_to_le32((u32)seq_number << TXDESC32_SEQ_SHIFT);
cc2646d4 8699
a40ace4f 8700 if (ampdu_enable)
33f37249 8701 tx_desc->txdw1 |= cpu_to_le32(TXDESC32_AGG_ENABLE);
a40ace4f 8702 else
33f37249 8703 tx_desc->txdw1 |= cpu_to_le32(TXDESC32_AGG_BREAK);
4c683607
JS		 8704
8705 if (ieee80211_is_mgmt(hdr->frame_control)) {
8706 tx_desc->txdw5 = cpu_to_le32(tx_rate->hw_value);
8707 tx_desc->txdw4 |=
33f37249 8708 cpu_to_le32(TXDESC32_USE_DRIVER_RATE);
4c683607 8709 tx_desc->txdw5 |=
33f37249 8710 cpu_to_le32(6 << TXDESC32_RETRY_LIMIT_SHIFT);
4c683607 8711 tx_desc->txdw5 |=
33f37249 8712 cpu_to_le32(TXDESC32_RETRY_LIMIT_ENABLE);
4c683607
JS		 8713 }
8714
8715 if (ieee80211_is_data_qos(hdr->frame_control))
33f37249 8716 tx_desc->txdw4 |= cpu_to_le32(TXDESC32_QOS);
4c683607
JS		 8717
8718 if (rate_flag & IEEE80211_TX_RC_USE_SHORT_PREAMBLE ||
8719 (sta && vif && vif->bss_conf.use_short_preamble))
33f37249 8720 tx_desc->txdw4 |= cpu_to_le32(TXDESC32_SHORT_PREAMBLE);
4c683607
JS		 8721
8722 if (rate_flag & IEEE80211_TX_RC_SHORT_GI ||
8723 (ieee80211_is_data_qos(hdr->frame_control) &&
8724 sta && sta->ht_cap.cap &
8725 (IEEE80211_HT_CAP_SGI_40 | IEEE80211_HT_CAP_SGI_20))) {
1df1de34 8726 tx_desc->txdw5 |= cpu_to_le32(TXDESC32_SHORT_GI);
4c683607
JS		 8727 }
8728
8729 if (rate_flag & IEEE80211_TX_RC_USE_RTS_CTS) {
8730 /*
8731 * Use RTS rate 24M - does the mac80211 tell
8732 * us which to use?
8733 */
8734 tx_desc->txdw4 |=
8735 cpu_to_le32(DESC_RATE_24M <<
33f37249 8736 TXDESC32_RTS_RATE_SHIFT);
4c683607 8737 tx_desc->txdw4 |=
33f37249
JS		 8738 cpu_to_le32(TXDESC32_RTS_CTS_ENABLE);
8739 tx_desc->txdw4 |= cpu_to_le32(TXDESC32_HW_RTS_ENABLE);
4c683607 8740 }
a40ace4f 8741 } else {
dbb2896b 8742 tx_desc40 = (struct rtl8xxxu_txdesc40 *)tx_desc;
cc2646d4 8743
4c683607
JS		 8744 tx_desc40->txdw4 = cpu_to_le32(rate);
8745 if (ieee80211_is_data(hdr->frame_control)) {
8746 tx_desc->txdw4 |=
8747 cpu_to_le32(0x1f <<
33f37249 8748 TXDESC40_DATA_RATE_FB_SHIFT);
4c683607
JS		 8749 }
8750
cc2646d4 8751 tx_desc40->txdw9 =
33f37249 8752 cpu_to_le32((u32)seq_number << TXDESC40_SEQ_SHIFT);
cc2646d4 8753
a40ace4f 8754 if (ampdu_enable)
33f37249 8755 tx_desc40->txdw2 |= cpu_to_le32(TXDESC40_AGG_ENABLE);
a40ace4f 8756 else
33f37249 8757 tx_desc40->txdw2 |= cpu_to_le32(TXDESC40_AGG_BREAK);
26f1fad2 8758
4c683607
JS		 8759 if (ieee80211_is_mgmt(hdr->frame_control)) {
8760 tx_desc40->txdw4 = cpu_to_le32(tx_rate->hw_value);
8761 tx_desc40->txdw3 |=
33f37249 8762 cpu_to_le32(TXDESC40_USE_DRIVER_RATE);
4c683607 8763 tx_desc40->txdw4 |=
33f37249 8764 cpu_to_le32(6 << TXDESC40_RETRY_LIMIT_SHIFT);
4c683607 8765 tx_desc40->txdw4 |=
33f37249 8766 cpu_to_le32(TXDESC40_RETRY_LIMIT_ENABLE);
4c683607
JS		 8767 }
8768
8769 if (rate_flag & IEEE80211_TX_RC_USE_SHORT_PREAMBLE ||
8770 (sta && vif && vif->bss_conf.use_short_preamble))
8771 tx_desc40->txdw5 |=
33f37249 8772 cpu_to_le32(TXDESC40_SHORT_PREAMBLE);
4c683607
JS		 8773
8774 if (rate_flag & IEEE80211_TX_RC_USE_RTS_CTS) {
8775 /*
8776 * Use RTS rate 24M - does the mac80211 tell
8777 * us which to use?
8778 */
8779 tx_desc->txdw4 |=
8780 cpu_to_le32(DESC_RATE_24M <<
33f37249
JS		 8781 TXDESC40_RTS_RATE_SHIFT);
8782 tx_desc->txdw3 |= cpu_to_le32(TXDESC40_RTS_CTS_ENABLE);
8783 tx_desc->txdw3 |= cpu_to_le32(TXDESC40_HW_RTS_ENABLE);
4c683607 8784 }
6979494a 8785 }
26f1fad2
JS		 8786
8787 rtl8xxxu_calc_tx_desc_csum(tx_desc);
8788
8789 usb_fill_bulk_urb(&tx_urb->urb, priv->udev, priv->pipe_out[queue],
8790 skb->data, skb->len, rtl8xxxu_tx_complete, skb);
8791
8792 usb_anchor_urb(&tx_urb->urb, &priv->tx_anchor);
8793 ret = usb_submit_urb(&tx_urb->urb, GFP_ATOMIC);
8794 if (ret) {
8795 usb_unanchor_urb(&tx_urb->urb);
8796 rtl8xxxu_free_tx_urb(priv, tx_urb);
8797 goto error;
8798 }
8799 return;
8800error:
8801 dev_kfree_skb(skb);
8802}
8803
8804static void rtl8xxxu_rx_parse_phystats(struct rtl8xxxu_priv *priv,
8805 struct ieee80211_rx_status *rx_status,
87957081
JS		 8806 struct rtl8723au_phy_stats *phy_stats,
8807 u32 rxmcs)
26f1fad2
JS		 8808{
8809 if (phy_stats->sgi_en)
8810 rx_status->flag |= RX_FLAG_SHORT_GI;
8811
87957081 8812 if (rxmcs < DESC_RATE_6M) {
26f1fad2
JS		 8813 /*
8814 * Handle PHY stats for CCK rates
8815 */
8816 u8 cck_agc_rpt = phy_stats->cck_agc_rpt_ofdm_cfosho_a;
8817
8818 switch (cck_agc_rpt & 0xc0) {
8819 case 0xc0:
8820 rx_status->signal = -46 - (cck_agc_rpt & 0x3e);
8821 break;
8822 case 0x80:
8823 rx_status->signal = -26 - (cck_agc_rpt & 0x3e);
8824 break;
8825 case 0x40:
8826 rx_status->signal = -12 - (cck_agc_rpt & 0x3e);
8827 break;
8828 case 0x00:
8829 rx_status->signal = 16 - (cck_agc_rpt & 0x3e);
8830 break;
8831 }
8832 } else {
8833 rx_status->signal =
8834 (phy_stats->cck_sig_qual_ofdm_pwdb_all >> 1) - 110;
8835 }
8836}
8837
8838static void rtl8xxxu_free_rx_resources(struct rtl8xxxu_priv *priv)
8839{
8840 struct rtl8xxxu_rx_urb *rx_urb, *tmp;
8841 unsigned long flags;
8842
8843 spin_lock_irqsave(&priv->rx_urb_lock, flags);
8844
8845 list_for_each_entry_safe(rx_urb, tmp,
8846 &priv->rx_urb_pending_list, list) {
8847 list_del(&rx_urb->list);
8848 priv->rx_urb_pending_count--;
8849 usb_free_urb(&rx_urb->urb);
8850 }
8851
8852 spin_unlock_irqrestore(&priv->rx_urb_lock, flags);
8853}
8854
8855static void rtl8xxxu_queue_rx_urb(struct rtl8xxxu_priv *priv,
8856 struct rtl8xxxu_rx_urb *rx_urb)
8857{
8858 struct sk_buff *skb;
8859 unsigned long flags;
8860 int pending = 0;
8861
8862 spin_lock_irqsave(&priv->rx_urb_lock, flags);
8863
8864 if (!priv->shutdown) {
8865 list_add_tail(&rx_urb->list, &priv->rx_urb_pending_list);
8866 priv->rx_urb_pending_count++;
8867 pending = priv->rx_urb_pending_count;
8868 } else {
8869 skb = (struct sk_buff *)rx_urb->urb.context;
8870 dev_kfree_skb(skb);
8871 usb_free_urb(&rx_urb->urb);
8872 }
8873
8874 spin_unlock_irqrestore(&priv->rx_urb_lock, flags);
8875
8876 if (pending > RTL8XXXU_RX_URB_PENDING_WATER)
8877 schedule_work(&priv->rx_urb_wq);
8878}
8879
8880static void rtl8xxxu_rx_urb_work(struct work_struct *work)
8881{
8882 struct rtl8xxxu_priv *priv;
8883 struct rtl8xxxu_rx_urb *rx_urb, *tmp;
8884 struct list_head local;
8885 struct sk_buff *skb;
8886 unsigned long flags;
8887 int ret;
8888
8889 priv = container_of(work, struct rtl8xxxu_priv, rx_urb_wq);
8890 INIT_LIST_HEAD(&local);
8891
8892 spin_lock_irqsave(&priv->rx_urb_lock, flags);
8893
8894 list_splice_init(&priv->rx_urb_pending_list, &local);
8895 priv->rx_urb_pending_count = 0;
8896
8897 spin_unlock_irqrestore(&priv->rx_urb_lock, flags);
8898
8899 list_for_each_entry_safe(rx_urb, tmp, &local, list) {
8900 list_del_init(&rx_urb->list);
8901 ret = rtl8xxxu_submit_rx_urb(priv, rx_urb);
8902 /*
8903 * If out of memory or temporary error, put it back on the
8904 * queue and try again. Otherwise the device is dead/gone
8905 * and we should drop it.
8906 */
8907 switch (ret) {
8908 case 0:
8909 break;
8910 case -ENOMEM:
8911 case -EAGAIN:
8912 rtl8xxxu_queue_rx_urb(priv, rx_urb);
8913 break;
8914 default:
8915 pr_info("failed to requeue urb %i\n", ret);
8916 skb = (struct sk_buff *)rx_urb->urb.context;
8917 dev_kfree_skb(skb);
8918 usb_free_urb(&rx_urb->urb);
8919 }
8920 }
8921}
8922
a49c7ce1 8923static int rtl8xxxu_parse_rxdesc16(struct rtl8xxxu_priv *priv,
b18cdfdb
JS		 8924 struct sk_buff *skb,
8925 struct ieee80211_rx_status *rx_status)
8926{
a49c7ce1
JS		 8927 struct rtl8xxxu_rxdesc16 *rx_desc =
8928 (struct rtl8xxxu_rxdesc16 *)skb->data;
b18cdfdb 8929 struct rtl8723au_phy_stats *phy_stats;
2cb79eb7
JS		 8930 __le32 *_rx_desc_le = (__le32 *)skb->data;
8931 u32 *_rx_desc = (u32 *)skb->data;
b18cdfdb 8932 int drvinfo_sz, desc_shift;
2cb79eb7
JS		 8933 int i;
8934
a49c7ce1 8935 for (i = 0; i < (sizeof(struct rtl8xxxu_rxdesc16) / sizeof(u32)); i++)
2cb79eb7 8936 _rx_desc[i] = le32_to_cpu(_rx_desc_le[i]);
b18cdfdb 8937
a49c7ce1 8938 skb_pull(skb, sizeof(struct rtl8xxxu_rxdesc16));
b18cdfdb
JS		 8939
8940 phy_stats = (struct rtl8723au_phy_stats *)skb->data;
8941
8942 drvinfo_sz = rx_desc->drvinfo_sz * 8;
8943 desc_shift = rx_desc->shift;
8944 skb_pull(skb, drvinfo_sz + desc_shift);
8945
8946 if (rx_desc->phy_stats)
87957081
JS		 8947 rtl8xxxu_rx_parse_phystats(priv, rx_status, phy_stats,
8948 rx_desc->rxmcs);
b18cdfdb
JS		 8949
8950 rx_status->mactime = le32_to_cpu(rx_desc->tsfl);
8951 rx_status->flag |= RX_FLAG_MACTIME_START;
8952
8953 if (!rx_desc->swdec)
8954 rx_status->flag |= RX_FLAG_DECRYPTED;
8955 if (rx_desc->crc32)
8956 rx_status->flag |= RX_FLAG_FAILED_FCS_CRC;
8957 if (rx_desc->bw)
8958 rx_status->flag |= RX_FLAG_40MHZ;
8959
8960 if (rx_desc->rxht) {
8961 rx_status->flag |= RX_FLAG_HT;
8962 rx_status->rate_idx = rx_desc->rxmcs - DESC_RATE_MCS0;
8963 } else {
8964 rx_status->rate_idx = rx_desc->rxmcs;
8965 }
8966
8967 return RX_TYPE_DATA_PKT;
8968}
8969
a49c7ce1 8970static int rtl8xxxu_parse_rxdesc24(struct rtl8xxxu_priv *priv,
b18cdfdb
JS		 8971 struct sk_buff *skb,
8972 struct ieee80211_rx_status *rx_status)
8973{
a49c7ce1
JS		 8974 struct rtl8xxxu_rxdesc24 *rx_desc =
8975 (struct rtl8xxxu_rxdesc24 *)skb->data;
b18cdfdb 8976 struct rtl8723au_phy_stats *phy_stats;
2cb79eb7
JS		 8977 __le32 *_rx_desc_le = (__le32 *)skb->data;
8978 u32 *_rx_desc = (u32 *)skb->data;
b18cdfdb 8979 int drvinfo_sz, desc_shift;
2cb79eb7
JS		 8980 int i;
8981
a49c7ce1 8982 for (i = 0; i < (sizeof(struct rtl8xxxu_rxdesc24) / sizeof(u32)); i++)
2cb79eb7 8983 _rx_desc[i] = le32_to_cpu(_rx_desc_le[i]);
b18cdfdb 8984
a49c7ce1 8985 skb_pull(skb, sizeof(struct rtl8xxxu_rxdesc24));
b18cdfdb
JS		 8986
8987 phy_stats = (struct rtl8723au_phy_stats *)skb->data;
8988
8989 drvinfo_sz = rx_desc->drvinfo_sz * 8;
8990 desc_shift = rx_desc->shift;
8991 skb_pull(skb, drvinfo_sz + desc_shift);
8992
e975b87c
JS		 8993 if (rx_desc->rpt_sel) {
8994 struct device *dev = &priv->udev->dev;
8995 dev_dbg(dev, "%s: C2H packet\n", __func__);
8996 return RX_TYPE_C2H;
8997 }
8998
87957081
JS		 8999 if (rx_desc->phy_stats)
9000 rtl8xxxu_rx_parse_phystats(priv, rx_status, phy_stats,
9001 rx_desc->rxmcs);
9002
b18cdfdb
JS		 9003 rx_status->mactime = le32_to_cpu(rx_desc->tsfl);
9004 rx_status->flag |= RX_FLAG_MACTIME_START;
9005
9006 if (!rx_desc->swdec)
9007 rx_status->flag |= RX_FLAG_DECRYPTED;
9008 if (rx_desc->crc32)
9009 rx_status->flag |= RX_FLAG_FAILED_FCS_CRC;
9010 if (rx_desc->bw)
9011 rx_status->flag |= RX_FLAG_40MHZ;
9012
9013 if (rx_desc->rxmcs >= DESC_RATE_MCS0) {
9014 rx_status->flag |= RX_FLAG_HT;
9015 rx_status->rate_idx = rx_desc->rxmcs - DESC_RATE_MCS0;
9016 } else {
9017 rx_status->rate_idx = rx_desc->rxmcs;
9018 }
9019
e975b87c 9020 return RX_TYPE_DATA_PKT;
b18cdfdb
JS		 9021}
9022
b2b43b78
JS		 9023static void rtl8723bu_handle_c2h(struct rtl8xxxu_priv *priv,
9024 struct sk_buff *skb)
9025{
9026 struct rtl8723bu_c2h *c2h = (struct rtl8723bu_c2h *)skb->data;
9027 struct device *dev = &priv->udev->dev;
9028 int len;
9029
9030 len = skb->len - 2;
9031
5e00d503
JS		 9032 dev_dbg(dev, "C2H ID %02x seq %02x, len %02x source %02x\n",
9033 c2h->id, c2h->seq, len, c2h->bt_info.response_source);
b2b43b78
JS		 9034
9035 switch(c2h->id) {
9036 case C2H_8723B_BT_INFO:
9037 if (c2h->bt_info.response_source >
9038 BT_INFO_SRC_8723B_BT_ACTIVE_SEND)
5e00d503 9039 dev_dbg(dev, "C2H_BT_INFO WiFi only firmware\n");
b2b43b78 9040 else
5e00d503 9041 dev_dbg(dev, "C2H_BT_INFO BT/WiFi coexist firmware\n");
b2b43b78
JS		 9042
9043 if (c2h->bt_info.bt_has_reset)
5e00d503 9044 dev_dbg(dev, "BT has been reset\n");
394f1bd3 9045 if (c2h->bt_info.tx_rx_mask)
5e00d503 9046 dev_dbg(dev, "BT TRx mask\n");
b2b43b78
JS		 9047
9048 break;
394f1bd3 9049 case C2H_8723B_BT_MP_INFO:
5e00d503
JS		 9050 dev_dbg(dev, "C2H_MP_INFO ext ID %02x, status %02x\n",
9051 c2h->bt_mp_info.ext_id, c2h->bt_mp_info.status);
394f1bd3 9052 break;
55a18dd1
JS		 9053 case C2H_8723B_RA_REPORT:
9054 dev_dbg(dev,
9055 "C2H RA RPT: rate %02x, unk %i, macid %02x, noise %i\n",
9056 c2h->ra_report.rate, c2h->ra_report.dummy0_0,
9057 c2h->ra_report.macid, c2h->ra_report.noisy_state);
9058 break;
b2b43b78 9059 default:
739dc9f2
JS		 9060 dev_info(dev, "Unhandled C2H event %02x seq %02x\n",
9061 c2h->id, c2h->seq);
9062 print_hex_dump(KERN_INFO, "C2H content: ", DUMP_PREFIX_NONE,
9063 16, 1, c2h->raw.payload, len, false);
b2b43b78
JS		 9064 break;
9065 }
9066}
9067
26f1fad2
JS		 9068static void rtl8xxxu_rx_complete(struct urb *urb)
9069{
9070 struct rtl8xxxu_rx_urb *rx_urb =
9071 container_of(urb, struct rtl8xxxu_rx_urb, urb);
9072 struct ieee80211_hw *hw = rx_urb->hw;
9073 struct rtl8xxxu_priv *priv = hw->priv;
9074 struct sk_buff *skb = (struct sk_buff *)urb->context;
26f1fad2 9075 struct ieee80211_rx_status *rx_status = IEEE80211_SKB_RXCB(skb);
26f1fad2 9076 struct device *dev = &priv->udev->dev;
2cb79eb7 9077 int rx_type;
26f1fad2 9078
26f1fad2
JS		 9079 skb_put(skb, urb->actual_length);
9080
9081 if (urb->status == 0) {
26f1fad2
JS		 9082 memset(rx_status, 0, sizeof(struct ieee80211_rx_status));
9083
b18cdfdb 9084 rx_type = priv->fops->parse_rx_desc(priv, skb, rx_status);
26f1fad2
JS		 9085
9086 rx_status->freq = hw->conf.chandef.chan->center_freq;
9087 rx_status->band = hw->conf.chandef.chan->band;
9088
b18cdfdb
JS		 9089 if (rx_type == RX_TYPE_DATA_PKT)
9090 ieee80211_rx_irqsafe(hw, skb);
b2b43b78
JS		 9091 else {
9092 rtl8723bu_handle_c2h(priv, skb);
b18cdfdb 9093 dev_kfree_skb(skb);
b2b43b78 9094 }
26f1fad2 9095
26f1fad2
JS		 9096 skb = NULL;
9097 rx_urb->urb.context = NULL;
9098 rtl8xxxu_queue_rx_urb(priv, rx_urb);
9099 } else {
9100 dev_dbg(dev, "%s: status %i\n", __func__, urb->status);
9101 goto cleanup;
9102 }
9103 return;
9104
9105cleanup:
9106 usb_free_urb(urb);
9107 dev_kfree_skb(skb);
9108 return;
9109}
9110
9111static int rtl8xxxu_submit_rx_urb(struct rtl8xxxu_priv *priv,
9112 struct rtl8xxxu_rx_urb *rx_urb)
9113{
9114 struct sk_buff *skb;
9115 int skb_size;
a49c7ce1 9116 int ret, rx_desc_sz;
26f1fad2 9117
a49c7ce1
JS		 9118 rx_desc_sz = priv->fops->rx_desc_size;
9119 skb_size = rx_desc_sz + RTL_RX_BUFFER_SIZE;
26f1fad2
JS		 9120 skb = __netdev_alloc_skb(NULL, skb_size, GFP_KERNEL);
9121 if (!skb)
9122 return -ENOMEM;
9123
a49c7ce1 9124 memset(skb->data, 0, rx_desc_sz);
26f1fad2
JS		 9125 usb_fill_bulk_urb(&rx_urb->urb, priv->udev, priv->pipe_in, skb->data,
9126 skb_size, rtl8xxxu_rx_complete, skb);
9127 usb_anchor_urb(&rx_urb->urb, &priv->rx_anchor);
9128 ret = usb_submit_urb(&rx_urb->urb, GFP_ATOMIC);
9129 if (ret)
9130 usb_unanchor_urb(&rx_urb->urb);
9131 return ret;
9132}
9133
9134static void rtl8xxxu_int_complete(struct urb *urb)
9135{
9136 struct rtl8xxxu_priv *priv = (struct rtl8xxxu_priv *)urb->context;
9137 struct device *dev = &priv->udev->dev;
9138 int ret;
9139
9140 dev_dbg(dev, "%s: status %i\n", __func__, urb->status);
9141 if (urb->status == 0) {
9142 usb_anchor_urb(urb, &priv->int_anchor);
9143 ret = usb_submit_urb(urb, GFP_ATOMIC);
9144 if (ret)
9145 usb_unanchor_urb(urb);
9146 } else {
9147 dev_info(dev, "%s: Error %i\n", __func__, urb->status);
9148 }
9149}
9150
9151
9152static int rtl8xxxu_submit_int_urb(struct ieee80211_hw *hw)
9153{
9154 struct rtl8xxxu_priv *priv = hw->priv;
9155 struct urb *urb;
9156 u32 val32;
9157 int ret;
9158
9159 urb = usb_alloc_urb(0, GFP_KERNEL);
9160 if (!urb)
9161 return -ENOMEM;
9162
9163 usb_fill_int_urb(urb, priv->udev, priv->pipe_interrupt,
9164 priv->int_buf, USB_INTR_CONTENT_LENGTH,
9165 rtl8xxxu_int_complete, priv, 1);
9166 usb_anchor_urb(urb, &priv->int_anchor);
9167 ret = usb_submit_urb(urb, GFP_KERNEL);
9168 if (ret) {
9169 usb_unanchor_urb(urb);
9170 goto error;
9171 }
9172
9173 val32 = rtl8xxxu_read32(priv, REG_USB_HIMR);
9174 val32 |= USB_HIMR_CPWM;
9175 rtl8xxxu_write32(priv, REG_USB_HIMR, val32);
9176
9177error:
9178 return ret;
9179}
9180
9181static int rtl8xxxu_add_interface(struct ieee80211_hw *hw,
9182 struct ieee80211_vif *vif)
9183{
9184 struct rtl8xxxu_priv *priv = hw->priv;
9185 int ret;
9186 u8 val8;
9187
9188 switch (vif->type) {
9189 case NL80211_IFTYPE_STATION:
9190 rtl8723a_stop_tx_beacon(priv);
9191
9192 val8 = rtl8xxxu_read8(priv, REG_BEACON_CTRL);
9193 val8 |= BEACON_ATIM | BEACON_FUNCTION_ENABLE |
9194 BEACON_DISABLE_TSF_UPDATE;
9195 rtl8xxxu_write8(priv, REG_BEACON_CTRL, val8);
9196 ret = 0;
9197 break;
9198 default:
9199 ret = -EOPNOTSUPP;
9200 }
9201
9202 rtl8xxxu_set_linktype(priv, vif->type);
9203
9204 return ret;
9205}
9206
9207static void rtl8xxxu_remove_interface(struct ieee80211_hw *hw,
9208 struct ieee80211_vif *vif)
9209{
9210 struct rtl8xxxu_priv *priv = hw->priv;
9211
9212 dev_dbg(&priv->udev->dev, "%s\n", __func__);
9213}
9214
9215static int rtl8xxxu_config(struct ieee80211_hw *hw, u32 changed)
9216{
9217 struct rtl8xxxu_priv *priv = hw->priv;
9218 struct device *dev = &priv->udev->dev;
9219 u16 val16;
9220 int ret = 0, channel;
9221 bool ht40;
9222
9223 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_CHANNEL)
9224 dev_info(dev,
9225 "%s: channel: %i (changed %08x chandef.width %02x)\n",
9226 __func__, hw->conf.chandef.chan->hw_value,
9227 changed, hw->conf.chandef.width);
9228
9229 if (changed & IEEE80211_CONF_CHANGE_RETRY_LIMITS) {
9230 val16 = ((hw->conf.long_frame_max_tx_count <<
9231 RETRY_LIMIT_LONG_SHIFT) & RETRY_LIMIT_LONG_MASK) |
9232 ((hw->conf.short_frame_max_tx_count <<
9233 RETRY_LIMIT_SHORT_SHIFT) & RETRY_LIMIT_SHORT_MASK);
9234 rtl8xxxu_write16(priv, REG_RETRY_LIMIT, val16);
9235 }
9236
9237 if (changed & IEEE80211_CONF_CHANGE_CHANNEL) {
9238 switch (hw->conf.chandef.width) {
9239 case NL80211_CHAN_WIDTH_20_NOHT:
9240 case NL80211_CHAN_WIDTH_20:
9241 ht40 = false;
9242 break;
9243 case NL80211_CHAN_WIDTH_40:
9244 ht40 = true;
9245 break;
9246 default:
9247 ret = -ENOTSUPP;
9248 goto exit;
9249 }
9250
9251 channel = hw->conf.chandef.chan->hw_value;
9252
e796dab4 9253 priv->fops->set_tx_power(priv, channel, ht40);
26f1fad2 9254
1ea8e846 9255 priv->fops->config_channel(hw);
26f1fad2
JS		 9256 }
9257
9258exit:
9259 return ret;
9260}
9261
9262static int rtl8xxxu_conf_tx(struct ieee80211_hw *hw,
9263 struct ieee80211_vif *vif, u16 queue,
9264 const struct ieee80211_tx_queue_params *param)
9265{
9266 struct rtl8xxxu_priv *priv = hw->priv;
9267 struct device *dev = &priv->udev->dev;
9268 u32 val32;
9269 u8 aifs, acm_ctrl, acm_bit;
9270
9271 aifs = param->aifs;
9272
9273 val32 = aifs |
9274 fls(param->cw_min) << EDCA_PARAM_ECW_MIN_SHIFT |
9275 fls(param->cw_max) << EDCA_PARAM_ECW_MAX_SHIFT |
9276 (u32)param->txop << EDCA_PARAM_TXOP_SHIFT;
9277
9278 acm_ctrl = rtl8xxxu_read8(priv, REG_ACM_HW_CTRL);
9279 dev_dbg(dev,
9280 "%s: IEEE80211 queue %02x val %08x, acm %i, acm_ctrl %02x\n",
9281 __func__, queue, val32, param->acm, acm_ctrl);
9282
9283 switch (queue) {
9284 case IEEE80211_AC_VO:
9285 acm_bit = ACM_HW_CTRL_VO;
9286 rtl8xxxu_write32(priv, REG_EDCA_VO_PARAM, val32);
9287 break;
9288 case IEEE80211_AC_VI:
9289 acm_bit = ACM_HW_CTRL_VI;
9290 rtl8xxxu_write32(priv, REG_EDCA_VI_PARAM, val32);
9291 break;
9292 case IEEE80211_AC_BE:
9293 acm_bit = ACM_HW_CTRL_BE;
9294 rtl8xxxu_write32(priv, REG_EDCA_BE_PARAM, val32);
9295 break;
9296 case IEEE80211_AC_BK:
9297 acm_bit = ACM_HW_CTRL_BK;
9298 rtl8xxxu_write32(priv, REG_EDCA_BK_PARAM, val32);
9299 break;
9300 default:
9301 acm_bit = 0;
9302 break;
9303 }
9304
9305 if (param->acm)
9306 acm_ctrl |= acm_bit;
9307 else
9308 acm_ctrl &= ~acm_bit;
9309 rtl8xxxu_write8(priv, REG_ACM_HW_CTRL, acm_ctrl);
9310
9311 return 0;
9312}
9313
9314static void rtl8xxxu_configure_filter(struct ieee80211_hw *hw,
9315 unsigned int changed_flags,
9316 unsigned int *total_flags, u64 multicast)
9317{
9318 struct rtl8xxxu_priv *priv = hw->priv;
3bed4bfa 9319 u32 rcr = rtl8xxxu_read32(priv, REG_RCR);
26f1fad2
JS		 9320
9321 dev_dbg(&priv->udev->dev, "%s: changed_flags %08x, total_flags %08x\n",
9322 __func__, changed_flags, *total_flags);
9323
3bed4bfa
BR		 9324 /*
9325 * FIF_ALLMULTI ignored as all multicast frames are accepted (REG_MAR)
9326 */
9327
9328 if (*total_flags & FIF_FCSFAIL)
9329 rcr |= RCR_ACCEPT_CRC32;
9330 else
9331 rcr &= ~RCR_ACCEPT_CRC32;
9332
9333 /*
9334 * FIF_PLCPFAIL not supported?
9335 */
9336
9337 if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
9338 rcr &= ~RCR_CHECK_BSSID_BEACON;
9339 else
9340 rcr |= RCR_CHECK_BSSID_BEACON;
9341
9342 if (*total_flags & FIF_CONTROL)
9343 rcr |= RCR_ACCEPT_CTRL_FRAME;
9344 else
9345 rcr &= ~RCR_ACCEPT_CTRL_FRAME;
9346
9347 if (*total_flags & FIF_OTHER_BSS) {
9348 rcr |= RCR_ACCEPT_AP;
9349 rcr &= ~RCR_CHECK_BSSID_MATCH;
9350 } else {
9351 rcr &= ~RCR_ACCEPT_AP;
9352 rcr |= RCR_CHECK_BSSID_MATCH;
9353 }
9354
9355 if (*total_flags & FIF_PSPOLL)
9356 rcr |= RCR_ACCEPT_PM;
9357 else
9358 rcr &= ~RCR_ACCEPT_PM;
9359
9360 /*
9361 * FIF_PROBE_REQ ignored as probe requests always seem to be accepted
9362 */
9363
9364 rtl8xxxu_write32(priv, REG_RCR, rcr);
9365
755bda11
JS		 9366 *total_flags &= (FIF_ALLMULTI | FIF_FCSFAIL | FIF_BCN_PRBRESP_PROMISC |
9367 FIF_CONTROL | FIF_OTHER_BSS | FIF_PSPOLL |
9368 FIF_PROBE_REQ);
26f1fad2
JS		 9369}
9370
9371static int rtl8xxxu_set_rts_threshold(struct ieee80211_hw *hw, u32 rts)
9372{
9373 if (rts > 2347)
9374 return -EINVAL;
9375
9376 return 0;
9377}
9378
9379static int rtl8xxxu_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
9380 struct ieee80211_vif *vif,
9381 struct ieee80211_sta *sta,
9382 struct ieee80211_key_conf *key)
9383{
9384 struct rtl8xxxu_priv *priv = hw->priv;
9385 struct device *dev = &priv->udev->dev;
9386 u8 mac_addr[ETH_ALEN];
9387 u8 val8;
9388 u16 val16;
9389 u32 val32;
9390 int retval = -EOPNOTSUPP;
9391
9392 dev_dbg(dev, "%s: cmd %02x, cipher %08x, index %i\n",
9393 __func__, cmd, key->cipher, key->keyidx);
9394
9395 if (vif->type != NL80211_IFTYPE_STATION)
9396 return -EOPNOTSUPP;
9397
9398 if (key->keyidx > 3)
9399 return -EOPNOTSUPP;
9400
9401 switch (key->cipher) {
9402 case WLAN_CIPHER_SUITE_WEP40:
9403 case WLAN_CIPHER_SUITE_WEP104:
9404
9405 break;
9406 case WLAN_CIPHER_SUITE_CCMP:
9407 key->flags |= IEEE80211_KEY_FLAG_SW_MGMT_TX;
9408 break;
9409 case WLAN_CIPHER_SUITE_TKIP:
9410 key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
9411 default:
9412 return -EOPNOTSUPP;
9413 }
9414
9415 if (key->flags & IEEE80211_KEY_FLAG_PAIRWISE) {
9416 dev_dbg(dev, "%s: pairwise key\n", __func__);
9417 ether_addr_copy(mac_addr, sta->addr);
9418 } else {
9419 dev_dbg(dev, "%s: group key\n", __func__);
9420 eth_broadcast_addr(mac_addr);
9421 }
9422
9423 val16 = rtl8xxxu_read16(priv, REG_CR);
9424 val16 |= CR_SECURITY_ENABLE;
9425 rtl8xxxu_write16(priv, REG_CR, val16);
9426
9427 val8 = SEC_CFG_TX_SEC_ENABLE | SEC_CFG_TXBC_USE_DEFKEY |
9428 SEC_CFG_RX_SEC_ENABLE | SEC_CFG_RXBC_USE_DEFKEY;
9429 val8 |= SEC_CFG_TX_USE_DEFKEY | SEC_CFG_RX_USE_DEFKEY;
9430 rtl8xxxu_write8(priv, REG_SECURITY_CFG, val8);
9431
9432 switch (cmd) {
9433 case SET_KEY:
9434 key->hw_key_idx = key->keyidx;
9435 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
9436 rtl8xxxu_cam_write(priv, key, mac_addr);
9437 retval = 0;
9438 break;
9439 case DISABLE_KEY:
9440 rtl8xxxu_write32(priv, REG_CAM_WRITE, 0x00000000);
9441 val32 = CAM_CMD_POLLING | CAM_CMD_WRITE |
9442 key->keyidx << CAM_CMD_KEY_SHIFT;
9443 rtl8xxxu_write32(priv, REG_CAM_CMD, val32);
9444 retval = 0;
9445 break;
9446 default:
9447 dev_warn(dev, "%s: Unsupported command %02x\n", __func__, cmd);
9448 }
9449
9450 return retval;
9451}
9452
9453static int
9454rtl8xxxu_ampdu_action(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
50ea05ef 9455 struct ieee80211_ampdu_params *params)
26f1fad2
JS		 9456{
9457 struct rtl8xxxu_priv *priv = hw->priv;
9458 struct device *dev = &priv->udev->dev;
9459 u8 ampdu_factor, ampdu_density;
50ea05ef
SS		 9460 struct ieee80211_sta *sta = params->sta;
9461 enum ieee80211_ampdu_mlme_action action = params->action;
26f1fad2
JS		 9462
9463 switch (action) {
9464 case IEEE80211_AMPDU_TX_START:
9465 dev_info(dev, "%s: IEEE80211_AMPDU_TX_START\n", __func__);
9466 ampdu_factor = sta->ht_cap.ampdu_factor;
9467 ampdu_density = sta->ht_cap.ampdu_density;
9468 rtl8xxxu_set_ampdu_factor(priv, ampdu_factor);
9469 rtl8xxxu_set_ampdu_min_space(priv, ampdu_density);
9470 dev_dbg(dev,
9471 "Changed HT: ampdu_factor %02x, ampdu_density %02x\n",
9472 ampdu_factor, ampdu_density);
9473 break;
9474 case IEEE80211_AMPDU_TX_STOP_FLUSH:
9475 dev_info(dev, "%s: IEEE80211_AMPDU_TX_STOP_FLUSH\n", __func__);
9476 rtl8xxxu_set_ampdu_factor(priv, 0);
9477 rtl8xxxu_set_ampdu_min_space(priv, 0);
9478 break;
9479 case IEEE80211_AMPDU_TX_STOP_FLUSH_CONT:
9480 dev_info(dev, "%s: IEEE80211_AMPDU_TX_STOP_FLUSH_CONT\n",
9481 __func__);
9482 rtl8xxxu_set_ampdu_factor(priv, 0);
9483 rtl8xxxu_set_ampdu_min_space(priv, 0);
9484 break;
9485 case IEEE80211_AMPDU_RX_START:
9486 dev_info(dev, "%s: IEEE80211_AMPDU_RX_START\n", __func__);
9487 break;
9488 case IEEE80211_AMPDU_RX_STOP:
9489 dev_info(dev, "%s: IEEE80211_AMPDU_RX_STOP\n", __func__);
9490 break;
9491 default:
9492 break;
9493 }
9494 return 0;
9495}
9496
9497static int rtl8xxxu_start(struct ieee80211_hw *hw)
9498{
9499 struct rtl8xxxu_priv *priv = hw->priv;
9500 struct rtl8xxxu_rx_urb *rx_urb;
9501 struct rtl8xxxu_tx_urb *tx_urb;
9502 unsigned long flags;
9503 int ret, i;
9504
9505 ret = 0;
9506
9507 init_usb_anchor(&priv->rx_anchor);
9508 init_usb_anchor(&priv->tx_anchor);
9509 init_usb_anchor(&priv->int_anchor);
9510
db08de94 9511 priv->fops->enable_rf(priv);
0e28b975
JS		 9512 if (priv->usb_interrupts) {
9513 ret = rtl8xxxu_submit_int_urb(hw);
9514 if (ret)
9515 goto exit;
9516 }
26f1fad2
JS		 9517
9518 for (i = 0; i < RTL8XXXU_TX_URBS; i++) {
9519 tx_urb = kmalloc(sizeof(struct rtl8xxxu_tx_urb), GFP_KERNEL);
9520 if (!tx_urb) {
9521 if (!i)
9522 ret = -ENOMEM;
9523
9524 goto error_out;
9525 }
9526 usb_init_urb(&tx_urb->urb);
9527 INIT_LIST_HEAD(&tx_urb->list);
9528 tx_urb->hw = hw;
9529 list_add(&tx_urb->list, &priv->tx_urb_free_list);
9530 priv->tx_urb_free_count++;
9531 }
9532
9533 priv->tx_stopped = false;
9534
9535 spin_lock_irqsave(&priv->rx_urb_lock, flags);
9536 priv->shutdown = false;
9537 spin_unlock_irqrestore(&priv->rx_urb_lock, flags);
9538
9539 for (i = 0; i < RTL8XXXU_RX_URBS; i++) {
9540 rx_urb = kmalloc(sizeof(struct rtl8xxxu_rx_urb), GFP_KERNEL);
9541 if (!rx_urb) {
9542 if (!i)
9543 ret = -ENOMEM;
9544
9545 goto error_out;
9546 }
9547 usb_init_urb(&rx_urb->urb);
9548 INIT_LIST_HEAD(&rx_urb->list);
9549 rx_urb->hw = hw;
9550
9551 ret = rtl8xxxu_submit_rx_urb(priv, rx_urb);
9552 }
9553exit:
9554 /*
c85ea115 9555 * Accept all data and mgmt frames
26f1fad2 9556 */
c85ea115 9557 rtl8xxxu_write16(priv, REG_RXFLTMAP2, 0xffff);
26f1fad2
JS		 9558 rtl8xxxu_write16(priv, REG_RXFLTMAP0, 0xffff);
9559
9560 rtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, 0x6954341e);
9561
9562 return ret;
9563
9564error_out:
9565 rtl8xxxu_free_tx_resources(priv);
9566 /*
9567 * Disable all data and mgmt frames
9568 */
9569 rtl8xxxu_write16(priv, REG_RXFLTMAP2, 0x0000);
9570 rtl8xxxu_write16(priv, REG_RXFLTMAP0, 0x0000);
9571
9572 return ret;
9573}
9574
9575static void rtl8xxxu_stop(struct ieee80211_hw *hw)
9576{
9577 struct rtl8xxxu_priv *priv = hw->priv;
9578 unsigned long flags;
9579
9580 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff);
9581
9582 rtl8xxxu_write16(priv, REG_RXFLTMAP0, 0x0000);
9583 rtl8xxxu_write16(priv, REG_RXFLTMAP2, 0x0000);
9584
9585 spin_lock_irqsave(&priv->rx_urb_lock, flags);
9586 priv->shutdown = true;
9587 spin_unlock_irqrestore(&priv->rx_urb_lock, flags);
9588
9589 usb_kill_anchored_urbs(&priv->rx_anchor);
9590 usb_kill_anchored_urbs(&priv->tx_anchor);
0e28b975
JS		 9591 if (priv->usb_interrupts)
9592 usb_kill_anchored_urbs(&priv->int_anchor);
26f1fad2 9593
265697eb
JS		 9594 rtl8xxxu_write8(priv, REG_TXPAUSE, 0xff);
9595
fc89a41f 9596 priv->fops->disable_rf(priv);
26f1fad2
JS		 9597
9598 /*
9599 * Disable interrupts
9600 */
0e28b975
JS		 9601 if (priv->usb_interrupts)
9602 rtl8xxxu_write32(priv, REG_USB_HIMR, 0);
26f1fad2
JS		 9603
9604 rtl8xxxu_free_rx_resources(priv);
9605 rtl8xxxu_free_tx_resources(priv);
9606}
9607
9608static const struct ieee80211_ops rtl8xxxu_ops = {
9609 .tx = rtl8xxxu_tx,
9610 .add_interface = rtl8xxxu_add_interface,
9611 .remove_interface = rtl8xxxu_remove_interface,
9612 .config = rtl8xxxu_config,
9613 .conf_tx = rtl8xxxu_conf_tx,
9614 .bss_info_changed = rtl8xxxu_bss_info_changed,
9615 .configure_filter = rtl8xxxu_configure_filter,
9616 .set_rts_threshold = rtl8xxxu_set_rts_threshold,
9617 .start = rtl8xxxu_start,
9618 .stop = rtl8xxxu_stop,
9619 .sw_scan_start = rtl8xxxu_sw_scan_start,
9620 .sw_scan_complete = rtl8xxxu_sw_scan_complete,
9621 .set_key = rtl8xxxu_set_key,
9622 .ampdu_action = rtl8xxxu_ampdu_action,
9623};
9624
9625static int rtl8xxxu_parse_usb(struct rtl8xxxu_priv *priv,
9626 struct usb_interface *interface)
9627{
9628 struct usb_interface_descriptor *interface_desc;
9629 struct usb_host_interface *host_interface;
9630 struct usb_endpoint_descriptor *endpoint;
9631 struct device *dev = &priv->udev->dev;
9632 int i, j = 0, endpoints;
9633 u8 dir, xtype, num;
9634 int ret = 0;
9635
9636 host_interface = &interface->altsetting[0];
9637 interface_desc = &host_interface->desc;
9638 endpoints = interface_desc->bNumEndpoints;
9639
9640 for (i = 0; i < endpoints; i++) {
9641 endpoint = &host_interface->endpoint[i].desc;
9642
9643 dir = endpoint->bEndpointAddress & USB_ENDPOINT_DIR_MASK;
9644 num = usb_endpoint_num(endpoint);
9645 xtype = usb_endpoint_type(endpoint);
9646 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_USB)
9647 dev_dbg(dev,
9648 "%s: endpoint: dir %02x, # %02x, type %02x\n",
9649 __func__, dir, num, xtype);
9650 if (usb_endpoint_dir_in(endpoint) &&
9651 usb_endpoint_xfer_bulk(endpoint)) {
9652 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_USB)
9653 dev_dbg(dev, "%s: in endpoint num %i\n",
9654 __func__, num);
9655
9656 if (priv->pipe_in) {
9657 dev_warn(dev,
9658 "%s: Too many IN pipes\n", __func__);
9659 ret = -EINVAL;
9660 goto exit;
9661 }
9662
9663 priv->pipe_in = usb_rcvbulkpipe(priv->udev, num);
9664 }
9665
9666 if (usb_endpoint_dir_in(endpoint) &&
9667 usb_endpoint_xfer_int(endpoint)) {
9668 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_USB)
9669 dev_dbg(dev, "%s: interrupt endpoint num %i\n",
9670 __func__, num);
9671
9672 if (priv->pipe_interrupt) {
9673 dev_warn(dev, "%s: Too many INTERRUPT pipes\n",
9674 __func__);
9675 ret = -EINVAL;
9676 goto exit;
9677 }
9678
9679 priv->pipe_interrupt = usb_rcvintpipe(priv->udev, num);
9680 }
9681
9682 if (usb_endpoint_dir_out(endpoint) &&
9683 usb_endpoint_xfer_bulk(endpoint)) {
9684 if (rtl8xxxu_debug & RTL8XXXU_DEBUG_USB)
9685 dev_dbg(dev, "%s: out endpoint num %i\n",
9686 __func__, num);
9687 if (j >= RTL8XXXU_OUT_ENDPOINTS) {
9688 dev_warn(dev,
9689 "%s: Too many OUT pipes\n", __func__);
9690 ret = -EINVAL;
9691 goto exit;
9692 }
9693 priv->out_ep[j++] = num;
9694 }
9695 }
9696exit:
9697 priv->nr_out_eps = j;
9698 return ret;
9699}
9700
9701static int rtl8xxxu_probe(struct usb_interface *interface,
9702 const struct usb_device_id *id)
9703{
9704 struct rtl8xxxu_priv *priv;
9705 struct ieee80211_hw *hw;
9706 struct usb_device *udev;
9707 struct ieee80211_supported_band *sband;
9708 int ret = 0;
9709 int untested = 1;
9710
9711 udev = usb_get_dev(interface_to_usbdev(interface));
9712
9713 switch (id->idVendor) {
9714 case USB_VENDOR_ID_REALTEK:
9715 switch(id->idProduct) {
9716 case 0x1724:
9717 case 0x8176:
9718 case 0x8178:
9719 case 0x817f:
9720 untested = 0;
9721 break;
9722 }
9723 break;
9724 case 0x7392:
9725 if (id->idProduct == 0x7811)
9726 untested = 0;
9727 break;
e1d70c9b
JS		 9728 case 0x050d:
9729 if (id->idProduct == 0x1004)
9730 untested = 0;
9731 break;
26f1fad2
JS		 9732 default:
9733 break;
9734 }
9735
9736 if (untested) {
eaa4d14c 9737 rtl8xxxu_debug |= RTL8XXXU_DEBUG_EFUSE;
26f1fad2
JS		 9738 dev_info(&udev->dev,
9739 "This Realtek USB WiFi dongle (0x%04x:0x%04x) is untested!\n",
9740 id->idVendor, id->idProduct);
9741 dev_info(&udev->dev,
9742 "Please report results to Jes.Sorensen@gmail.com\n");
9743 }
9744
9745 hw = ieee80211_alloc_hw(sizeof(struct rtl8xxxu_priv), &rtl8xxxu_ops);
9746 if (!hw) {
9747 ret = -ENOMEM;
9748 goto exit;
9749 }
9750
9751 priv = hw->priv;
9752 priv->hw = hw;
9753 priv->udev = udev;
9754 priv->fops = (struct rtl8xxxu_fileops *)id->driver_info;
9755 mutex_init(&priv->usb_buf_mutex);
9756 mutex_init(&priv->h2c_mutex);
9757 INIT_LIST_HEAD(&priv->tx_urb_free_list);
9758 spin_lock_init(&priv->tx_urb_lock);
9759 INIT_LIST_HEAD(&priv->rx_urb_pending_list);
9760 spin_lock_init(&priv->rx_urb_lock);
9761 INIT_WORK(&priv->rx_urb_wq, rtl8xxxu_rx_urb_work);
9762
9763 usb_set_intfdata(interface, hw);
9764
9765 ret = rtl8xxxu_parse_usb(priv, interface);
9766 if (ret)
9767 goto exit;
9768
9769 ret = rtl8xxxu_identify_chip(priv);
9770 if (ret) {
9771 dev_err(&udev->dev, "Fatal - failed to identify chip\n");
9772 goto exit;
9773 }
9774
9775 ret = rtl8xxxu_read_efuse(priv);
9776 if (ret) {
9777 dev_err(&udev->dev, "Fatal - failed to read EFuse\n");
9778 goto exit;
9779 }
9780
9781 ret = priv->fops->parse_efuse(priv);
9782 if (ret) {
9783 dev_err(&udev->dev, "Fatal - failed to parse EFuse\n");
9784 goto exit;
9785 }
9786
9787 rtl8xxxu_print_chipinfo(priv);
9788
9789 ret = priv->fops->load_firmware(priv);
9790 if (ret) {
9791 dev_err(&udev->dev, "Fatal - failed to load firmware\n");
9792 goto exit;
9793 }
9794
9795 ret = rtl8xxxu_init_device(hw);
9796
9797 hw->wiphy->max_scan_ssids = 1;
9798 hw->wiphy->max_scan_ie_len = IEEE80211_MAX_DATA_LEN;
9799 hw->wiphy->interface_modes = BIT(NL80211_IFTYPE_STATION);
9800 hw->queues = 4;
9801
9802 sband = &rtl8xxxu_supported_band;
9803 sband->ht_cap.ht_supported = true;
9804 sband->ht_cap.ampdu_factor = IEEE80211_HT_MAX_AMPDU_64K;
9805 sband->ht_cap.ampdu_density = IEEE80211_HT_MPDU_DENSITY_16;
9806 sband->ht_cap.cap = IEEE80211_HT_CAP_SGI_20 | IEEE80211_HT_CAP_SGI_40;
9807 memset(&sband->ht_cap.mcs, 0, sizeof(sband->ht_cap.mcs));
9808 sband->ht_cap.mcs.rx_mask[0] = 0xff;
9809 sband->ht_cap.mcs.rx_mask[4] = 0x01;
9810 if (priv->rf_paths > 1) {
9811 sband->ht_cap.mcs.rx_mask[1] = 0xff;
9812 sband->ht_cap.cap |= IEEE80211_HT_CAP_SGI_40;
9813 }
9814 sband->ht_cap.mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
9815 /*
9816 * Some APs will negotiate HT20_40 in a noisy environment leading
9817 * to miserable performance. Rather than defaulting to this, only
9818 * enable it if explicitly requested at module load time.
9819 */
9820 if (rtl8xxxu_ht40_2g) {
9821 dev_info(&udev->dev, "Enabling HT_20_40 on the 2.4GHz band\n");
9822 sband->ht_cap.cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
9823 }
57fbcce3 9824 hw->wiphy->bands[NL80211_BAND_2GHZ] = sband;
26f1fad2
JS		 9825
9826 hw->wiphy->rts_threshold = 2347;
9827
9828 SET_IEEE80211_DEV(priv->hw, &interface->dev);
9829 SET_IEEE80211_PERM_ADDR(hw, priv->mac_addr);
9830
179e1742 9831 hw->extra_tx_headroom = priv->fops->tx_desc_size;
26f1fad2
JS		 9832 ieee80211_hw_set(hw, SIGNAL_DBM);
9833 /*
9834 * The firmware handles rate control
9835 */
9836 ieee80211_hw_set(hw, HAS_RATE_CONTROL);
9837 ieee80211_hw_set(hw, AMPDU_AGGREGATION);
9838
9839 ret = ieee80211_register_hw(priv->hw);
9840 if (ret) {
9841 dev_err(&udev->dev, "%s: Failed to register: %i\n",
9842 __func__, ret);
9843 goto exit;
9844 }
9845
9846exit:
9847 if (ret < 0)
9848 usb_put_dev(udev);
9849 return ret;
9850}
9851
9852static void rtl8xxxu_disconnect(struct usb_interface *interface)
9853{
9854 struct rtl8xxxu_priv *priv;
9855 struct ieee80211_hw *hw;
9856
9857 hw = usb_get_intfdata(interface);
9858 priv = hw->priv;
9859
8cae2f1d
JS		 9860 ieee80211_unregister_hw(hw);
9861
9862 priv->fops->power_off(priv);
9863
26f1fad2
JS		 9864 usb_set_intfdata(interface, NULL);
9865
9866 dev_info(&priv->udev->dev, "disconnecting\n");
9867
26f1fad2
JS		 9868 kfree(priv->fw_data);
9869 mutex_destroy(&priv->usb_buf_mutex);
9870 mutex_destroy(&priv->h2c_mutex);
9871
9872 usb_put_dev(priv->udev);
9873 ieee80211_free_hw(hw);
9874}
9875
9876static struct rtl8xxxu_fileops rtl8723au_fops = {
9877 .parse_efuse = rtl8723au_parse_efuse,
9878 .load_firmware = rtl8723au_load_firmware,
9879 .power_on = rtl8723au_power_on,
fe37d5f6 9880 .power_off = rtl8xxxu_power_off,
7d4ccb8b 9881 .reset_8051 = rtl8xxxu_reset_8051,
74b99bed 9882 .llt_init = rtl8xxxu_init_llt_table,
cb877250 9883 .init_phy_bb = rtl8723au_init_phy_bb,
4062b8ff 9884 .init_phy_rf = rtl8723au_init_phy_rf,
e1547c53 9885 .phy_iq_calibrate = rtl8723au_phy_iq_calibrate,
c3f9506f 9886 .config_channel = rtl8723au_config_channel,
a49c7ce1 9887 .parse_rx_desc = rtl8xxxu_parse_rxdesc16,
db08de94 9888 .enable_rf = rtl8723a_enable_rf,
fc89a41f 9889 .disable_rf = rtl8723a_disable_rf,
747bf237 9890 .usb_quirks = rtl8xxxu_gen1_usb_quirks,
e796dab4 9891 .set_tx_power = rtl8723a_set_tx_power,
f653e690 9892 .update_rate_mask = rtl8723au_update_rate_mask,
beb55316 9893 .report_connect = rtl8xxxu_gen1_report_connect,
26f1fad2 9894 .writeN_block_size = 1024,
ed35d094
JS		 9895 .mbox_ext_reg = REG_HMBOX_EXT_0,
9896 .mbox_ext_width = 2,
dbb2896b 9897 .tx_desc_size = sizeof(struct rtl8xxxu_txdesc32),
a49c7ce1 9898 .rx_desc_size = sizeof(struct rtl8xxxu_rxdesc16),
8634af5e
JS		 9899 .adda_1t_init = 0x0b1b25a0,
9900 .adda_1t_path_on = 0x0bdb25a0,
9901 .adda_2t_path_on_a = 0x04db25a4,
9902 .adda_2t_path_on_b = 0x0b1b25a4,
24e8e7ec 9903 .trxff_boundary = 0x27ff,
9b323ee9
JS		 9904 .pbp_rx = PBP_PAGE_SIZE_128,
9905 .pbp_tx = PBP_PAGE_SIZE_128,
c606e662 9906 .mactable = rtl8723a_mac_init_table,
26f1fad2
JS		 9907};
9908
35a741fe 9909static struct rtl8xxxu_fileops rtl8723bu_fops = {
3c836d60 9910 .parse_efuse = rtl8723bu_parse_efuse,
35a741fe 9911 .load_firmware = rtl8723bu_load_firmware,
42836db1 9912 .power_on = rtl8723bu_power_on,
fe37d5f6 9913 .power_off = rtl8723bu_power_off,
7d4ccb8b 9914 .reset_8051 = rtl8723bu_reset_8051,
35a741fe 9915 .llt_init = rtl8xxxu_auto_llt_table,
cb877250 9916 .init_phy_bb = rtl8723bu_init_phy_bb,
4062b8ff 9917 .init_phy_rf = rtl8723bu_init_phy_rf,
f0d9f5e9 9918 .phy_init_antenna_selection = rtl8723bu_phy_init_antenna_selection,
e1547c53 9919 .phy_iq_calibrate = rtl8723bu_phy_iq_calibrate,
3a56bf6a 9920 .config_channel = rtl8xxxu_gen2_config_channel,
a49c7ce1 9921 .parse_rx_desc = rtl8xxxu_parse_rxdesc24,
3e88ca44 9922 .init_aggregation = rtl8723bu_init_aggregation,
9c79bf95 9923 .init_statistics = rtl8723bu_init_statistics,
db08de94 9924 .enable_rf = rtl8723b_enable_rf,
6a07b791 9925 .disable_rf = rtl8xxxu_gen2_disable_rf,
747bf237 9926 .usb_quirks = rtl8xxxu_gen2_usb_quirks,
e796dab4 9927 .set_tx_power = rtl8723b_set_tx_power,
a8c8dfa5 9928 .update_rate_mask = rtl8xxxu_gen2_update_rate_mask,
32353a78 9929 .report_connect = rtl8xxxu_gen2_report_connect,
adfc0124 9930 .writeN_block_size = 1024,
ed35d094
JS		 9931 .mbox_ext_reg = REG_HMBOX_EXT0_8723B,
9932 .mbox_ext_width = 4,
dbb2896b 9933 .tx_desc_size = sizeof(struct rtl8xxxu_txdesc40),
a49c7ce1 9934 .rx_desc_size = sizeof(struct rtl8xxxu_rxdesc24),
0d698dec 9935 .has_s0s1 = 1,
8634af5e
JS		 9936 .adda_1t_init = 0x01c00014,
9937 .adda_1t_path_on = 0x01c00014,
9938 .adda_2t_path_on_a = 0x01c00014,
9939 .adda_2t_path_on_b = 0x01c00014,
24e8e7ec 9940 .trxff_boundary = 0x3f7f,
9b323ee9
JS		 9941 .pbp_rx = PBP_PAGE_SIZE_256,
9942 .pbp_tx = PBP_PAGE_SIZE_256,
c606e662 9943 .mactable = rtl8723b_mac_init_table,
35a741fe
JS		 9944};
9945
c0963772
KV		 9946#ifdef CONFIG_RTL8XXXU_UNTESTED
9947
26f1fad2
JS		 9948static struct rtl8xxxu_fileops rtl8192cu_fops = {
9949 .parse_efuse = rtl8192cu_parse_efuse,
9950 .load_firmware = rtl8192cu_load_firmware,
9951 .power_on = rtl8192cu_power_on,
fe37d5f6 9952 .power_off = rtl8xxxu_power_off,
7d4ccb8b 9953 .reset_8051 = rtl8xxxu_reset_8051,
74b99bed 9954 .llt_init = rtl8xxxu_init_llt_table,
cb877250 9955 .init_phy_bb = rtl8723au_init_phy_bb,
4062b8ff 9956 .init_phy_rf = rtl8192cu_init_phy_rf,
e1547c53 9957 .phy_iq_calibrate = rtl8723au_phy_iq_calibrate,
c3f9506f 9958 .config_channel = rtl8723au_config_channel,
a49c7ce1 9959 .parse_rx_desc = rtl8xxxu_parse_rxdesc16,
db08de94 9960 .enable_rf = rtl8723a_enable_rf,
fc89a41f 9961 .disable_rf = rtl8723a_disable_rf,
747bf237 9962 .usb_quirks = rtl8xxxu_gen1_usb_quirks,
e796dab4 9963 .set_tx_power = rtl8723a_set_tx_power,
f653e690 9964 .update_rate_mask = rtl8723au_update_rate_mask,
beb55316 9965 .report_connect = rtl8xxxu_gen1_report_connect,
26f1fad2 9966 .writeN_block_size = 128,
ed35d094
JS		 9967 .mbox_ext_reg = REG_HMBOX_EXT_0,
9968 .mbox_ext_width = 2,
dbb2896b 9969 .tx_desc_size = sizeof(struct rtl8xxxu_txdesc32),
a49c7ce1 9970 .rx_desc_size = sizeof(struct rtl8xxxu_rxdesc16),
8634af5e
JS		 9971 .adda_1t_init = 0x0b1b25a0,
9972 .adda_1t_path_on = 0x0bdb25a0,
9973 .adda_2t_path_on_a = 0x04db25a4,
9974 .adda_2t_path_on_b = 0x0b1b25a4,
24e8e7ec 9975 .trxff_boundary = 0x27ff,
9b323ee9
JS		 9976 .pbp_rx = PBP_PAGE_SIZE_128,
9977 .pbp_tx = PBP_PAGE_SIZE_128,
c606e662 9978 .mactable = rtl8723a_mac_init_table,
26f1fad2
JS		 9979};
9980
c0963772
KV		 9981#endif
9982
3307d840
JS		 9983static struct rtl8xxxu_fileops rtl8192eu_fops = {
9984 .parse_efuse = rtl8192eu_parse_efuse,
9985 .load_firmware = rtl8192eu_load_firmware,
c05a9dbf 9986 .power_on = rtl8192eu_power_on,
fe37d5f6 9987 .power_off = rtl8xxxu_power_off,
7d4ccb8b 9988 .reset_8051 = rtl8xxxu_reset_8051,
74b99bed 9989 .llt_init = rtl8xxxu_auto_llt_table,
cb877250 9990 .init_phy_bb = rtl8192eu_init_phy_bb,
4062b8ff 9991 .init_phy_rf = rtl8192eu_init_phy_rf,
f991f4e9 9992 .phy_iq_calibrate = rtl8192eu_phy_iq_calibrate,
3a56bf6a 9993 .config_channel = rtl8xxxu_gen2_config_channel,
a49c7ce1 9994 .parse_rx_desc = rtl8xxxu_parse_rxdesc24,
ae5c01fd 9995 .enable_rf = rtl8192e_enable_rf,
6a07b791 9996 .disable_rf = rtl8xxxu_gen2_disable_rf,
747bf237 9997 .usb_quirks = rtl8xxxu_gen2_usb_quirks,
57e42a21 9998 .set_tx_power = rtl8192e_set_tx_power,
a8c8dfa5 9999 .update_rate_mask = rtl8xxxu_gen2_update_rate_mask,
32353a78 10000 .report_connect = rtl8xxxu_gen2_report_connect,
c05a9dbf 10001 .writeN_block_size = 128,
ed35d094
JS		 10002 .mbox_ext_reg = REG_HMBOX_EXT0_8723B,
10003 .mbox_ext_width = 4,
f3fc2511 10004 .tx_desc_size = sizeof(struct rtl8xxxu_txdesc40),
a49c7ce1 10005 .rx_desc_size = sizeof(struct rtl8xxxu_rxdesc24),
55c0b6ae 10006 .has_s0s1 = 0,
8634af5e
JS		 10007 .adda_1t_init = 0x0fc01616,
10008 .adda_1t_path_on = 0x0fc01616,
10009 .adda_2t_path_on_a = 0x0fc01616,
10010 .adda_2t_path_on_b = 0x0fc01616,
24e8e7ec 10011 .trxff_boundary = 0x3cff,
c606e662 10012 .mactable = rtl8192e_mac_init_table,
89c2a097
JS		 10013 .total_page_num = TX_TOTAL_PAGE_NUM_8192E,
10014 .page_num_hi = TX_PAGE_NUM_HI_PQ_8192E,
10015 .page_num_lo = TX_PAGE_NUM_LO_PQ_8192E,
10016 .page_num_norm = TX_PAGE_NUM_NORM_PQ_8192E,
3307d840
JS		 10017};
10018
26f1fad2
JS		 10019static struct usb_device_id dev_table[] = {
10020{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x8724, 0xff, 0xff, 0xff),
10021 .driver_info = (unsigned long)&rtl8723au_fops},
10022{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x1724, 0xff, 0xff, 0xff),
10023 .driver_info = (unsigned long)&rtl8723au_fops},
10024{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x0724, 0xff, 0xff, 0xff),
10025 .driver_info = (unsigned long)&rtl8723au_fops},
3307d840
JS		 10026{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x818b, 0xff, 0xff, 0xff),
10027 .driver_info = (unsigned long)&rtl8192eu_fops},
35a741fe
JS		 10028{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0xb720, 0xff, 0xff, 0xff),
10029 .driver_info = (unsigned long)&rtl8723bu_fops},
033695bd
KV		 10030#ifdef CONFIG_RTL8XXXU_UNTESTED
10031/* Still supported by rtlwifi */
26f1fad2
JS		 10032{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x8176, 0xff, 0xff, 0xff),
10033 .driver_info = (unsigned long)&rtl8192cu_fops},
10034{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x8178, 0xff, 0xff, 0xff),
10035 .driver_info = (unsigned long)&rtl8192cu_fops},
10036{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x817f, 0xff, 0xff, 0xff),
10037 .driver_info = (unsigned long)&rtl8192cu_fops},
10038/* Tested by Larry Finger */
10039{USB_DEVICE_AND_INTERFACE_INFO(0x7392, 0x7811, 0xff, 0xff, 0xff),
10040 .driver_info = (unsigned long)&rtl8192cu_fops},
e1d70c9b
JS		 10041/* Tested by Andrea Merello */
10042{USB_DEVICE_AND_INTERFACE_INFO(0x050d, 0x1004, 0xff, 0xff, 0xff),
10043 .driver_info = (unsigned long)&rtl8192cu_fops},
26f1fad2
JS		 10044/* Currently untested 8188 series devices */
10045{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x8191, 0xff, 0xff, 0xff),
10046 .driver_info = (unsigned long)&rtl8192cu_fops},
10047{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x8170, 0xff, 0xff, 0xff),
10048 .driver_info = (unsigned long)&rtl8192cu_fops},
10049{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x8177, 0xff, 0xff, 0xff),
10050 .driver_info = (unsigned long)&rtl8192cu_fops},
10051{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x817a, 0xff, 0xff, 0xff),
10052 .driver_info = (unsigned long)&rtl8192cu_fops},
10053{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x817b, 0xff, 0xff, 0xff),
10054 .driver_info = (unsigned long)&rtl8192cu_fops},
10055{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x817d, 0xff, 0xff, 0xff),
10056 .driver_info = (unsigned long)&rtl8192cu_fops},
10057{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x817e, 0xff, 0xff, 0xff),
10058 .driver_info = (unsigned long)&rtl8192cu_fops},
10059{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x818a, 0xff, 0xff, 0xff),
10060 .driver_info = (unsigned long)&rtl8192cu_fops},
10061{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x317f, 0xff, 0xff, 0xff),
10062 .driver_info = (unsigned long)&rtl8192cu_fops},
10063{USB_DEVICE_AND_INTERFACE_INFO(0x1058, 0x0631, 0xff, 0xff, 0xff),
10064 .driver_info = (unsigned long)&rtl8192cu_fops},
10065{USB_DEVICE_AND_INTERFACE_INFO(0x04bb, 0x094c, 0xff, 0xff, 0xff),
10066 .driver_info = (unsigned long)&rtl8192cu_fops},
10067{USB_DEVICE_AND_INTERFACE_INFO(0x050d, 0x1102, 0xff, 0xff, 0xff),
10068 .driver_info = (unsigned long)&rtl8192cu_fops},
10069{USB_DEVICE_AND_INTERFACE_INFO(0x06f8, 0xe033, 0xff, 0xff, 0xff),
10070 .driver_info = (unsigned long)&rtl8192cu_fops},
10071{USB_DEVICE_AND_INTERFACE_INFO(0x07b8, 0x8189, 0xff, 0xff, 0xff),
10072 .driver_info = (unsigned long)&rtl8192cu_fops},
10073{USB_DEVICE_AND_INTERFACE_INFO(0x0846, 0x9041, 0xff, 0xff, 0xff),
10074 .driver_info = (unsigned long)&rtl8192cu_fops},
10075{USB_DEVICE_AND_INTERFACE_INFO(0x0b05, 0x17ba, 0xff, 0xff, 0xff),
10076 .driver_info = (unsigned long)&rtl8192cu_fops},
10077{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x1e1e, 0xff, 0xff, 0xff),
10078 .driver_info = (unsigned long)&rtl8192cu_fops},
10079{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x5088, 0xff, 0xff, 0xff),
10080 .driver_info = (unsigned long)&rtl8192cu_fops},
10081{USB_DEVICE_AND_INTERFACE_INFO(0x0df6, 0x0052, 0xff, 0xff, 0xff),
10082 .driver_info = (unsigned long)&rtl8192cu_fops},
10083{USB_DEVICE_AND_INTERFACE_INFO(0x0df6, 0x005c, 0xff, 0xff, 0xff),
10084 .driver_info = (unsigned long)&rtl8192cu_fops},
10085{USB_DEVICE_AND_INTERFACE_INFO(0x0eb0, 0x9071, 0xff, 0xff, 0xff),
10086 .driver_info = (unsigned long)&rtl8192cu_fops},
10087{USB_DEVICE_AND_INTERFACE_INFO(0x103c, 0x1629, 0xff, 0xff, 0xff),
10088 .driver_info = (unsigned long)&rtl8192cu_fops},
10089{USB_DEVICE_AND_INTERFACE_INFO(0x13d3, 0x3357, 0xff, 0xff, 0xff),
10090 .driver_info = (unsigned long)&rtl8192cu_fops},
10091{USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x3308, 0xff, 0xff, 0xff),
10092 .driver_info = (unsigned long)&rtl8192cu_fops},
10093{USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x330b, 0xff, 0xff, 0xff),
10094 .driver_info = (unsigned long)&rtl8192cu_fops},
10095{USB_DEVICE_AND_INTERFACE_INFO(0x2019, 0x4902, 0xff, 0xff, 0xff),
10096 .driver_info = (unsigned long)&rtl8192cu_fops},
10097{USB_DEVICE_AND_INTERFACE_INFO(0x2019, 0xab2a, 0xff, 0xff, 0xff),
10098 .driver_info = (unsigned long)&rtl8192cu_fops},
10099{USB_DEVICE_AND_INTERFACE_INFO(0x2019, 0xab2e, 0xff, 0xff, 0xff),
10100 .driver_info = (unsigned long)&rtl8192cu_fops},
10101{USB_DEVICE_AND_INTERFACE_INFO(0x2019, 0xed17, 0xff, 0xff, 0xff),
10102 .driver_info = (unsigned long)&rtl8192cu_fops},
10103{USB_DEVICE_AND_INTERFACE_INFO(0x20f4, 0x648b, 0xff, 0xff, 0xff),
10104 .driver_info = (unsigned long)&rtl8192cu_fops},
10105{USB_DEVICE_AND_INTERFACE_INFO(0x4855, 0x0090, 0xff, 0xff, 0xff),
10106 .driver_info = (unsigned long)&rtl8192cu_fops},
10107{USB_DEVICE_AND_INTERFACE_INFO(0x4856, 0x0091, 0xff, 0xff, 0xff),
10108 .driver_info = (unsigned long)&rtl8192cu_fops},
10109{USB_DEVICE_AND_INTERFACE_INFO(0xcdab, 0x8010, 0xff, 0xff, 0xff),
10110 .driver_info = (unsigned long)&rtl8192cu_fops},
26f1fad2
JS		 10111{USB_DEVICE_AND_INTERFACE_INFO(0x04f2, 0xaff7, 0xff, 0xff, 0xff),
10112 .driver_info = (unsigned long)&rtl8192cu_fops},
10113{USB_DEVICE_AND_INTERFACE_INFO(0x04f2, 0xaff9, 0xff, 0xff, 0xff),
10114 .driver_info = (unsigned long)&rtl8192cu_fops},
10115{USB_DEVICE_AND_INTERFACE_INFO(0x04f2, 0xaffa, 0xff, 0xff, 0xff),
10116 .driver_info = (unsigned long)&rtl8192cu_fops},
10117{USB_DEVICE_AND_INTERFACE_INFO(0x04f2, 0xaff8, 0xff, 0xff, 0xff),
10118 .driver_info = (unsigned long)&rtl8192cu_fops},
10119{USB_DEVICE_AND_INTERFACE_INFO(0x04f2, 0xaffb, 0xff, 0xff, 0xff),
10120 .driver_info = (unsigned long)&rtl8192cu_fops},
10121{USB_DEVICE_AND_INTERFACE_INFO(0x04f2, 0xaffc, 0xff, 0xff, 0xff),
10122 .driver_info = (unsigned long)&rtl8192cu_fops},
10123{USB_DEVICE_AND_INTERFACE_INFO(0x2019, 0x1201, 0xff, 0xff, 0xff),
10124 .driver_info = (unsigned long)&rtl8192cu_fops},
10125/* Currently untested 8192 series devices */
10126{USB_DEVICE_AND_INTERFACE_INFO(0x04bb, 0x0950, 0xff, 0xff, 0xff),
10127 .driver_info = (unsigned long)&rtl8192cu_fops},
26f1fad2
JS		 10128{USB_DEVICE_AND_INTERFACE_INFO(0x050d, 0x2102, 0xff, 0xff, 0xff),
10129 .driver_info = (unsigned long)&rtl8192cu_fops},
10130{USB_DEVICE_AND_INTERFACE_INFO(0x050d, 0x2103, 0xff, 0xff, 0xff),
10131 .driver_info = (unsigned long)&rtl8192cu_fops},
10132{USB_DEVICE_AND_INTERFACE_INFO(0x0586, 0x341f, 0xff, 0xff, 0xff),
10133 .driver_info = (unsigned long)&rtl8192cu_fops},
10134{USB_DEVICE_AND_INTERFACE_INFO(0x06f8, 0xe035, 0xff, 0xff, 0xff),
10135 .driver_info = (unsigned long)&rtl8192cu_fops},
10136{USB_DEVICE_AND_INTERFACE_INFO(0x0b05, 0x17ab, 0xff, 0xff, 0xff),
10137 .driver_info = (unsigned long)&rtl8192cu_fops},
10138{USB_DEVICE_AND_INTERFACE_INFO(0x0df6, 0x0061, 0xff, 0xff, 0xff),
10139 .driver_info = (unsigned long)&rtl8192cu_fops},
10140{USB_DEVICE_AND_INTERFACE_INFO(0x0df6, 0x0070, 0xff, 0xff, 0xff),
10141 .driver_info = (unsigned long)&rtl8192cu_fops},
10142{USB_DEVICE_AND_INTERFACE_INFO(0x0789, 0x016d, 0xff, 0xff, 0xff),
10143 .driver_info = (unsigned long)&rtl8192cu_fops},
10144{USB_DEVICE_AND_INTERFACE_INFO(0x07aa, 0x0056, 0xff, 0xff, 0xff),
10145 .driver_info = (unsigned long)&rtl8192cu_fops},
10146{USB_DEVICE_AND_INTERFACE_INFO(0x07b8, 0x8178, 0xff, 0xff, 0xff),
10147 .driver_info = (unsigned long)&rtl8192cu_fops},
10148{USB_DEVICE_AND_INTERFACE_INFO(0x0846, 0x9021, 0xff, 0xff, 0xff),
10149 .driver_info = (unsigned long)&rtl8192cu_fops},
10150{USB_DEVICE_AND_INTERFACE_INFO(0x0846, 0xf001, 0xff, 0xff, 0xff),
10151 .driver_info = (unsigned long)&rtl8192cu_fops},
10152{USB_DEVICE_AND_INTERFACE_INFO(USB_VENDOR_ID_REALTEK, 0x2e2e, 0xff, 0xff, 0xff),
10153 .driver_info = (unsigned long)&rtl8192cu_fops},
10154{USB_DEVICE_AND_INTERFACE_INFO(0x0e66, 0x0019, 0xff, 0xff, 0xff),
10155 .driver_info = (unsigned long)&rtl8192cu_fops},
10156{USB_DEVICE_AND_INTERFACE_INFO(0x0e66, 0x0020, 0xff, 0xff, 0xff),
10157 .driver_info = (unsigned long)&rtl8192cu_fops},
10158{USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x3307, 0xff, 0xff, 0xff),
10159 .driver_info = (unsigned long)&rtl8192cu_fops},
10160{USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x3309, 0xff, 0xff, 0xff),
10161 .driver_info = (unsigned long)&rtl8192cu_fops},
10162{USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x330a, 0xff, 0xff, 0xff),
10163 .driver_info = (unsigned long)&rtl8192cu_fops},
10164{USB_DEVICE_AND_INTERFACE_INFO(0x2019, 0xab2b, 0xff, 0xff, 0xff),
10165 .driver_info = (unsigned long)&rtl8192cu_fops},
10166{USB_DEVICE_AND_INTERFACE_INFO(0x20f4, 0x624d, 0xff, 0xff, 0xff),
10167 .driver_info = (unsigned long)&rtl8192cu_fops},
10168{USB_DEVICE_AND_INTERFACE_INFO(0x2357, 0x0100, 0xff, 0xff, 0xff),
10169 .driver_info = (unsigned long)&rtl8192cu_fops},
10170{USB_DEVICE_AND_INTERFACE_INFO(0x4855, 0x0091, 0xff, 0xff, 0xff),
10171 .driver_info = (unsigned long)&rtl8192cu_fops},
10172{USB_DEVICE_AND_INTERFACE_INFO(0x7392, 0x7822, 0xff, 0xff, 0xff),
10173 .driver_info = (unsigned long)&rtl8192cu_fops},
10174#endif
10175{ }
10176};
10177
10178static struct usb_driver rtl8xxxu_driver = {
10179 .name = DRIVER_NAME,
10180 .probe = rtl8xxxu_probe,
10181 .disconnect = rtl8xxxu_disconnect,
10182 .id_table = dev_table,
6a62f9d5 10183 .no_dynamic_id = 1,
26f1fad2
JS		 10184 .disable_hub_initiated_lpm = 1,
10185};
10186
10187static int __init rtl8xxxu_module_init(void)
10188{
10189 int res;
10190
10191 res = usb_register(&rtl8xxxu_driver);
10192 if (res < 0)
10193 pr_err(DRIVER_NAME ": usb_register() failed (%i)\n", res);
10194
10195 return res;
10196}
10197
10198static void __exit rtl8xxxu_module_exit(void)
10199{
10200 usb_deregister(&rtl8xxxu_driver);
10201}
10202
10203
10204MODULE_DEVICE_TABLE(usb, dev_table);
10205
10206module_init(rtl8xxxu_module_init);
10207module_exit(rtl8xxxu_module_exit);
Linux kernel - Deliverables
This page took 0.856217 seconds and 5 git commands to generate.