Commit | Line | Data |
---|---|---|
95ea3627 | 1 | /* |
7e613e16 ID |
2 | Copyright (C) 2010 Willow Garage <http://www.willowgarage.com> |
3 | Copyright (C) 2004 - 2010 Ivo van Doorn <IvDoorn@gmail.com> | |
9c9a0d14 | 4 | Copyright (C) 2004 - 2009 Gertjan van Wingerde <gwingerde@gmail.com> |
95ea3627 ID |
5 | <http://rt2x00.serialmonkey.com> |
6 | ||
7 | This program is free software; you can redistribute it and/or modify | |
8 | it under the terms of the GNU General Public License as published by | |
9 | the Free Software Foundation; either version 2 of the License, or | |
10 | (at your option) any later version. | |
11 | ||
12 | This program is distributed in the hope that it will be useful, | |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
18 | along with this program; if not, write to the | |
19 | Free Software Foundation, Inc., | |
20 | 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. | |
21 | */ | |
22 | ||
23 | /* | |
24 | Module: rt2x00 | |
25 | Abstract: rt2x00 global information. | |
26 | */ | |
27 | ||
28 | #ifndef RT2X00_H | |
29 | #define RT2X00_H | |
30 | ||
31 | #include <linux/bitops.h> | |
a6b7a407 | 32 | #include <linux/interrupt.h> |
95ea3627 ID |
33 | #include <linux/skbuff.h> |
34 | #include <linux/workqueue.h> | |
35 | #include <linux/firmware.h> | |
a9450b70 | 36 | #include <linux/leds.h> |
3d82346c | 37 | #include <linux/mutex.h> |
61af43c5 | 38 | #include <linux/etherdevice.h> |
cca3e998 | 39 | #include <linux/input-polldev.h> |
96c3da7d | 40 | #include <linux/kfifo.h> |
f0187a19 | 41 | #include <linux/timer.h> |
95ea3627 ID |
42 | |
43 | #include <net/mac80211.h> | |
44 | ||
45 | #include "rt2x00debug.h" | |
b4df4708 | 46 | #include "rt2x00dump.h" |
a9450b70 | 47 | #include "rt2x00leds.h" |
95ea3627 | 48 | #include "rt2x00reg.h" |
181d6902 | 49 | #include "rt2x00queue.h" |
95ea3627 ID |
50 | |
51 | /* | |
52 | * Module information. | |
95ea3627 | 53 | */ |
754be309 | 54 | #define DRV_VERSION "2.3.0" |
95ea3627 ID |
55 | #define DRV_PROJECT "http://rt2x00.serialmonkey.com" |
56 | ||
57 | /* | |
58 | * Debug definitions. | |
59 | * Debug output has to be enabled during compile time. | |
60 | */ | |
61 | #define DEBUG_PRINTK_MSG(__dev, __kernlvl, __lvl, __msg, __args...) \ | |
62 | printk(__kernlvl "%s -> %s: %s - " __msg, \ | |
c94c93da | 63 | wiphy_name((__dev)->hw->wiphy), __func__, __lvl, ##__args) |
95ea3627 ID |
64 | |
65 | #define DEBUG_PRINTK_PROBE(__kernlvl, __lvl, __msg, __args...) \ | |
66 | printk(__kernlvl "%s -> %s: %s - " __msg, \ | |
c94c93da | 67 | KBUILD_MODNAME, __func__, __lvl, ##__args) |
95ea3627 ID |
68 | |
69 | #ifdef CONFIG_RT2X00_DEBUG | |
70 | #define DEBUG_PRINTK(__dev, __kernlvl, __lvl, __msg, __args...) \ | |
e85b4c04 | 71 | DEBUG_PRINTK_MSG(__dev, __kernlvl, __lvl, __msg, ##__args) |
95ea3627 ID |
72 | #else |
73 | #define DEBUG_PRINTK(__dev, __kernlvl, __lvl, __msg, __args...) \ | |
74 | do { } while (0) | |
75 | #endif /* CONFIG_RT2X00_DEBUG */ | |
76 | ||
77 | /* | |
78 | * Various debug levels. | |
79 | * The debug levels PANIC and ERROR both indicate serious problems, | |
80 | * for this reason they should never be ignored. | |
81 | * The special ERROR_PROBE message is for messages that are generated | |
82 | * when the rt2x00_dev is not yet initialized. | |
83 | */ | |
84 | #define PANIC(__dev, __msg, __args...) \ | |
85 | DEBUG_PRINTK_MSG(__dev, KERN_CRIT, "Panic", __msg, ##__args) | |
86 | #define ERROR(__dev, __msg, __args...) \ | |
87 | DEBUG_PRINTK_MSG(__dev, KERN_ERR, "Error", __msg, ##__args) | |
88 | #define ERROR_PROBE(__msg, __args...) \ | |
89 | DEBUG_PRINTK_PROBE(KERN_ERR, "Error", __msg, ##__args) | |
90 | #define WARNING(__dev, __msg, __args...) \ | |
91 | DEBUG_PRINTK(__dev, KERN_WARNING, "Warning", __msg, ##__args) | |
92 | #define NOTICE(__dev, __msg, __args...) \ | |
93 | DEBUG_PRINTK(__dev, KERN_NOTICE, "Notice", __msg, ##__args) | |
94 | #define INFO(__dev, __msg, __args...) \ | |
95 | DEBUG_PRINTK(__dev, KERN_INFO, "Info", __msg, ##__args) | |
96 | #define DEBUG(__dev, __msg, __args...) \ | |
97 | DEBUG_PRINTK(__dev, KERN_DEBUG, "Debug", __msg, ##__args) | |
98 | #define EEPROM(__dev, __msg, __args...) \ | |
99 | DEBUG_PRINTK(__dev, KERN_DEBUG, "EEPROM recovery", __msg, ##__args) | |
100 | ||
bad13639 ID |
101 | /* |
102 | * Duration calculations | |
103 | * The rate variable passed is: 100kbs. | |
104 | * To convert from bytes to bits we multiply size with 8, | |
105 | * then the size is multiplied with 10 to make the | |
106 | * real rate -> rate argument correction. | |
107 | */ | |
108 | #define GET_DURATION(__size, __rate) (((__size) * 8 * 10) / (__rate)) | |
109 | #define GET_DURATION_RES(__size, __rate)(((__size) * 8 * 10) % (__rate)) | |
110 | ||
77e73d18 GW |
111 | /* |
112 | * Determine the number of L2 padding bytes required between the header and | |
113 | * the payload. | |
114 | */ | |
115 | #define L2PAD_SIZE(__hdrlen) (-(__hdrlen) & 3) | |
116 | ||
9f166171 ID |
117 | /* |
118 | * Determine the alignment requirement, | |
119 | * to make sure the 802.11 payload is padded to a 4-byte boundrary | |
120 | * we must determine the address of the payload and calculate the | |
121 | * amount of bytes needed to move the data. | |
122 | */ | |
123 | #define ALIGN_SIZE(__skb, __header) \ | |
124 | ( ((unsigned long)((__skb)->data + (__header))) & 3 ) | |
125 | ||
7a4a77b7 GW |
126 | /* |
127 | * Constants for extra TX headroom for alignment purposes. | |
128 | */ | |
129 | #define RT2X00_ALIGN_SIZE 4 /* Only whole frame needs alignment */ | |
130 | #define RT2X00_L2PAD_SIZE 8 /* Both header & payload need alignment */ | |
131 | ||
95ea3627 ID |
132 | /* |
133 | * Standard timing and size defines. | |
134 | * These values should follow the ieee80211 specifications. | |
135 | */ | |
136 | #define ACK_SIZE 14 | |
137 | #define IEEE80211_HEADER 24 | |
138 | #define PLCP 48 | |
139 | #define BEACON 100 | |
140 | #define PREAMBLE 144 | |
141 | #define SHORT_PREAMBLE 72 | |
142 | #define SLOT_TIME 20 | |
143 | #define SHORT_SLOT_TIME 9 | |
144 | #define SIFS 10 | |
145 | #define PIFS ( SIFS + SLOT_TIME ) | |
146 | #define SHORT_PIFS ( SIFS + SHORT_SLOT_TIME ) | |
147 | #define DIFS ( PIFS + SLOT_TIME ) | |
148 | #define SHORT_DIFS ( SHORT_PIFS + SHORT_SLOT_TIME ) | |
f2fdbc48 | 149 | #define EIFS ( SIFS + DIFS + \ |
bad13639 | 150 | GET_DURATION(IEEE80211_HEADER + ACK_SIZE, 10) ) |
f2fdbc48 | 151 | #define SHORT_EIFS ( SIFS + SHORT_DIFS + \ |
bad13639 | 152 | GET_DURATION(IEEE80211_HEADER + ACK_SIZE, 10) ) |
95ea3627 | 153 | |
66679a65 LE |
154 | /* |
155 | * Structure for average calculation | |
156 | * The avg field contains the actual average value, | |
157 | * but avg_weight is internally used during calculations | |
158 | * to prevent rounding errors. | |
159 | */ | |
160 | struct avg_val { | |
161 | int avg; | |
162 | int avg_weight; | |
163 | }; | |
164 | ||
5822e070 BZ |
165 | enum rt2x00_chip_intf { |
166 | RT2X00_CHIP_INTF_PCI, | |
6e1fdd11 | 167 | RT2X00_CHIP_INTF_PCIE, |
5822e070 | 168 | RT2X00_CHIP_INTF_USB, |
cea90e55 | 169 | RT2X00_CHIP_INTF_SOC, |
5822e070 BZ |
170 | }; |
171 | ||
95ea3627 ID |
172 | /* |
173 | * Chipset identification | |
174 | * The chipset on the device is composed of a RT and RF chip. | |
175 | * The chipset combination is important for determining device capabilities. | |
176 | */ | |
177 | struct rt2x00_chip { | |
178 | u16 rt; | |
49e721ec GW |
179 | #define RT2460 0x2460 |
180 | #define RT2560 0x2560 | |
181 | #define RT2570 0x2570 | |
182 | #define RT2661 0x2661 | |
183 | #define RT2573 0x2573 | |
5ed8f458 | 184 | #define RT2860 0x2860 /* 2.4GHz */ |
e148b4c8 | 185 | #define RT2872 0x2872 /* WSOC */ |
49e721ec | 186 | #define RT2883 0x2883 /* WSOC */ |
49e721ec GW |
187 | #define RT3070 0x3070 |
188 | #define RT3071 0x3071 | |
a9b3a9f7 | 189 | #define RT3090 0x3090 /* 2.4GHz PCIe */ |
49e721ec GW |
190 | #define RT3390 0x3390 |
191 | #define RT3572 0x3572 | |
e148b4c8 GW |
192 | #define RT3593 0x3593 /* PCIe */ |
193 | #define RT3883 0x3883 /* WSOC */ | |
60687ba7 | 194 | #define RT5390 0x5390 /* 2.4GHz */ |
95ea3627 ID |
195 | |
196 | u16 rf; | |
49e721ec | 197 | u16 rev; |
5822e070 BZ |
198 | |
199 | enum rt2x00_chip_intf intf; | |
95ea3627 ID |
200 | }; |
201 | ||
202 | /* | |
203 | * RF register values that belong to a particular channel. | |
204 | */ | |
205 | struct rf_channel { | |
206 | int channel; | |
207 | u32 rf1; | |
208 | u32 rf2; | |
209 | u32 rf3; | |
210 | u32 rf4; | |
211 | }; | |
212 | ||
8c5e7a5f ID |
213 | /* |
214 | * Channel information structure | |
215 | */ | |
216 | struct channel_info { | |
217 | unsigned int flags; | |
218 | #define GEOGRAPHY_ALLOWED 0x00000001 | |
219 | ||
8d1331b3 ID |
220 | short max_power; |
221 | short default_power1; | |
222 | short default_power2; | |
8c5e7a5f ID |
223 | }; |
224 | ||
addc81bd ID |
225 | /* |
226 | * Antenna setup values. | |
227 | */ | |
228 | struct antenna_setup { | |
229 | enum antenna rx; | |
230 | enum antenna tx; | |
d96aa640 RJH |
231 | u8 rx_chain_num; |
232 | u8 tx_chain_num; | |
addc81bd ID |
233 | }; |
234 | ||
95ea3627 | 235 | /* |
ebcf26da | 236 | * Quality statistics about the currently active link. |
95ea3627 | 237 | */ |
ebcf26da | 238 | struct link_qual { |
95ea3627 | 239 | /* |
5352ff65 ID |
240 | * Statistics required for Link tuning by driver |
241 | * The rssi value is provided by rt2x00lib during the | |
242 | * link_tuner() callback function. | |
243 | * The false_cca field is filled during the link_stats() | |
244 | * callback function and could be used during the | |
245 | * link_tuner() callback function. | |
95ea3627 | 246 | */ |
5352ff65 | 247 | int rssi; |
95ea3627 ID |
248 | int false_cca; |
249 | ||
250 | /* | |
5352ff65 ID |
251 | * VGC levels |
252 | * Hardware driver will tune the VGC level during each call | |
253 | * to the link_tuner() callback function. This vgc_level is | |
254 | * is determined based on the link quality statistics like | |
255 | * average RSSI and the false CCA count. | |
95ea3627 | 256 | * |
5352ff65 ID |
257 | * In some cases the drivers need to differentiate between |
258 | * the currently "desired" VGC level and the level configured | |
259 | * in the hardware. The latter is important to reduce the | |
260 | * number of BBP register reads to reduce register access | |
261 | * overhead. For this reason we store both values here. | |
262 | */ | |
263 | u8 vgc_level; | |
264 | u8 vgc_level_reg; | |
265 | ||
266 | /* | |
267 | * Statistics required for Signal quality calculation. | |
268 | * These fields might be changed during the link_stats() | |
269 | * callback function. | |
95ea3627 | 270 | */ |
95ea3627 ID |
271 | int rx_success; |
272 | int rx_failed; | |
95ea3627 ID |
273 | int tx_success; |
274 | int tx_failed; | |
ebcf26da ID |
275 | }; |
276 | ||
69f81a2c ID |
277 | /* |
278 | * Antenna settings about the currently active link. | |
279 | */ | |
280 | struct link_ant { | |
281 | /* | |
282 | * Antenna flags | |
283 | */ | |
284 | unsigned int flags; | |
285 | #define ANTENNA_RX_DIVERSITY 0x00000001 | |
286 | #define ANTENNA_TX_DIVERSITY 0x00000002 | |
287 | #define ANTENNA_MODE_SAMPLE 0x00000004 | |
288 | ||
289 | /* | |
290 | * Currently active TX/RX antenna setup. | |
291 | * When software diversity is used, this will indicate | |
292 | * which antenna is actually used at this time. | |
293 | */ | |
294 | struct antenna_setup active; | |
295 | ||
296 | /* | |
193df183 LE |
297 | * RSSI history information for the antenna. |
298 | * Used to determine when to switch antenna | |
299 | * when using software diversity. | |
69f81a2c | 300 | */ |
193df183 | 301 | int rssi_history; |
69f81a2c ID |
302 | |
303 | /* | |
304 | * Current RSSI average of the currently active antenna. | |
305 | * Similar to the avg_rssi in the link_qual structure | |
306 | * this value is updated by using the walking average. | |
307 | */ | |
66679a65 | 308 | struct avg_val rssi_ant; |
69f81a2c ID |
309 | }; |
310 | ||
ebcf26da ID |
311 | /* |
312 | * To optimize the quality of the link we need to store | |
313 | * the quality of received frames and periodically | |
314 | * optimize the link. | |
315 | */ | |
316 | struct link { | |
317 | /* | |
318 | * Link tuner counter | |
319 | * The number of times the link has been tuned | |
320 | * since the radio has been switched on. | |
321 | */ | |
322 | u32 count; | |
323 | ||
324 | /* | |
325 | * Quality measurement values. | |
326 | */ | |
327 | struct link_qual qual; | |
328 | ||
addc81bd | 329 | /* |
69f81a2c | 330 | * TX/RX antenna setup. |
addc81bd | 331 | */ |
69f81a2c | 332 | struct link_ant ant; |
addc81bd | 333 | |
ebcf26da | 334 | /* |
5352ff65 | 335 | * Currently active average RSSI value |
ebcf26da | 336 | */ |
66679a65 | 337 | struct avg_val avg_rssi; |
eb20b4e8 | 338 | |
95ea3627 ID |
339 | /* |
340 | * Work structure for scheduling periodic link tuning. | |
341 | */ | |
342 | struct delayed_work work; | |
c965c74b ID |
343 | |
344 | /* | |
345 | * Work structure for scheduling periodic watchdog monitoring. | |
cdfd2c5c ID |
346 | * This work must be scheduled on the kernel workqueue, while |
347 | * all other work structures must be queued on the mac80211 | |
348 | * workqueue. This guarantees that the watchdog can schedule | |
349 | * other work structures and wait for their completion in order | |
350 | * to bring the device/driver back into the desired state. | |
c965c74b ID |
351 | */ |
352 | struct delayed_work watchdog_work; | |
9e33a355 HS |
353 | |
354 | /* | |
355 | * Work structure for scheduling periodic AGC adjustments. | |
356 | */ | |
357 | struct delayed_work agc_work; | |
95ea3627 ID |
358 | }; |
359 | ||
bfe6a15d HS |
360 | enum rt2x00_delayed_flags { |
361 | DELAYED_UPDATE_BEACON, | |
362 | }; | |
363 | ||
95ea3627 ID |
364 | /* |
365 | * Interface structure | |
6bb40dd1 ID |
366 | * Per interface configuration details, this structure |
367 | * is allocated as the private data for ieee80211_vif. | |
95ea3627 | 368 | */ |
6bb40dd1 | 369 | struct rt2x00_intf { |
17512dc3 IP |
370 | /* |
371 | * beacon->skb must be protected with the mutex. | |
372 | */ | |
373 | struct mutex beacon_skb_mutex; | |
374 | ||
6bb40dd1 ID |
375 | /* |
376 | * Entry in the beacon queue which belongs to | |
377 | * this interface. Each interface has its own | |
378 | * dedicated beacon entry. | |
379 | */ | |
380 | struct queue_entry *beacon; | |
69cf36a4 | 381 | bool enable_beacon; |
95ea3627 | 382 | |
6bb40dd1 ID |
383 | /* |
384 | * Actions that needed rescheduling. | |
385 | */ | |
bfe6a15d | 386 | unsigned long delayed_flags; |
f591fa5d | 387 | |
d4764b29 ID |
388 | /* |
389 | * Software sequence counter, this is only required | |
390 | * for hardware which doesn't support hardware | |
391 | * sequence counting. | |
392 | */ | |
393 | spinlock_t seqlock; | |
f591fa5d | 394 | u16 seqno; |
6bb40dd1 ID |
395 | }; |
396 | ||
397 | static inline struct rt2x00_intf* vif_to_intf(struct ieee80211_vif *vif) | |
95ea3627 | 398 | { |
6bb40dd1 | 399 | return (struct rt2x00_intf *)vif->drv_priv; |
95ea3627 ID |
400 | } |
401 | ||
31562e80 ID |
402 | /** |
403 | * struct hw_mode_spec: Hardware specifications structure | |
404 | * | |
95ea3627 ID |
405 | * Details about the supported modes, rates and channels |
406 | * of a particular chipset. This is used by rt2x00lib | |
407 | * to build the ieee80211_hw_mode array for mac80211. | |
31562e80 ID |
408 | * |
409 | * @supported_bands: Bitmask contained the supported bands (2.4GHz, 5.2GHz). | |
410 | * @supported_rates: Rate types which are supported (CCK, OFDM). | |
411 | * @num_channels: Number of supported channels. This is used as array size | |
412 | * for @tx_power_a, @tx_power_bg and @channels. | |
9a46d44e | 413 | * @channels: Device/chipset specific channel values (See &struct rf_channel). |
8c5e7a5f | 414 | * @channels_info: Additional information for channels (See &struct channel_info). |
35f00cfc | 415 | * @ht: Driver HT Capabilities (See &ieee80211_sta_ht_cap). |
95ea3627 ID |
416 | */ |
417 | struct hw_mode_spec { | |
31562e80 ID |
418 | unsigned int supported_bands; |
419 | #define SUPPORT_BAND_2GHZ 0x00000001 | |
420 | #define SUPPORT_BAND_5GHZ 0x00000002 | |
421 | ||
422 | unsigned int supported_rates; | |
423 | #define SUPPORT_RATE_CCK 0x00000001 | |
424 | #define SUPPORT_RATE_OFDM 0x00000002 | |
425 | ||
426 | unsigned int num_channels; | |
427 | const struct rf_channel *channels; | |
8c5e7a5f | 428 | const struct channel_info *channels_info; |
35f00cfc ID |
429 | |
430 | struct ieee80211_sta_ht_cap ht; | |
95ea3627 ID |
431 | }; |
432 | ||
5c58ee51 ID |
433 | /* |
434 | * Configuration structure wrapper around the | |
435 | * mac80211 configuration structure. | |
436 | * When mac80211 configures the driver, rt2x00lib | |
437 | * can precalculate values which are equal for all | |
438 | * rt2x00 drivers. Those values can be stored in here. | |
439 | */ | |
440 | struct rt2x00lib_conf { | |
441 | struct ieee80211_conf *conf; | |
8c5e7a5f | 442 | |
5c58ee51 | 443 | struct rf_channel rf; |
8c5e7a5f | 444 | struct channel_info channel; |
5c58ee51 ID |
445 | }; |
446 | ||
72810379 ID |
447 | /* |
448 | * Configuration structure for erp settings. | |
449 | */ | |
450 | struct rt2x00lib_erp { | |
451 | int short_preamble; | |
e360c4cb | 452 | int cts_protection; |
72810379 | 453 | |
881d948c | 454 | u32 basic_rates; |
e4ea1c40 ID |
455 | |
456 | int slot_time; | |
457 | ||
458 | short sifs; | |
459 | short pifs; | |
460 | short difs; | |
461 | short eifs; | |
8a566afe ID |
462 | |
463 | u16 beacon_int; | |
87c1915d | 464 | u16 ht_opmode; |
72810379 ID |
465 | }; |
466 | ||
2bb057d0 ID |
467 | /* |
468 | * Configuration structure for hardware encryption. | |
469 | */ | |
470 | struct rt2x00lib_crypto { | |
471 | enum cipher cipher; | |
472 | ||
473 | enum set_key_cmd cmd; | |
474 | const u8 *address; | |
475 | ||
476 | u32 bssidx; | |
2bb057d0 ID |
477 | |
478 | u8 key[16]; | |
479 | u8 tx_mic[8]; | |
480 | u8 rx_mic[8]; | |
f03fcfc1 HS |
481 | |
482 | int wcid; | |
2bb057d0 ID |
483 | }; |
484 | ||
6bb40dd1 ID |
485 | /* |
486 | * Configuration structure wrapper around the | |
487 | * rt2x00 interface configuration handler. | |
488 | */ | |
489 | struct rt2x00intf_conf { | |
490 | /* | |
491 | * Interface type | |
492 | */ | |
05c914fe | 493 | enum nl80211_iftype type; |
6bb40dd1 ID |
494 | |
495 | /* | |
25985edc | 496 | * TSF sync value, this is dependent on the operation type. |
6bb40dd1 ID |
497 | */ |
498 | enum tsf_sync sync; | |
499 | ||
500 | /* | |
25985edc LDM |
501 | * The MAC and BSSID addresses are simple array of bytes, |
502 | * these arrays are little endian, so when sending the addresses | |
6bb40dd1 ID |
503 | * to the drivers, copy the it into a endian-signed variable. |
504 | * | |
505 | * Note that all devices (except rt2500usb) have 32 bits | |
506 | * register word sizes. This means that whatever variable we | |
507 | * pass _must_ be a multiple of 32 bits. Otherwise the device | |
508 | * might not accept what we are sending to it. | |
509 | * This will also make it easier for the driver to write | |
510 | * the data to the device. | |
511 | */ | |
512 | __le32 mac[2]; | |
513 | __le32 bssid[2]; | |
514 | }; | |
515 | ||
b4943d81 HS |
516 | /* |
517 | * Private structure for storing STA details | |
518 | * wcid: Wireless Client ID | |
519 | */ | |
520 | struct rt2x00_sta { | |
521 | int wcid; | |
522 | }; | |
523 | ||
524 | static inline struct rt2x00_sta* sta_to_rt2x00_sta(struct ieee80211_sta *sta) | |
525 | { | |
526 | return (struct rt2x00_sta *)sta->drv_priv; | |
527 | } | |
528 | ||
95ea3627 ID |
529 | /* |
530 | * rt2x00lib callback functions. | |
531 | */ | |
532 | struct rt2x00lib_ops { | |
533 | /* | |
534 | * Interrupt handlers. | |
535 | */ | |
536 | irq_handler_t irq_handler; | |
537 | ||
96c3da7d HS |
538 | /* |
539 | * TX status tasklet handler. | |
540 | */ | |
541 | void (*txstatus_tasklet) (unsigned long data); | |
c5c65761 HS |
542 | void (*pretbtt_tasklet) (unsigned long data); |
543 | void (*tbtt_tasklet) (unsigned long data); | |
544 | void (*rxdone_tasklet) (unsigned long data); | |
545 | void (*autowake_tasklet) (unsigned long data); | |
96c3da7d | 546 | |
95ea3627 ID |
547 | /* |
548 | * Device init handlers. | |
549 | */ | |
550 | int (*probe_hw) (struct rt2x00_dev *rt2x00dev); | |
551 | char *(*get_firmware_name) (struct rt2x00_dev *rt2x00dev); | |
0cbe0064 ID |
552 | int (*check_firmware) (struct rt2x00_dev *rt2x00dev, |
553 | const u8 *data, const size_t len); | |
554 | int (*load_firmware) (struct rt2x00_dev *rt2x00dev, | |
555 | const u8 *data, const size_t len); | |
95ea3627 ID |
556 | |
557 | /* | |
558 | * Device initialization/deinitialization handlers. | |
559 | */ | |
560 | int (*initialize) (struct rt2x00_dev *rt2x00dev); | |
561 | void (*uninitialize) (struct rt2x00_dev *rt2x00dev); | |
562 | ||
837e7f24 | 563 | /* |
181d6902 | 564 | * queue initialization handlers |
837e7f24 | 565 | */ |
798b7adb ID |
566 | bool (*get_entry_state) (struct queue_entry *entry); |
567 | void (*clear_entry) (struct queue_entry *entry); | |
837e7f24 | 568 | |
95ea3627 ID |
569 | /* |
570 | * Radio control handlers. | |
571 | */ | |
572 | int (*set_device_state) (struct rt2x00_dev *rt2x00dev, | |
573 | enum dev_state state); | |
574 | int (*rfkill_poll) (struct rt2x00_dev *rt2x00dev); | |
ebcf26da ID |
575 | void (*link_stats) (struct rt2x00_dev *rt2x00dev, |
576 | struct link_qual *qual); | |
5352ff65 ID |
577 | void (*reset_tuner) (struct rt2x00_dev *rt2x00dev, |
578 | struct link_qual *qual); | |
579 | void (*link_tuner) (struct rt2x00_dev *rt2x00dev, | |
580 | struct link_qual *qual, const u32 count); | |
9e33a355 | 581 | void (*gain_calibration) (struct rt2x00_dev *rt2x00dev); |
dbba306f ID |
582 | |
583 | /* | |
584 | * Data queue handlers. | |
585 | */ | |
c965c74b | 586 | void (*watchdog) (struct rt2x00_dev *rt2x00dev); |
dbba306f ID |
587 | void (*start_queue) (struct data_queue *queue); |
588 | void (*kick_queue) (struct data_queue *queue); | |
589 | void (*stop_queue) (struct data_queue *queue); | |
152a5992 | 590 | void (*flush_queue) (struct data_queue *queue, bool drop); |
0e0d39e5 | 591 | void (*tx_dma_done) (struct queue_entry *entry); |
95ea3627 ID |
592 | |
593 | /* | |
594 | * TX control handlers | |
595 | */ | |
93331458 | 596 | void (*write_tx_desc) (struct queue_entry *entry, |
61486e0f | 597 | struct txentry_desc *txdesc); |
76dd5ddf GW |
598 | void (*write_tx_data) (struct queue_entry *entry, |
599 | struct txentry_desc *txdesc); | |
f224f4ef GW |
600 | void (*write_beacon) (struct queue_entry *entry, |
601 | struct txentry_desc *txdesc); | |
69cf36a4 | 602 | void (*clear_beacon) (struct queue_entry *entry); |
f1ca2167 | 603 | int (*get_tx_data_len) (struct queue_entry *entry); |
95ea3627 ID |
604 | |
605 | /* | |
606 | * RX control handlers | |
607 | */ | |
181d6902 ID |
608 | void (*fill_rxdone) (struct queue_entry *entry, |
609 | struct rxdone_entry_desc *rxdesc); | |
95ea3627 ID |
610 | |
611 | /* | |
612 | * Configuration handlers. | |
613 | */ | |
2bb057d0 ID |
614 | int (*config_shared_key) (struct rt2x00_dev *rt2x00dev, |
615 | struct rt2x00lib_crypto *crypto, | |
616 | struct ieee80211_key_conf *key); | |
617 | int (*config_pairwise_key) (struct rt2x00_dev *rt2x00dev, | |
618 | struct rt2x00lib_crypto *crypto, | |
619 | struct ieee80211_key_conf *key); | |
3a643d24 ID |
620 | void (*config_filter) (struct rt2x00_dev *rt2x00dev, |
621 | const unsigned int filter_flags); | |
6bb40dd1 ID |
622 | void (*config_intf) (struct rt2x00_dev *rt2x00dev, |
623 | struct rt2x00_intf *intf, | |
624 | struct rt2x00intf_conf *conf, | |
625 | const unsigned int flags); | |
626 | #define CONFIG_UPDATE_TYPE ( 1 << 1 ) | |
627 | #define CONFIG_UPDATE_MAC ( 1 << 2 ) | |
628 | #define CONFIG_UPDATE_BSSID ( 1 << 3 ) | |
629 | ||
3a643d24 | 630 | void (*config_erp) (struct rt2x00_dev *rt2x00dev, |
02044643 HS |
631 | struct rt2x00lib_erp *erp, |
632 | u32 changed); | |
e4ea1c40 ID |
633 | void (*config_ant) (struct rt2x00_dev *rt2x00dev, |
634 | struct antenna_setup *ant); | |
6bb40dd1 ID |
635 | void (*config) (struct rt2x00_dev *rt2x00dev, |
636 | struct rt2x00lib_conf *libconf, | |
e4ea1c40 | 637 | const unsigned int changed_flags); |
b4943d81 HS |
638 | int (*sta_add) (struct rt2x00_dev *rt2x00dev, |
639 | struct ieee80211_vif *vif, | |
640 | struct ieee80211_sta *sta); | |
641 | int (*sta_remove) (struct rt2x00_dev *rt2x00dev, | |
642 | int wcid); | |
95ea3627 ID |
643 | }; |
644 | ||
645 | /* | |
646 | * rt2x00 driver callback operation structure. | |
647 | */ | |
648 | struct rt2x00_ops { | |
649 | const char *name; | |
6bb40dd1 ID |
650 | const unsigned int max_sta_intf; |
651 | const unsigned int max_ap_intf; | |
95ea3627 ID |
652 | const unsigned int eeprom_size; |
653 | const unsigned int rf_size; | |
61448f88 | 654 | const unsigned int tx_queues; |
e6218cc4 | 655 | const unsigned int extra_tx_headroom; |
181d6902 ID |
656 | const struct data_queue_desc *rx; |
657 | const struct data_queue_desc *tx; | |
658 | const struct data_queue_desc *bcn; | |
659 | const struct data_queue_desc *atim; | |
95ea3627 | 660 | const struct rt2x00lib_ops *lib; |
e796643e | 661 | const void *drv; |
95ea3627 ID |
662 | const struct ieee80211_ops *hw; |
663 | #ifdef CONFIG_RT2X00_LIB_DEBUGFS | |
664 | const struct rt2x00debug *debugfs; | |
665 | #endif /* CONFIG_RT2X00_LIB_DEBUGFS */ | |
666 | }; | |
667 | ||
483272f5 | 668 | /* |
7dab73b3 | 669 | * rt2x00 state flags |
483272f5 | 670 | */ |
7dab73b3 | 671 | enum rt2x00_state_flags { |
483272f5 | 672 | /* |
7dab73b3 | 673 | * Device flags |
483272f5 | 674 | */ |
0262ab0d ID |
675 | DEVICE_STATE_PRESENT, |
676 | DEVICE_STATE_REGISTERED_HW, | |
677 | DEVICE_STATE_INITIALIZED, | |
678 | DEVICE_STATE_STARTED, | |
0262ab0d | 679 | DEVICE_STATE_ENABLED_RADIO, |
d8147f9d | 680 | DEVICE_STATE_SCANNING, |
483272f5 | 681 | |
2bb057d0 ID |
682 | /* |
683 | * Driver configuration | |
684 | */ | |
35f00cfc | 685 | CONFIG_CHANNEL_HT40, |
1c0bcf89 | 686 | CONFIG_POWERSAVING, |
483272f5 ID |
687 | }; |
688 | ||
7dab73b3 ID |
689 | /* |
690 | * rt2x00 capability flags | |
691 | */ | |
692 | enum rt2x00_capability_flags { | |
693 | /* | |
694 | * Requirements | |
695 | */ | |
696 | REQUIRE_FIRMWARE, | |
697 | REQUIRE_BEACON_GUARD, | |
698 | REQUIRE_ATIM_QUEUE, | |
699 | REQUIRE_DMA, | |
700 | REQUIRE_COPY_IV, | |
701 | REQUIRE_L2PAD, | |
702 | REQUIRE_TXSTATUS_FIFO, | |
703 | REQUIRE_TASKLET_CONTEXT, | |
704 | REQUIRE_SW_SEQNO, | |
705 | REQUIRE_HT_TX_DESC, | |
1c0bcf89 | 706 | REQUIRE_PS_AUTOWAKE, |
7dab73b3 ID |
707 | |
708 | /* | |
709 | * Capabilities | |
710 | */ | |
711 | CAPABILITY_HW_BUTTON, | |
712 | CAPABILITY_HW_CRYPTO, | |
713 | CAPABILITY_POWER_LIMIT, | |
714 | CAPABILITY_CONTROL_FILTERS, | |
715 | CAPABILITY_CONTROL_FILTER_PSPOLL, | |
716 | CAPABILITY_PRE_TBTT_INTERRUPT, | |
717 | CAPABILITY_LINK_TUNING, | |
718 | CAPABILITY_FRAME_TYPE, | |
719 | CAPABILITY_RF_SEQUENCE, | |
720 | CAPABILITY_EXTERNAL_LNA_A, | |
721 | CAPABILITY_EXTERNAL_LNA_BG, | |
722 | CAPABILITY_DOUBLE_ANTENNA, | |
fdbc7b0a | 723 | CAPABILITY_BT_COEXIST, |
7dab73b3 ID |
724 | }; |
725 | ||
95ea3627 ID |
726 | /* |
727 | * rt2x00 device structure. | |
728 | */ | |
729 | struct rt2x00_dev { | |
730 | /* | |
731 | * Device structure. | |
732 | * The structure stored in here depends on the | |
733 | * system bus (PCI or USB). | |
734 | * When accessing this variable, the rt2x00dev_{pci,usb} | |
49513481 | 735 | * macros should be used for correct typecasting. |
95ea3627 | 736 | */ |
14a3bf89 | 737 | struct device *dev; |
95ea3627 ID |
738 | |
739 | /* | |
740 | * Callback functions. | |
741 | */ | |
742 | const struct rt2x00_ops *ops; | |
743 | ||
744 | /* | |
745 | * IEEE80211 control structure. | |
746 | */ | |
747 | struct ieee80211_hw *hw; | |
8318d78a JB |
748 | struct ieee80211_supported_band bands[IEEE80211_NUM_BANDS]; |
749 | enum ieee80211_band curr_band; | |
e5ef5bad | 750 | int curr_freq; |
95ea3627 | 751 | |
95ea3627 ID |
752 | /* |
753 | * If enabled, the debugfs interface structures | |
754 | * required for deregistration of debugfs. | |
755 | */ | |
756 | #ifdef CONFIG_RT2X00_LIB_DEBUGFS | |
4d8dd66c | 757 | struct rt2x00debug_intf *debugfs_intf; |
95ea3627 ID |
758 | #endif /* CONFIG_RT2X00_LIB_DEBUGFS */ |
759 | ||
a9450b70 ID |
760 | /* |
761 | * LED structure for changing the LED status | |
762 | * by mac8011 or the kernel. | |
763 | */ | |
764 | #ifdef CONFIG_RT2X00_LIB_LEDS | |
a9450b70 ID |
765 | struct rt2x00_led led_radio; |
766 | struct rt2x00_led led_assoc; | |
767 | struct rt2x00_led led_qual; | |
768 | u16 led_mcu_reg; | |
769 | #endif /* CONFIG_RT2X00_LIB_LEDS */ | |
770 | ||
95ea3627 | 771 | /* |
7dab73b3 ID |
772 | * Device state flags. |
773 | * In these flags the current status is stored. | |
774 | * Access to these flags should occur atomically. | |
95ea3627 ID |
775 | */ |
776 | unsigned long flags; | |
95ea3627 | 777 | |
7dab73b3 ID |
778 | /* |
779 | * Device capabiltiy flags. | |
780 | * In these flags the device/driver capabilities are stored. | |
781 | * Access to these flags should occur non-atomically. | |
782 | */ | |
783 | unsigned long cap_flags; | |
784 | ||
440ddada ID |
785 | /* |
786 | * Device information, Bus IRQ and name (PCI, SoC) | |
787 | */ | |
788 | int irq; | |
789 | const char *name; | |
790 | ||
95ea3627 ID |
791 | /* |
792 | * Chipset identification. | |
793 | */ | |
794 | struct rt2x00_chip chip; | |
795 | ||
796 | /* | |
797 | * hw capability specifications. | |
798 | */ | |
799 | struct hw_mode_spec spec; | |
800 | ||
addc81bd ID |
801 | /* |
802 | * This is the default TX/RX antenna setup as indicated | |
6d64360a | 803 | * by the device's EEPROM. |
addc81bd ID |
804 | */ |
805 | struct antenna_setup default_ant; | |
806 | ||
95ea3627 ID |
807 | /* |
808 | * Register pointers | |
21795094 ID |
809 | * csr.base: CSR base register address. (PCI) |
810 | * csr.cache: CSR cache for usb_control_msg. (USB) | |
95ea3627 | 811 | */ |
21795094 ID |
812 | union csr { |
813 | void __iomem *base; | |
814 | void *cache; | |
815 | } csr; | |
95ea3627 | 816 | |
3d82346c | 817 | /* |
8ff48a8b ID |
818 | * Mutex to protect register accesses. |
819 | * For PCI and USB devices it protects against concurrent indirect | |
820 | * register access (BBP, RF, MCU) since accessing those | |
821 | * registers require multiple calls to the CSR registers. | |
822 | * For USB devices it also protects the csr_cache since that | |
823 | * field is used for normal CSR access and it cannot support | |
824 | * multiple callers simultaneously. | |
825 | */ | |
826 | struct mutex csr_mutex; | |
3d82346c | 827 | |
3c4f2085 ID |
828 | /* |
829 | * Current packet filter configuration for the device. | |
830 | * This contains all currently active FIF_* flags send | |
831 | * to us by mac80211 during configure_filter(). | |
832 | */ | |
833 | unsigned int packet_filter; | |
834 | ||
95ea3627 | 835 | /* |
6bb40dd1 ID |
836 | * Interface details: |
837 | * - Open ap interface count. | |
838 | * - Open sta interface count. | |
839 | * - Association count. | |
69cf36a4 | 840 | * - Beaconing enabled count. |
95ea3627 | 841 | */ |
6bb40dd1 ID |
842 | unsigned int intf_ap_count; |
843 | unsigned int intf_sta_count; | |
844 | unsigned int intf_associated; | |
69cf36a4 | 845 | unsigned int intf_beaconing; |
95ea3627 ID |
846 | |
847 | /* | |
848 | * Link quality | |
849 | */ | |
850 | struct link link; | |
851 | ||
852 | /* | |
853 | * EEPROM data. | |
854 | */ | |
855 | __le16 *eeprom; | |
856 | ||
857 | /* | |
858 | * Active RF register values. | |
859 | * These are stored here so we don't need | |
860 | * to read the rf registers and can directly | |
861 | * use this value instead. | |
862 | * This field should be accessed by using | |
863 | * rt2x00_rf_read() and rt2x00_rf_write(). | |
864 | */ | |
865 | u32 *rf; | |
866 | ||
ba2ab471 ID |
867 | /* |
868 | * LNA gain | |
869 | */ | |
870 | short lna_gain; | |
871 | ||
95ea3627 ID |
872 | /* |
873 | * Current TX power value. | |
874 | */ | |
875 | u16 tx_power; | |
876 | ||
42c82857 ID |
877 | /* |
878 | * Current retry values. | |
879 | */ | |
880 | u8 short_retry; | |
881 | u8 long_retry; | |
882 | ||
95ea3627 ID |
883 | /* |
884 | * Rssi <-> Dbm offset | |
885 | */ | |
886 | u8 rssi_offset; | |
887 | ||
888 | /* | |
889 | * Frequency offset (for rt61pci & rt73usb). | |
890 | */ | |
891 | u8 freq_offset; | |
892 | ||
35f00cfc ID |
893 | /* |
894 | * Calibration information (for rt2800usb & rt2800pci). | |
895 | * [0] -> BW20 | |
896 | * [1] -> BW40 | |
897 | */ | |
898 | u8 calibration[2]; | |
899 | ||
1c0bcf89 ID |
900 | /* |
901 | * Association id. | |
902 | */ | |
903 | u16 aid; | |
904 | ||
6b347bff ID |
905 | /* |
906 | * Beacon interval. | |
907 | */ | |
908 | u16 beacon_int; | |
909 | ||
1c0bcf89 ID |
910 | /** |
911 | * Timestamp of last received beacon | |
912 | */ | |
913 | unsigned long last_beacon; | |
914 | ||
95ea3627 ID |
915 | /* |
916 | * Low level statistics which will have | |
917 | * to be kept up to date while device is running. | |
918 | */ | |
919 | struct ieee80211_low_level_stats low_level_stats; | |
920 | ||
0439f536 ID |
921 | /** |
922 | * Work queue for all work which should not be placed | |
923 | * on the mac80211 workqueue (because of dependencies | |
924 | * between various work structures). | |
925 | */ | |
926 | struct workqueue_struct *workqueue; | |
927 | ||
95ea3627 | 928 | /* |
4150c572 | 929 | * Scheduled work. |
8e260c22 ID |
930 | * NOTE: intf_work will use ieee80211_iterate_active_interfaces() |
931 | * which means it cannot be placed on the hw->workqueue | |
932 | * due to RTNL locking requirements. | |
95ea3627 | 933 | */ |
6bb40dd1 | 934 | struct work_struct intf_work; |
95ea3627 | 935 | |
7e613e16 ID |
936 | /** |
937 | * Scheduled work for TX/RX done handling (USB devices) | |
938 | */ | |
939 | struct work_struct rxdone_work; | |
940 | struct work_struct txdone_work; | |
941 | ||
1c0bcf89 ID |
942 | /* |
943 | * Powersaving work | |
944 | */ | |
945 | struct delayed_work autowakeup_work; | |
946 | ||
95ea3627 | 947 | /* |
e74df4a7 | 948 | * Data queue arrays for RX, TX, Beacon and ATIM. |
95ea3627 | 949 | */ |
b869767b | 950 | unsigned int data_queues; |
181d6902 ID |
951 | struct data_queue *rx; |
952 | struct data_queue *tx; | |
953 | struct data_queue *bcn; | |
e74df4a7 | 954 | struct data_queue *atim; |
95ea3627 ID |
955 | |
956 | /* | |
957 | * Firmware image. | |
958 | */ | |
959 | const struct firmware *fw; | |
ee134fcc | 960 | |
96c3da7d HS |
961 | /* |
962 | * FIFO for storing tx status reports between isr and tasklet. | |
963 | */ | |
c4d63244 | 964 | DECLARE_KFIFO_PTR(txstatus_fifo, u32); |
96c3da7d | 965 | |
f0187a19 JS |
966 | /* |
967 | * Timer to ensure tx status reports are read (rt2800usb). | |
968 | */ | |
969 | struct timer_list txstatus_timer; | |
970 | ||
96c3da7d HS |
971 | /* |
972 | * Tasklet for processing tx status reports (rt2800pci). | |
973 | */ | |
974 | struct tasklet_struct txstatus_tasklet; | |
c5c65761 HS |
975 | struct tasklet_struct pretbtt_tasklet; |
976 | struct tasklet_struct tbtt_tasklet; | |
977 | struct tasklet_struct rxdone_tasklet; | |
978 | struct tasklet_struct autowake_tasklet; | |
979 | ||
980 | /* | |
981 | * Protect the interrupt mask register. | |
982 | */ | |
983 | spinlock_t irqmask_lock; | |
95ea3627 ID |
984 | }; |
985 | ||
1f285f14 BZ |
986 | /* |
987 | * Register defines. | |
988 | * Some registers require multiple attempts before success, | |
989 | * in those cases REGISTER_BUSY_COUNT attempts should be | |
990 | * taken with a REGISTER_BUSY_DELAY interval. | |
991 | */ | |
ae4ecb9f | 992 | #define REGISTER_BUSY_COUNT 100 |
1f285f14 BZ |
993 | #define REGISTER_BUSY_DELAY 100 |
994 | ||
95ea3627 ID |
995 | /* |
996 | * Generic RF access. | |
997 | * The RF is being accessed by word index. | |
998 | */ | |
0e14f6d3 | 999 | static inline void rt2x00_rf_read(struct rt2x00_dev *rt2x00dev, |
95ea3627 ID |
1000 | const unsigned int word, u32 *data) |
1001 | { | |
6b26dead PR |
1002 | BUG_ON(word < 1 || word > rt2x00dev->ops->rf_size / sizeof(u32)); |
1003 | *data = rt2x00dev->rf[word - 1]; | |
95ea3627 ID |
1004 | } |
1005 | ||
0e14f6d3 | 1006 | static inline void rt2x00_rf_write(struct rt2x00_dev *rt2x00dev, |
95ea3627 ID |
1007 | const unsigned int word, u32 data) |
1008 | { | |
6b26dead PR |
1009 | BUG_ON(word < 1 || word > rt2x00dev->ops->rf_size / sizeof(u32)); |
1010 | rt2x00dev->rf[word - 1] = data; | |
95ea3627 ID |
1011 | } |
1012 | ||
1013 | /* | |
1014 | * Generic EEPROM access. | |
1015 | * The EEPROM is being accessed by word index. | |
1016 | */ | |
0e14f6d3 | 1017 | static inline void *rt2x00_eeprom_addr(struct rt2x00_dev *rt2x00dev, |
95ea3627 ID |
1018 | const unsigned int word) |
1019 | { | |
1020 | return (void *)&rt2x00dev->eeprom[word]; | |
1021 | } | |
1022 | ||
0e14f6d3 | 1023 | static inline void rt2x00_eeprom_read(struct rt2x00_dev *rt2x00dev, |
95ea3627 ID |
1024 | const unsigned int word, u16 *data) |
1025 | { | |
1026 | *data = le16_to_cpu(rt2x00dev->eeprom[word]); | |
1027 | } | |
1028 | ||
0e14f6d3 | 1029 | static inline void rt2x00_eeprom_write(struct rt2x00_dev *rt2x00dev, |
95ea3627 ID |
1030 | const unsigned int word, u16 data) |
1031 | { | |
1032 | rt2x00dev->eeprom[word] = cpu_to_le16(data); | |
1033 | } | |
1034 | ||
1035 | /* | |
1036 | * Chipset handlers | |
1037 | */ | |
1038 | static inline void rt2x00_set_chip(struct rt2x00_dev *rt2x00dev, | |
49e721ec | 1039 | const u16 rt, const u16 rf, const u16 rev) |
95ea3627 | 1040 | { |
95ea3627 ID |
1041 | rt2x00dev->chip.rt = rt; |
1042 | rt2x00dev->chip.rf = rf; | |
1043 | rt2x00dev->chip.rev = rev; | |
440ddada | 1044 | |
16475b09 | 1045 | INFO(rt2x00dev, |
49e721ec | 1046 | "Chipset detected - rt: %04x, rf: %04x, rev: %04x.\n", |
16475b09 GW |
1047 | rt2x00dev->chip.rt, rt2x00dev->chip.rf, rt2x00dev->chip.rev); |
1048 | } | |
1049 | ||
8d0c9b65 | 1050 | static inline bool rt2x00_rt(struct rt2x00_dev *rt2x00dev, const u16 rt) |
95ea3627 | 1051 | { |
5122d898 | 1052 | return (rt2x00dev->chip.rt == rt); |
95ea3627 ID |
1053 | } |
1054 | ||
8d0c9b65 | 1055 | static inline bool rt2x00_rf(struct rt2x00_dev *rt2x00dev, const u16 rf) |
95ea3627 | 1056 | { |
5122d898 | 1057 | return (rt2x00dev->chip.rf == rf); |
95ea3627 ID |
1058 | } |
1059 | ||
49e721ec | 1060 | static inline u16 rt2x00_rev(struct rt2x00_dev *rt2x00dev) |
95ea3627 | 1061 | { |
5122d898 | 1062 | return rt2x00dev->chip.rev; |
95ea3627 ID |
1063 | } |
1064 | ||
8d0c9b65 GW |
1065 | static inline bool rt2x00_rt_rev(struct rt2x00_dev *rt2x00dev, |
1066 | const u16 rt, const u16 rev) | |
1067 | { | |
1068 | return (rt2x00_rt(rt2x00dev, rt) && rt2x00_rev(rt2x00dev) == rev); | |
1069 | } | |
1070 | ||
1071 | static inline bool rt2x00_rt_rev_lt(struct rt2x00_dev *rt2x00dev, | |
1072 | const u16 rt, const u16 rev) | |
1073 | { | |
1074 | return (rt2x00_rt(rt2x00dev, rt) && rt2x00_rev(rt2x00dev) < rev); | |
1075 | } | |
1076 | ||
1077 | static inline bool rt2x00_rt_rev_gte(struct rt2x00_dev *rt2x00dev, | |
1078 | const u16 rt, const u16 rev) | |
1079 | { | |
1080 | return (rt2x00_rt(rt2x00dev, rt) && rt2x00_rev(rt2x00dev) >= rev); | |
1081 | } | |
1082 | ||
5822e070 BZ |
1083 | static inline void rt2x00_set_chip_intf(struct rt2x00_dev *rt2x00dev, |
1084 | enum rt2x00_chip_intf intf) | |
1085 | { | |
1086 | rt2x00dev->chip.intf = intf; | |
1087 | } | |
1088 | ||
5122d898 | 1089 | static inline bool rt2x00_intf(struct rt2x00_dev *rt2x00dev, |
5822e070 BZ |
1090 | enum rt2x00_chip_intf intf) |
1091 | { | |
5122d898 | 1092 | return (rt2x00dev->chip.intf == intf); |
5822e070 BZ |
1093 | } |
1094 | ||
cea90e55 | 1095 | static inline bool rt2x00_is_pci(struct rt2x00_dev *rt2x00dev) |
5822e070 | 1096 | { |
6e1fdd11 GW |
1097 | return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_PCI) || |
1098 | rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_PCIE); | |
1099 | } | |
1100 | ||
1101 | static inline bool rt2x00_is_pcie(struct rt2x00_dev *rt2x00dev) | |
1102 | { | |
1103 | return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_PCIE); | |
5822e070 BZ |
1104 | } |
1105 | ||
cea90e55 | 1106 | static inline bool rt2x00_is_usb(struct rt2x00_dev *rt2x00dev) |
5822e070 | 1107 | { |
5122d898 | 1108 | return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_USB); |
5822e070 BZ |
1109 | } |
1110 | ||
cea90e55 GW |
1111 | static inline bool rt2x00_is_soc(struct rt2x00_dev *rt2x00dev) |
1112 | { | |
1113 | return rt2x00_intf(rt2x00dev, RT2X00_CHIP_INTF_SOC); | |
1114 | } | |
1115 | ||
239c249d | 1116 | /** |
c4da0048 | 1117 | * rt2x00queue_map_txskb - Map a skb into DMA for TX purposes. |
fa69560f | 1118 | * @entry: Pointer to &struct queue_entry |
239c249d | 1119 | */ |
fa69560f | 1120 | void rt2x00queue_map_txskb(struct queue_entry *entry); |
239c249d | 1121 | |
0b8004aa GW |
1122 | /** |
1123 | * rt2x00queue_unmap_skb - Unmap a skb from DMA. | |
fa69560f | 1124 | * @entry: Pointer to &struct queue_entry |
0b8004aa | 1125 | */ |
fa69560f | 1126 | void rt2x00queue_unmap_skb(struct queue_entry *entry); |
0b8004aa | 1127 | |
11f818e0 HS |
1128 | /** |
1129 | * rt2x00queue_get_tx_queue - Convert tx queue index to queue pointer | |
1130 | * @rt2x00dev: Pointer to &struct rt2x00_dev. | |
1131 | * @queue: rt2x00 queue index (see &enum data_queue_qid). | |
1132 | * | |
1133 | * Returns NULL for non tx queues. | |
1134 | */ | |
1135 | static inline struct data_queue * | |
1136 | rt2x00queue_get_tx_queue(struct rt2x00_dev *rt2x00dev, | |
1137 | const enum data_queue_qid queue) | |
1138 | { | |
1139 | if (queue < rt2x00dev->ops->tx_queues && rt2x00dev->tx) | |
1140 | return &rt2x00dev->tx[queue]; | |
1141 | ||
61c6e489 GW |
1142 | if (queue == QID_ATIM) |
1143 | return rt2x00dev->atim; | |
1144 | ||
11f818e0 HS |
1145 | return NULL; |
1146 | } | |
1147 | ||
181d6902 ID |
1148 | /** |
1149 | * rt2x00queue_get_entry - Get queue entry where the given index points to. | |
9a46d44e | 1150 | * @queue: Pointer to &struct data_queue from where we obtain the entry. |
181d6902 ID |
1151 | * @index: Index identifier for obtaining the correct index. |
1152 | */ | |
1153 | struct queue_entry *rt2x00queue_get_entry(struct data_queue *queue, | |
1154 | enum queue_index index); | |
1155 | ||
0b7fde54 ID |
1156 | /** |
1157 | * rt2x00queue_pause_queue - Pause a data queue | |
1158 | * @queue: Pointer to &struct data_queue. | |
1159 | * | |
1160 | * This function will pause the data queue locally, preventing | |
1161 | * new frames to be added to the queue (while the hardware is | |
1162 | * still allowed to run). | |
1163 | */ | |
1164 | void rt2x00queue_pause_queue(struct data_queue *queue); | |
1165 | ||
1166 | /** | |
1167 | * rt2x00queue_unpause_queue - unpause a data queue | |
1168 | * @queue: Pointer to &struct data_queue. | |
1169 | * | |
1170 | * This function will unpause the data queue locally, allowing | |
1171 | * new frames to be added to the queue again. | |
1172 | */ | |
1173 | void rt2x00queue_unpause_queue(struct data_queue *queue); | |
1174 | ||
1175 | /** | |
1176 | * rt2x00queue_start_queue - Start a data queue | |
1177 | * @queue: Pointer to &struct data_queue. | |
1178 | * | |
1179 | * This function will start handling all pending frames in the queue. | |
1180 | */ | |
1181 | void rt2x00queue_start_queue(struct data_queue *queue); | |
1182 | ||
1183 | /** | |
1184 | * rt2x00queue_stop_queue - Halt a data queue | |
1185 | * @queue: Pointer to &struct data_queue. | |
1186 | * | |
1187 | * This function will stop all pending frames in the queue. | |
1188 | */ | |
1189 | void rt2x00queue_stop_queue(struct data_queue *queue); | |
1190 | ||
5be65609 ID |
1191 | /** |
1192 | * rt2x00queue_flush_queue - Flush a data queue | |
1193 | * @queue: Pointer to &struct data_queue. | |
1194 | * @drop: True to drop all pending frames. | |
1195 | * | |
1196 | * This function will flush the queue. After this call | |
25985edc | 1197 | * the queue is guaranteed to be empty. |
5be65609 ID |
1198 | */ |
1199 | void rt2x00queue_flush_queue(struct data_queue *queue, bool drop); | |
1200 | ||
0b7fde54 ID |
1201 | /** |
1202 | * rt2x00queue_start_queues - Start all data queues | |
1203 | * @rt2x00dev: Pointer to &struct rt2x00_dev. | |
1204 | * | |
1205 | * This function will loop through all available queues to start them | |
1206 | */ | |
1207 | void rt2x00queue_start_queues(struct rt2x00_dev *rt2x00dev); | |
1208 | ||
1209 | /** | |
1210 | * rt2x00queue_stop_queues - Halt all data queues | |
1211 | * @rt2x00dev: Pointer to &struct rt2x00_dev. | |
1212 | * | |
1213 | * This function will loop through all available queues to stop | |
1214 | * any pending frames. | |
1215 | */ | |
1216 | void rt2x00queue_stop_queues(struct rt2x00_dev *rt2x00dev); | |
1217 | ||
5be65609 ID |
1218 | /** |
1219 | * rt2x00queue_flush_queues - Flush all data queues | |
1220 | * @rt2x00dev: Pointer to &struct rt2x00_dev. | |
1221 | * @drop: True to drop all pending frames. | |
1222 | * | |
1223 | * This function will loop through all available queues to flush | |
1224 | * any pending frames. | |
1225 | */ | |
1226 | void rt2x00queue_flush_queues(struct rt2x00_dev *rt2x00dev, bool drop); | |
1227 | ||
b4df4708 GW |
1228 | /* |
1229 | * Debugfs handlers. | |
1230 | */ | |
1231 | /** | |
1232 | * rt2x00debug_dump_frame - Dump a frame to userspace through debugfs. | |
1233 | * @rt2x00dev: Pointer to &struct rt2x00_dev. | |
1234 | * @type: The type of frame that is being dumped. | |
1235 | * @skb: The skb containing the frame to be dumped. | |
1236 | */ | |
1237 | #ifdef CONFIG_RT2X00_LIB_DEBUGFS | |
1238 | void rt2x00debug_dump_frame(struct rt2x00_dev *rt2x00dev, | |
1239 | enum rt2x00_dump_type type, struct sk_buff *skb); | |
1240 | #else | |
1241 | static inline void rt2x00debug_dump_frame(struct rt2x00_dev *rt2x00dev, | |
1242 | enum rt2x00_dump_type type, | |
1243 | struct sk_buff *skb) | |
1244 | { | |
1245 | } | |
1246 | #endif /* CONFIG_RT2X00_LIB_DEBUGFS */ | |
1247 | ||
18325523 HS |
1248 | /* |
1249 | * Utility functions. | |
1250 | */ | |
1251 | u32 rt2x00lib_get_bssidx(struct rt2x00_dev *rt2x00dev, | |
1252 | struct ieee80211_vif *vif); | |
1253 | ||
95ea3627 ID |
1254 | /* |
1255 | * Interrupt context handlers. | |
1256 | */ | |
1257 | void rt2x00lib_beacondone(struct rt2x00_dev *rt2x00dev); | |
9f926fb5 | 1258 | void rt2x00lib_pretbtt(struct rt2x00_dev *rt2x00dev); |
64e7d723 | 1259 | void rt2x00lib_dmastart(struct queue_entry *entry); |
652a9dd2 | 1260 | void rt2x00lib_dmadone(struct queue_entry *entry); |
181d6902 ID |
1261 | void rt2x00lib_txdone(struct queue_entry *entry, |
1262 | struct txdone_entry_desc *txdesc); | |
3392bece | 1263 | void rt2x00lib_txdone_noinfo(struct queue_entry *entry, u32 status); |
fa69560f | 1264 | void rt2x00lib_rxdone(struct queue_entry *entry); |
95ea3627 | 1265 | |
95ea3627 ID |
1266 | /* |
1267 | * mac80211 handlers. | |
1268 | */ | |
7bb45683 | 1269 | void rt2x00mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb); |
95ea3627 ID |
1270 | int rt2x00mac_start(struct ieee80211_hw *hw); |
1271 | void rt2x00mac_stop(struct ieee80211_hw *hw); | |
1272 | int rt2x00mac_add_interface(struct ieee80211_hw *hw, | |
1ed32e4f | 1273 | struct ieee80211_vif *vif); |
95ea3627 | 1274 | void rt2x00mac_remove_interface(struct ieee80211_hw *hw, |
1ed32e4f | 1275 | struct ieee80211_vif *vif); |
e8975581 | 1276 | int rt2x00mac_config(struct ieee80211_hw *hw, u32 changed); |
3a643d24 ID |
1277 | void rt2x00mac_configure_filter(struct ieee80211_hw *hw, |
1278 | unsigned int changed_flags, | |
1279 | unsigned int *total_flags, | |
3ac64bee | 1280 | u64 multicast); |
930c06f2 SS |
1281 | int rt2x00mac_set_tim(struct ieee80211_hw *hw, struct ieee80211_sta *sta, |
1282 | bool set); | |
2bb057d0 ID |
1283 | #ifdef CONFIG_RT2X00_LIB_CRYPTO |
1284 | int rt2x00mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd, | |
dc822b5d | 1285 | struct ieee80211_vif *vif, struct ieee80211_sta *sta, |
2bb057d0 ID |
1286 | struct ieee80211_key_conf *key); |
1287 | #else | |
1288 | #define rt2x00mac_set_key NULL | |
1289 | #endif /* CONFIG_RT2X00_LIB_CRYPTO */ | |
b4943d81 HS |
1290 | int rt2x00mac_sta_add(struct ieee80211_hw *hw, struct ieee80211_vif *vif, |
1291 | struct ieee80211_sta *sta); | |
1292 | int rt2x00mac_sta_remove(struct ieee80211_hw *hw, struct ieee80211_vif *vif, | |
1293 | struct ieee80211_sta *sta); | |
d8147f9d ID |
1294 | void rt2x00mac_sw_scan_start(struct ieee80211_hw *hw); |
1295 | void rt2x00mac_sw_scan_complete(struct ieee80211_hw *hw); | |
95ea3627 ID |
1296 | int rt2x00mac_get_stats(struct ieee80211_hw *hw, |
1297 | struct ieee80211_low_level_stats *stats); | |
471b3efd JB |
1298 | void rt2x00mac_bss_info_changed(struct ieee80211_hw *hw, |
1299 | struct ieee80211_vif *vif, | |
1300 | struct ieee80211_bss_conf *bss_conf, | |
1301 | u32 changes); | |
e100bb64 | 1302 | int rt2x00mac_conf_tx(struct ieee80211_hw *hw, u16 queue, |
95ea3627 | 1303 | const struct ieee80211_tx_queue_params *params); |
e47a5cdd | 1304 | void rt2x00mac_rfkill_poll(struct ieee80211_hw *hw); |
f44df18c | 1305 | void rt2x00mac_flush(struct ieee80211_hw *hw, bool drop); |
0ed7b3c0 ID |
1306 | int rt2x00mac_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant); |
1307 | int rt2x00mac_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant); | |
e7dee444 ID |
1308 | void rt2x00mac_get_ringparam(struct ieee80211_hw *hw, |
1309 | u32 *tx, u32 *tx_max, u32 *rx, u32 *rx_max); | |
5f0dd296 | 1310 | bool rt2x00mac_tx_frames_pending(struct ieee80211_hw *hw); |
95ea3627 ID |
1311 | |
1312 | /* | |
1313 | * Driver allocation handlers. | |
1314 | */ | |
1315 | int rt2x00lib_probe_dev(struct rt2x00_dev *rt2x00dev); | |
1316 | void rt2x00lib_remove_dev(struct rt2x00_dev *rt2x00dev); | |
1317 | #ifdef CONFIG_PM | |
1318 | int rt2x00lib_suspend(struct rt2x00_dev *rt2x00dev, pm_message_t state); | |
1319 | int rt2x00lib_resume(struct rt2x00_dev *rt2x00dev); | |
1320 | #endif /* CONFIG_PM */ | |
1321 | ||
1322 | #endif /* RT2X00_H */ |