rt2x00: Move filling of TX URB to rt2x00usb_kick_tx_entry function.
[deliverable/linux.git] / drivers / net / wireless / rt2x00 / rt2x00queue.c
CommitLineData
181d6902 1/*
9c9a0d14
GW
2 Copyright (C) 2004 - 2009 Ivo van Doorn <IvDoorn@gmail.com>
3 Copyright (C) 2004 - 2009 Gertjan van Wingerde <gwingerde@gmail.com>
181d6902
ID
4 <http://rt2x00.serialmonkey.com>
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2 of the License, or
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the
18 Free Software Foundation, Inc.,
19 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
20 */
21
22/*
23 Module: rt2x00lib
24 Abstract: rt2x00 queue specific routines.
25 */
26
5a0e3ad6 27#include <linux/slab.h>
181d6902
ID
28#include <linux/kernel.h>
29#include <linux/module.h>
c4da0048 30#include <linux/dma-mapping.h>
181d6902
ID
31
32#include "rt2x00.h"
33#include "rt2x00lib.h"
34
c4da0048
GW
35struct sk_buff *rt2x00queue_alloc_rxskb(struct rt2x00_dev *rt2x00dev,
36 struct queue_entry *entry)
239c249d 37{
c4da0048
GW
38 struct sk_buff *skb;
39 struct skb_frame_desc *skbdesc;
2bb057d0
ID
40 unsigned int frame_size;
41 unsigned int head_size = 0;
42 unsigned int tail_size = 0;
239c249d
GW
43
44 /*
45 * The frame size includes descriptor size, because the
46 * hardware directly receive the frame into the skbuffer.
47 */
c4da0048 48 frame_size = entry->queue->data_size + entry->queue->desc_size;
239c249d
GW
49
50 /*
ff352391
ID
51 * The payload should be aligned to a 4-byte boundary,
52 * this means we need at least 3 bytes for moving the frame
53 * into the correct offset.
239c249d 54 */
2bb057d0
ID
55 head_size = 4;
56
57 /*
58 * For IV/EIV/ICV assembly we must make sure there is
59 * at least 8 bytes bytes available in headroom for IV/EIV
9c3444d3 60 * and 8 bytes for ICV data as tailroon.
2bb057d0 61 */
2bb057d0
ID
62 if (test_bit(CONFIG_SUPPORT_HW_CRYPTO, &rt2x00dev->flags)) {
63 head_size += 8;
9c3444d3 64 tail_size += 8;
2bb057d0 65 }
239c249d
GW
66
67 /*
68 * Allocate skbuffer.
69 */
2bb057d0 70 skb = dev_alloc_skb(frame_size + head_size + tail_size);
239c249d
GW
71 if (!skb)
72 return NULL;
73
2bb057d0
ID
74 /*
75 * Make sure we not have a frame with the requested bytes
76 * available in the head and tail.
77 */
78 skb_reserve(skb, head_size);
239c249d
GW
79 skb_put(skb, frame_size);
80
c4da0048
GW
81 /*
82 * Populate skbdesc.
83 */
84 skbdesc = get_skb_frame_desc(skb);
85 memset(skbdesc, 0, sizeof(*skbdesc));
86 skbdesc->entry = entry;
87
88 if (test_bit(DRIVER_REQUIRE_DMA, &rt2x00dev->flags)) {
89 skbdesc->skb_dma = dma_map_single(rt2x00dev->dev,
90 skb->data,
91 skb->len,
92 DMA_FROM_DEVICE);
93 skbdesc->flags |= SKBDESC_DMA_MAPPED_RX;
94 }
95
239c249d
GW
96 return skb;
97}
30caa6e3 98
c4da0048 99void rt2x00queue_map_txskb(struct rt2x00_dev *rt2x00dev, struct sk_buff *skb)
30caa6e3 100{
c4da0048
GW
101 struct skb_frame_desc *skbdesc = get_skb_frame_desc(skb);
102
3ee54a07
ID
103 skbdesc->skb_dma =
104 dma_map_single(rt2x00dev->dev, skb->data, skb->len, DMA_TO_DEVICE);
c4da0048
GW
105 skbdesc->flags |= SKBDESC_DMA_MAPPED_TX;
106}
107EXPORT_SYMBOL_GPL(rt2x00queue_map_txskb);
108
109void rt2x00queue_unmap_skb(struct rt2x00_dev *rt2x00dev, struct sk_buff *skb)
110{
111 struct skb_frame_desc *skbdesc = get_skb_frame_desc(skb);
112
113 if (skbdesc->flags & SKBDESC_DMA_MAPPED_RX) {
114 dma_unmap_single(rt2x00dev->dev, skbdesc->skb_dma, skb->len,
115 DMA_FROM_DEVICE);
116 skbdesc->flags &= ~SKBDESC_DMA_MAPPED_RX;
117 }
118
119 if (skbdesc->flags & SKBDESC_DMA_MAPPED_TX) {
0b8004aa 120 dma_unmap_single(rt2x00dev->dev, skbdesc->skb_dma, skb->len,
c4da0048
GW
121 DMA_TO_DEVICE);
122 skbdesc->flags &= ~SKBDESC_DMA_MAPPED_TX;
123 }
124}
0b8004aa 125EXPORT_SYMBOL_GPL(rt2x00queue_unmap_skb);
c4da0048
GW
126
127void rt2x00queue_free_skb(struct rt2x00_dev *rt2x00dev, struct sk_buff *skb)
128{
9a613195
ID
129 if (!skb)
130 return;
131
61243d8e 132 rt2x00queue_unmap_skb(rt2x00dev, skb);
30caa6e3
GW
133 dev_kfree_skb_any(skb);
134}
239c249d 135
daee6c09 136void rt2x00queue_align_frame(struct sk_buff *skb)
9f166171 137{
9f166171 138 unsigned int frame_length = skb->len;
daee6c09 139 unsigned int align = ALIGN_SIZE(skb, 0);
9f166171
ID
140
141 if (!align)
142 return;
143
daee6c09
ID
144 skb_push(skb, align);
145 memmove(skb->data, skb->data + align, frame_length);
146 skb_trim(skb, frame_length);
147}
148
95d69aa0 149void rt2x00queue_align_payload(struct sk_buff *skb, unsigned int header_length)
daee6c09
ID
150{
151 unsigned int frame_length = skb->len;
95d69aa0 152 unsigned int align = ALIGN_SIZE(skb, header_length);
daee6c09
ID
153
154 if (!align)
155 return;
156
157 skb_push(skb, align);
158 memmove(skb->data, skb->data + align, frame_length);
159 skb_trim(skb, frame_length);
160}
161
162void rt2x00queue_insert_l2pad(struct sk_buff *skb, unsigned int header_length)
163{
2e331462 164 unsigned int payload_length = skb->len - header_length;
daee6c09
ID
165 unsigned int header_align = ALIGN_SIZE(skb, 0);
166 unsigned int payload_align = ALIGN_SIZE(skb, header_length);
e54be4e7 167 unsigned int l2pad = payload_length ? L2PAD_SIZE(header_length) : 0;
daee6c09 168
2e331462
GW
169 /*
170 * Adjust the header alignment if the payload needs to be moved more
171 * than the header.
172 */
173 if (payload_align > header_align)
174 header_align += 4;
175
176 /* There is nothing to do if no alignment is needed */
177 if (!header_align)
178 return;
daee6c09 179
2e331462
GW
180 /* Reserve the amount of space needed in front of the frame */
181 skb_push(skb, header_align);
182
183 /*
184 * Move the header.
185 */
186 memmove(skb->data, skb->data + header_align, header_length);
187
188 /* Move the payload, if present and if required */
189 if (payload_length && payload_align)
daee6c09 190 memmove(skb->data + header_length + l2pad,
a5186e99 191 skb->data + header_length + l2pad + payload_align,
2e331462
GW
192 payload_length);
193
194 /* Trim the skb to the correct size */
195 skb_trim(skb, header_length + l2pad + payload_length);
9f166171
ID
196}
197
daee6c09
ID
198void rt2x00queue_remove_l2pad(struct sk_buff *skb, unsigned int header_length)
199{
77e73d18 200 unsigned int l2pad = L2PAD_SIZE(header_length);
daee6c09 201
354e39db 202 if (!l2pad)
daee6c09
ID
203 return;
204
205 memmove(skb->data + l2pad, skb->data, header_length);
206 skb_pull(skb, l2pad);
207}
208
7b40982e
ID
209static void rt2x00queue_create_tx_descriptor_seq(struct queue_entry *entry,
210 struct txentry_desc *txdesc)
211{
212 struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
213 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)entry->skb->data;
214 struct rt2x00_intf *intf = vif_to_intf(tx_info->control.vif);
215 unsigned long irqflags;
216
217 if (!(tx_info->flags & IEEE80211_TX_CTL_ASSIGN_SEQ) ||
218 unlikely(!tx_info->control.vif))
219 return;
220
221 /*
222 * Hardware should insert sequence counter.
223 * FIXME: We insert a software sequence counter first for
224 * hardware that doesn't support hardware sequence counting.
225 *
226 * This is wrong because beacons are not getting sequence
227 * numbers assigned properly.
228 *
229 * A secondary problem exists for drivers that cannot toggle
230 * sequence counting per-frame, since those will override the
231 * sequence counter given by mac80211.
232 */
233 spin_lock_irqsave(&intf->seqlock, irqflags);
234
235 if (test_bit(ENTRY_TXD_FIRST_FRAGMENT, &txdesc->flags))
236 intf->seqno += 0x10;
237 hdr->seq_ctrl &= cpu_to_le16(IEEE80211_SCTL_FRAG);
238 hdr->seq_ctrl |= cpu_to_le16(intf->seqno);
239
240 spin_unlock_irqrestore(&intf->seqlock, irqflags);
241
242 __set_bit(ENTRY_TXD_GENERATE_SEQ, &txdesc->flags);
243}
244
245static void rt2x00queue_create_tx_descriptor_plcp(struct queue_entry *entry,
246 struct txentry_desc *txdesc,
247 const struct rt2x00_rate *hwrate)
248{
249 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
250 struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
251 struct ieee80211_tx_rate *txrate = &tx_info->control.rates[0];
252 unsigned int data_length;
253 unsigned int duration;
254 unsigned int residual;
255
256 /* Data length + CRC + Crypto overhead (IV/EIV/ICV/MIC) */
257 data_length = entry->skb->len + 4;
258 data_length += rt2x00crypto_tx_overhead(rt2x00dev, entry->skb);
259
260 /*
261 * PLCP setup
262 * Length calculation depends on OFDM/CCK rate.
263 */
264 txdesc->signal = hwrate->plcp;
265 txdesc->service = 0x04;
266
267 if (hwrate->flags & DEV_RATE_OFDM) {
268 txdesc->length_high = (data_length >> 6) & 0x3f;
269 txdesc->length_low = data_length & 0x3f;
270 } else {
271 /*
272 * Convert length to microseconds.
273 */
274 residual = GET_DURATION_RES(data_length, hwrate->bitrate);
275 duration = GET_DURATION(data_length, hwrate->bitrate);
276
277 if (residual != 0) {
278 duration++;
279
280 /*
281 * Check if we need to set the Length Extension
282 */
283 if (hwrate->bitrate == 110 && residual <= 30)
284 txdesc->service |= 0x80;
285 }
286
287 txdesc->length_high = (duration >> 8) & 0xff;
288 txdesc->length_low = duration & 0xff;
289
290 /*
291 * When preamble is enabled we should set the
292 * preamble bit for the signal.
293 */
294 if (txrate->flags & IEEE80211_TX_RC_USE_SHORT_PREAMBLE)
295 txdesc->signal |= 0x08;
296 }
297}
298
bd88a781
ID
299static void rt2x00queue_create_tx_descriptor(struct queue_entry *entry,
300 struct txentry_desc *txdesc)
7050ec82 301{
2e92e6f2 302 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
e039fa4a 303 struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
7050ec82 304 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)entry->skb->data;
2e92e6f2 305 struct ieee80211_rate *rate =
e039fa4a 306 ieee80211_get_tx_rate(rt2x00dev->hw, tx_info);
7050ec82 307 const struct rt2x00_rate *hwrate;
7050ec82
ID
308
309 memset(txdesc, 0, sizeof(*txdesc));
310
311 /*
312 * Initialize information from queue
313 */
314 txdesc->queue = entry->queue->qid;
315 txdesc->cw_min = entry->queue->cw_min;
316 txdesc->cw_max = entry->queue->cw_max;
317 txdesc->aifs = entry->queue->aifs;
318
9f166171 319 /*
df624ca5 320 * Header and frame information.
9f166171 321 */
df624ca5 322 txdesc->length = entry->skb->len;
9f166171 323 txdesc->header_length = ieee80211_get_hdrlen_from_skb(entry->skb);
9f166171 324
7050ec82
ID
325 /*
326 * Check whether this frame is to be acked.
327 */
e039fa4a 328 if (!(tx_info->flags & IEEE80211_TX_CTL_NO_ACK))
7050ec82
ID
329 __set_bit(ENTRY_TXD_ACK, &txdesc->flags);
330
331 /*
332 * Check if this is a RTS/CTS frame
333 */
ac104462
ID
334 if (ieee80211_is_rts(hdr->frame_control) ||
335 ieee80211_is_cts(hdr->frame_control)) {
7050ec82 336 __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
ac104462 337 if (ieee80211_is_rts(hdr->frame_control))
7050ec82 338 __set_bit(ENTRY_TXD_RTS_FRAME, &txdesc->flags);
e039fa4a 339 else
7050ec82 340 __set_bit(ENTRY_TXD_CTS_FRAME, &txdesc->flags);
e039fa4a 341 if (tx_info->control.rts_cts_rate_idx >= 0)
2e92e6f2 342 rate =
e039fa4a 343 ieee80211_get_rts_cts_rate(rt2x00dev->hw, tx_info);
7050ec82
ID
344 }
345
346 /*
347 * Determine retry information.
348 */
e6a9854b 349 txdesc->retry_limit = tx_info->control.rates[0].count - 1;
42c82857 350 if (txdesc->retry_limit >= rt2x00dev->long_retry)
7050ec82
ID
351 __set_bit(ENTRY_TXD_RETRY_MODE, &txdesc->flags);
352
353 /*
354 * Check if more fragments are pending
355 */
2606e422 356 if (ieee80211_has_morefrags(hdr->frame_control)) {
7050ec82
ID
357 __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
358 __set_bit(ENTRY_TXD_MORE_FRAG, &txdesc->flags);
359 }
360
2606e422
HS
361 /*
362 * Check if more frames (!= fragments) are pending
363 */
364 if (tx_info->flags & IEEE80211_TX_CTL_MORE_FRAMES)
365 __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
366
7050ec82
ID
367 /*
368 * Beacons and probe responses require the tsf timestamp
e81e0aef
AB
369 * to be inserted into the frame, except for a frame that has been injected
370 * through a monitor interface. This latter is needed for testing a
371 * monitor interface.
7050ec82 372 */
e81e0aef
AB
373 if ((ieee80211_is_beacon(hdr->frame_control) ||
374 ieee80211_is_probe_resp(hdr->frame_control)) &&
375 (!(tx_info->flags & IEEE80211_TX_CTL_INJECTED)))
7050ec82
ID
376 __set_bit(ENTRY_TXD_REQ_TIMESTAMP, &txdesc->flags);
377
378 /*
379 * Determine with what IFS priority this frame should be send.
380 * Set ifs to IFS_SIFS when the this is not the first fragment,
381 * or this fragment came after RTS/CTS.
382 */
7b40982e
ID
383 if ((tx_info->flags & IEEE80211_TX_CTL_FIRST_FRAGMENT) &&
384 !test_bit(ENTRY_TXD_RTS_FRAME, &txdesc->flags)) {
7050ec82
ID
385 __set_bit(ENTRY_TXD_FIRST_FRAGMENT, &txdesc->flags);
386 txdesc->ifs = IFS_BACKOFF;
7b40982e 387 } else
7050ec82 388 txdesc->ifs = IFS_SIFS;
7050ec82 389
076f9582
ID
390 /*
391 * Determine rate modulation.
392 */
7050ec82 393 hwrate = rt2x00_get_rate(rate->hw_value);
076f9582 394 txdesc->rate_mode = RATE_MODE_CCK;
7b40982e 395 if (hwrate->flags & DEV_RATE_OFDM)
076f9582 396 txdesc->rate_mode = RATE_MODE_OFDM;
7050ec82 397
7b40982e
ID
398 /*
399 * Apply TX descriptor handling by components
400 */
401 rt2x00crypto_create_tx_descriptor(entry, txdesc);
35f00cfc 402 rt2x00ht_create_tx_descriptor(entry, txdesc, hwrate);
7b40982e
ID
403 rt2x00queue_create_tx_descriptor_seq(entry, txdesc);
404 rt2x00queue_create_tx_descriptor_plcp(entry, txdesc, hwrate);
7050ec82 405}
7050ec82 406
bd88a781
ID
407static void rt2x00queue_write_tx_descriptor(struct queue_entry *entry,
408 struct txentry_desc *txdesc)
7050ec82 409{
b869767b
ID
410 struct data_queue *queue = entry->queue;
411 struct rt2x00_dev *rt2x00dev = queue->rt2x00dev;
7050ec82
ID
412
413 rt2x00dev->ops->lib->write_tx_desc(rt2x00dev, entry->skb, txdesc);
414
415 /*
416 * All processing on the frame has been completed, this means
417 * it is now ready to be dumped to userspace through debugfs.
418 */
5c3b685c 419 rt2x00debug_dump_frame(rt2x00dev, DUMP_FRAME_TX, entry->skb);
6295d815
GW
420}
421
422static void rt2x00queue_kick_tx_queue(struct queue_entry *entry,
423 struct txentry_desc *txdesc)
424{
425 struct data_queue *queue = entry->queue;
426 struct rt2x00_dev *rt2x00dev = queue->rt2x00dev;
7050ec82
ID
427
428 /*
b869767b 429 * Check if we need to kick the queue, there are however a few rules
6295d815 430 * 1) Don't kick unless this is the last in frame in a burst.
b869767b
ID
431 * When the burst flag is set, this frame is always followed
432 * by another frame which in some way are related to eachother.
433 * This is true for fragments, RTS or CTS-to-self frames.
6295d815 434 * 2) Rule 1 can be broken when the available entries
b869767b 435 * in the queue are less then a certain threshold.
7050ec82 436 */
b869767b
ID
437 if (rt2x00queue_threshold(queue) ||
438 !test_bit(ENTRY_TXD_BURST, &txdesc->flags))
439 rt2x00dev->ops->lib->kick_tx_queue(rt2x00dev, queue->qid);
7050ec82 440}
7050ec82 441
7351c6bd
JB
442int rt2x00queue_write_tx_frame(struct data_queue *queue, struct sk_buff *skb,
443 bool local)
6db3786a 444{
e6a9854b 445 struct ieee80211_tx_info *tx_info;
6db3786a
ID
446 struct queue_entry *entry = rt2x00queue_get_entry(queue, Q_INDEX);
447 struct txentry_desc txdesc;
d74f5ba4 448 struct skb_frame_desc *skbdesc;
e6a9854b 449 u8 rate_idx, rate_flags;
6db3786a
ID
450
451 if (unlikely(rt2x00queue_full(queue)))
0e3de998 452 return -ENOBUFS;
6db3786a 453
0262ab0d 454 if (test_and_set_bit(ENTRY_OWNER_DEVICE_DATA, &entry->flags)) {
6db3786a
ID
455 ERROR(queue->rt2x00dev,
456 "Arrived at non-free entry in the non-full queue %d.\n"
457 "Please file bug report to %s.\n",
458 queue->qid, DRV_PROJECT);
459 return -EINVAL;
460 }
461
462 /*
463 * Copy all TX descriptor information into txdesc,
464 * after that we are free to use the skb->cb array
465 * for our information.
466 */
467 entry->skb = skb;
468 rt2x00queue_create_tx_descriptor(entry, &txdesc);
469
d74f5ba4 470 /*
e6a9854b 471 * All information is retrieved from the skb->cb array,
2bb057d0 472 * now we should claim ownership of the driver part of that
e6a9854b 473 * array, preserving the bitrate index and flags.
d74f5ba4 474 */
e6a9854b
JB
475 tx_info = IEEE80211_SKB_CB(skb);
476 rate_idx = tx_info->control.rates[0].idx;
477 rate_flags = tx_info->control.rates[0].flags;
0e3de998 478 skbdesc = get_skb_frame_desc(skb);
d74f5ba4
ID
479 memset(skbdesc, 0, sizeof(*skbdesc));
480 skbdesc->entry = entry;
e6a9854b
JB
481 skbdesc->tx_rate_idx = rate_idx;
482 skbdesc->tx_rate_flags = rate_flags;
d74f5ba4 483
7351c6bd
JB
484 if (local)
485 skbdesc->flags |= SKBDESC_NOT_MAC80211;
486
2bb057d0
ID
487 /*
488 * When hardware encryption is supported, and this frame
489 * is to be encrypted, we should strip the IV/EIV data from
3ad2f3fb 490 * the frame so we can provide it to the driver separately.
2bb057d0
ID
491 */
492 if (test_bit(ENTRY_TXD_ENCRYPT, &txdesc.flags) &&
dddfb478 493 !test_bit(ENTRY_TXD_ENCRYPT_IV, &txdesc.flags)) {
3f787bd6 494 if (test_bit(DRIVER_REQUIRE_COPY_IV, &queue->rt2x00dev->flags))
9eb4e21e 495 rt2x00crypto_tx_copy_iv(skb, &txdesc);
dddfb478 496 else
9eb4e21e 497 rt2x00crypto_tx_remove_iv(skb, &txdesc);
dddfb478 498 }
2bb057d0 499
93354cbb
ID
500 /*
501 * When DMA allocation is required we should guarentee to the
502 * driver that the DMA is aligned to a 4-byte boundary.
93354cbb
ID
503 * However some drivers require L2 padding to pad the payload
504 * rather then the header. This could be a requirement for
505 * PCI and USB devices, while header alignment only is valid
506 * for PCI devices.
507 */
9f166171 508 if (test_bit(DRIVER_REQUIRE_L2PAD, &queue->rt2x00dev->flags))
daee6c09 509 rt2x00queue_insert_l2pad(entry->skb, txdesc.header_length);
93354cbb 510 else if (test_bit(DRIVER_REQUIRE_DMA, &queue->rt2x00dev->flags))
daee6c09 511 rt2x00queue_align_frame(entry->skb);
9f166171 512
2bb057d0
ID
513 /*
514 * It could be possible that the queue was corrupted and this
0e3de998
ID
515 * call failed. Since we always return NETDEV_TX_OK to mac80211,
516 * this frame will simply be dropped.
2bb057d0 517 */
41086693
HS
518 if (unlikely(queue->rt2x00dev->ops->lib->write_tx_data(entry,
519 &txdesc))) {
0262ab0d 520 clear_bit(ENTRY_OWNER_DEVICE_DATA, &entry->flags);
2bb057d0 521 entry->skb = NULL;
0e3de998 522 return -EIO;
6db3786a
ID
523 }
524
0262ab0d 525 set_bit(ENTRY_DATA_PENDING, &entry->flags);
6db3786a
ID
526
527 rt2x00queue_index_inc(queue, Q_INDEX);
528 rt2x00queue_write_tx_descriptor(entry, &txdesc);
6295d815 529 rt2x00queue_kick_tx_queue(entry, &txdesc);
6db3786a
ID
530
531 return 0;
532}
533
bd88a781 534int rt2x00queue_update_beacon(struct rt2x00_dev *rt2x00dev,
a2c9b652
ID
535 struct ieee80211_vif *vif,
536 const bool enable_beacon)
bd88a781
ID
537{
538 struct rt2x00_intf *intf = vif_to_intf(vif);
539 struct skb_frame_desc *skbdesc;
540 struct txentry_desc txdesc;
bd88a781
ID
541
542 if (unlikely(!intf->beacon))
543 return -ENOBUFS;
544
17512dc3
IP
545 mutex_lock(&intf->beacon_skb_mutex);
546
547 /*
548 * Clean up the beacon skb.
549 */
550 rt2x00queue_free_skb(rt2x00dev, intf->beacon->skb);
551 intf->beacon->skb = NULL;
552
a2c9b652
ID
553 if (!enable_beacon) {
554 rt2x00dev->ops->lib->kill_tx_queue(rt2x00dev, QID_BEACON);
17512dc3 555 mutex_unlock(&intf->beacon_skb_mutex);
a2c9b652
ID
556 return 0;
557 }
558
bd88a781 559 intf->beacon->skb = ieee80211_beacon_get(rt2x00dev->hw, vif);
17512dc3
IP
560 if (!intf->beacon->skb) {
561 mutex_unlock(&intf->beacon_skb_mutex);
bd88a781 562 return -ENOMEM;
17512dc3 563 }
bd88a781
ID
564
565 /*
566 * Copy all TX descriptor information into txdesc,
567 * after that we are free to use the skb->cb array
568 * for our information.
569 */
570 rt2x00queue_create_tx_descriptor(intf->beacon, &txdesc);
571
bd88a781
ID
572 /*
573 * Fill in skb descriptor
574 */
575 skbdesc = get_skb_frame_desc(intf->beacon->skb);
576 memset(skbdesc, 0, sizeof(*skbdesc));
bd88a781
ID
577 skbdesc->entry = intf->beacon;
578
bd88a781 579 /*
d61cb266 580 * Send beacon to hardware and enable beacon genaration..
bd88a781 581 */
f224f4ef 582 rt2x00dev->ops->lib->write_beacon(intf->beacon, &txdesc);
bd88a781 583
17512dc3
IP
584 mutex_unlock(&intf->beacon_skb_mutex);
585
bd88a781
ID
586 return 0;
587}
588
181d6902 589struct data_queue *rt2x00queue_get_queue(struct rt2x00_dev *rt2x00dev,
e58c6aca 590 const enum data_queue_qid queue)
181d6902
ID
591{
592 int atim = test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags);
593
a2c9b652
ID
594 if (queue == QID_RX)
595 return rt2x00dev->rx;
596
61448f88 597 if (queue < rt2x00dev->ops->tx_queues && rt2x00dev->tx)
181d6902
ID
598 return &rt2x00dev->tx[queue];
599
600 if (!rt2x00dev->bcn)
601 return NULL;
602
e58c6aca 603 if (queue == QID_BEACON)
181d6902 604 return &rt2x00dev->bcn[0];
e58c6aca 605 else if (queue == QID_ATIM && atim)
181d6902
ID
606 return &rt2x00dev->bcn[1];
607
608 return NULL;
609}
610EXPORT_SYMBOL_GPL(rt2x00queue_get_queue);
611
612struct queue_entry *rt2x00queue_get_entry(struct data_queue *queue,
613 enum queue_index index)
614{
615 struct queue_entry *entry;
5f46c4d0 616 unsigned long irqflags;
181d6902
ID
617
618 if (unlikely(index >= Q_INDEX_MAX)) {
619 ERROR(queue->rt2x00dev,
620 "Entry requested from invalid index type (%d)\n", index);
621 return NULL;
622 }
623
5f46c4d0 624 spin_lock_irqsave(&queue->lock, irqflags);
181d6902
ID
625
626 entry = &queue->entries[queue->index[index]];
627
5f46c4d0 628 spin_unlock_irqrestore(&queue->lock, irqflags);
181d6902
ID
629
630 return entry;
631}
632EXPORT_SYMBOL_GPL(rt2x00queue_get_entry);
633
634void rt2x00queue_index_inc(struct data_queue *queue, enum queue_index index)
635{
5f46c4d0
ID
636 unsigned long irqflags;
637
181d6902
ID
638 if (unlikely(index >= Q_INDEX_MAX)) {
639 ERROR(queue->rt2x00dev,
640 "Index change on invalid index type (%d)\n", index);
641 return;
642 }
643
5f46c4d0 644 spin_lock_irqsave(&queue->lock, irqflags);
181d6902
ID
645
646 queue->index[index]++;
647 if (queue->index[index] >= queue->limit)
648 queue->index[index] = 0;
649
10b6b801
ID
650 if (index == Q_INDEX) {
651 queue->length++;
652 } else if (index == Q_INDEX_DONE) {
653 queue->length--;
55887511 654 queue->count++;
10b6b801 655 }
181d6902 656
5f46c4d0 657 spin_unlock_irqrestore(&queue->lock, irqflags);
181d6902 658}
181d6902
ID
659
660static void rt2x00queue_reset(struct data_queue *queue)
661{
5f46c4d0
ID
662 unsigned long irqflags;
663
664 spin_lock_irqsave(&queue->lock, irqflags);
181d6902
ID
665
666 queue->count = 0;
667 queue->length = 0;
668 memset(queue->index, 0, sizeof(queue->index));
669
5f46c4d0 670 spin_unlock_irqrestore(&queue->lock, irqflags);
181d6902
ID
671}
672
a2c9b652
ID
673void rt2x00queue_stop_queues(struct rt2x00_dev *rt2x00dev)
674{
675 struct data_queue *queue;
676
677 txall_queue_for_each(rt2x00dev, queue)
678 rt2x00dev->ops->lib->kill_tx_queue(rt2x00dev, queue->qid);
679}
680
798b7adb 681void rt2x00queue_init_queues(struct rt2x00_dev *rt2x00dev)
181d6902
ID
682{
683 struct data_queue *queue;
684 unsigned int i;
685
798b7adb 686 queue_for_each(rt2x00dev, queue) {
181d6902
ID
687 rt2x00queue_reset(queue);
688
9c0ab712
ID
689 for (i = 0; i < queue->limit; i++) {
690 queue->entries[i].flags = 0;
691
798b7adb 692 rt2x00dev->ops->lib->clear_entry(&queue->entries[i]);
9c0ab712 693 }
181d6902
ID
694 }
695}
696
697static int rt2x00queue_alloc_entries(struct data_queue *queue,
698 const struct data_queue_desc *qdesc)
699{
700 struct queue_entry *entries;
701 unsigned int entry_size;
702 unsigned int i;
703
704 rt2x00queue_reset(queue);
705
706 queue->limit = qdesc->entry_num;
b869767b 707 queue->threshold = DIV_ROUND_UP(qdesc->entry_num, 10);
181d6902
ID
708 queue->data_size = qdesc->data_size;
709 queue->desc_size = qdesc->desc_size;
710
711 /*
712 * Allocate all queue entries.
713 */
714 entry_size = sizeof(*entries) + qdesc->priv_size;
715 entries = kzalloc(queue->limit * entry_size, GFP_KERNEL);
716 if (!entries)
717 return -ENOMEM;
718
719#define QUEUE_ENTRY_PRIV_OFFSET(__base, __index, __limit, __esize, __psize) \
231be4e9
AB
720 ( ((char *)(__base)) + ((__limit) * (__esize)) + \
721 ((__index) * (__psize)) )
181d6902
ID
722
723 for (i = 0; i < queue->limit; i++) {
724 entries[i].flags = 0;
725 entries[i].queue = queue;
726 entries[i].skb = NULL;
727 entries[i].entry_idx = i;
728 entries[i].priv_data =
729 QUEUE_ENTRY_PRIV_OFFSET(entries, i, queue->limit,
730 sizeof(*entries), qdesc->priv_size);
731 }
732
733#undef QUEUE_ENTRY_PRIV_OFFSET
734
735 queue->entries = entries;
736
737 return 0;
738}
739
c4da0048
GW
740static void rt2x00queue_free_skbs(struct rt2x00_dev *rt2x00dev,
741 struct data_queue *queue)
30caa6e3
GW
742{
743 unsigned int i;
744
745 if (!queue->entries)
746 return;
747
748 for (i = 0; i < queue->limit; i++) {
749 if (queue->entries[i].skb)
c4da0048 750 rt2x00queue_free_skb(rt2x00dev, queue->entries[i].skb);
30caa6e3
GW
751 }
752}
753
c4da0048
GW
754static int rt2x00queue_alloc_rxskbs(struct rt2x00_dev *rt2x00dev,
755 struct data_queue *queue)
30caa6e3
GW
756{
757 unsigned int i;
758 struct sk_buff *skb;
759
760 for (i = 0; i < queue->limit; i++) {
c4da0048 761 skb = rt2x00queue_alloc_rxskb(rt2x00dev, &queue->entries[i]);
30caa6e3 762 if (!skb)
61243d8e 763 return -ENOMEM;
30caa6e3
GW
764 queue->entries[i].skb = skb;
765 }
766
767 return 0;
30caa6e3
GW
768}
769
181d6902
ID
770int rt2x00queue_initialize(struct rt2x00_dev *rt2x00dev)
771{
772 struct data_queue *queue;
773 int status;
774
181d6902
ID
775 status = rt2x00queue_alloc_entries(rt2x00dev->rx, rt2x00dev->ops->rx);
776 if (status)
777 goto exit;
778
779 tx_queue_for_each(rt2x00dev, queue) {
780 status = rt2x00queue_alloc_entries(queue, rt2x00dev->ops->tx);
781 if (status)
782 goto exit;
783 }
784
785 status = rt2x00queue_alloc_entries(rt2x00dev->bcn, rt2x00dev->ops->bcn);
786 if (status)
787 goto exit;
788
30caa6e3
GW
789 if (test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags)) {
790 status = rt2x00queue_alloc_entries(&rt2x00dev->bcn[1],
791 rt2x00dev->ops->atim);
792 if (status)
793 goto exit;
794 }
181d6902 795
c4da0048 796 status = rt2x00queue_alloc_rxskbs(rt2x00dev, rt2x00dev->rx);
181d6902
ID
797 if (status)
798 goto exit;
799
800 return 0;
801
802exit:
803 ERROR(rt2x00dev, "Queue entries allocation failed.\n");
804
805 rt2x00queue_uninitialize(rt2x00dev);
806
807 return status;
808}
809
810void rt2x00queue_uninitialize(struct rt2x00_dev *rt2x00dev)
811{
812 struct data_queue *queue;
813
c4da0048 814 rt2x00queue_free_skbs(rt2x00dev, rt2x00dev->rx);
30caa6e3 815
181d6902
ID
816 queue_for_each(rt2x00dev, queue) {
817 kfree(queue->entries);
818 queue->entries = NULL;
819 }
820}
821
8f539276
ID
822static void rt2x00queue_init(struct rt2x00_dev *rt2x00dev,
823 struct data_queue *queue, enum data_queue_qid qid)
824{
825 spin_lock_init(&queue->lock);
826
827 queue->rt2x00dev = rt2x00dev;
828 queue->qid = qid;
2af0a570 829 queue->txop = 0;
8f539276
ID
830 queue->aifs = 2;
831 queue->cw_min = 5;
832 queue->cw_max = 10;
833}
834
181d6902
ID
835int rt2x00queue_allocate(struct rt2x00_dev *rt2x00dev)
836{
837 struct data_queue *queue;
838 enum data_queue_qid qid;
839 unsigned int req_atim =
840 !!test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags);
841
842 /*
843 * We need the following queues:
844 * RX: 1
61448f88 845 * TX: ops->tx_queues
181d6902
ID
846 * Beacon: 1
847 * Atim: 1 (if required)
848 */
61448f88 849 rt2x00dev->data_queues = 2 + rt2x00dev->ops->tx_queues + req_atim;
181d6902
ID
850
851 queue = kzalloc(rt2x00dev->data_queues * sizeof(*queue), GFP_KERNEL);
852 if (!queue) {
853 ERROR(rt2x00dev, "Queue allocation failed.\n");
854 return -ENOMEM;
855 }
856
857 /*
858 * Initialize pointers
859 */
860 rt2x00dev->rx = queue;
861 rt2x00dev->tx = &queue[1];
61448f88 862 rt2x00dev->bcn = &queue[1 + rt2x00dev->ops->tx_queues];
181d6902
ID
863
864 /*
865 * Initialize queue parameters.
866 * RX: qid = QID_RX
867 * TX: qid = QID_AC_BE + index
868 * TX: cw_min: 2^5 = 32.
869 * TX: cw_max: 2^10 = 1024.
565a019a
ID
870 * BCN: qid = QID_BEACON
871 * ATIM: qid = QID_ATIM
181d6902 872 */
8f539276 873 rt2x00queue_init(rt2x00dev, rt2x00dev->rx, QID_RX);
181d6902 874
8f539276
ID
875 qid = QID_AC_BE;
876 tx_queue_for_each(rt2x00dev, queue)
877 rt2x00queue_init(rt2x00dev, queue, qid++);
181d6902 878
565a019a 879 rt2x00queue_init(rt2x00dev, &rt2x00dev->bcn[0], QID_BEACON);
181d6902 880 if (req_atim)
565a019a 881 rt2x00queue_init(rt2x00dev, &rt2x00dev->bcn[1], QID_ATIM);
181d6902
ID
882
883 return 0;
884}
885
886void rt2x00queue_free(struct rt2x00_dev *rt2x00dev)
887{
888 kfree(rt2x00dev->rx);
889 rt2x00dev->rx = NULL;
890 rt2x00dev->tx = NULL;
891 rt2x00dev->bcn = NULL;
892}
This page took 0.635707 seconds and 5 git commands to generate.