projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
rt2x00: Initialize txop during conf_tx() callback
[deliverable/linux.git] / drivers / net / wireless / rt2x00 / rt73usb.c
CommitLineData
95ea3627 1/*
811aa9ca 2 Copyright (C) 2004 - 2008 rt2x00 SourceForge Project
95ea3627
ID		 3 <http://rt2x00.serialmonkey.com>
4
5 This program is free software; you can redistribute it and/or modify
6 it under the terms of the GNU General Public License as published by
7 the Free Software Foundation; either version 2 of the License, or
8 (at your option) any later version.
9
10 This program is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 GNU General Public License for more details.
14
15 You should have received a copy of the GNU General Public License
16 along with this program; if not, write to the
17 Free Software Foundation, Inc.,
18 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
19 */
20
21/*
22 Module: rt73usb
23 Abstract: rt73usb device specific routines.
24 Supported chipsets: rt2571W & rt2671.
25 */
26
a7f3a06c 27#include <linux/crc-itu-t.h>
95ea3627
ID		 28#include <linux/delay.h>
29#include <linux/etherdevice.h>
30#include <linux/init.h>
31#include <linux/kernel.h>
32#include <linux/module.h>
33#include <linux/usb.h>
34
35#include "rt2x00.h"
36#include "rt2x00usb.h"
37#include "rt73usb.h"
38
008c4482
ID		 39/*
40 * Allow hardware encryption to be disabled.
41 */
42static int modparam_nohwcrypt = 0;
43module_param_named(nohwcrypt, modparam_nohwcrypt, bool, S_IRUGO);
44MODULE_PARM_DESC(nohwcrypt, "Disable hardware encryption.");
45
95ea3627
ID		 46/*
47 * Register access.
48 * All access to the CSR registers will go through the methods
49 * rt73usb_register_read and rt73usb_register_write.
50 * BBP and RF register require indirect register access,
51 * and use the CSR registers BBPCSR and RFCSR to achieve this.
52 * These indirect registers work with busy bits,
53 * and we will try maximal REGISTER_BUSY_COUNT times to access
54 * the register while taking a REGISTER_BUSY_DELAY us delay
55 * between each attampt. When the busy bit is still set at that time,
56 * the access attempt is considered to have failed,
57 * and we will print an error.
3d82346c 58 * The _lock versions must be used if you already hold the usb_cache_mutex
95ea3627 59 */
0e14f6d3 60static inline void rt73usb_register_read(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 61 const unsigned int offset, u32 *value)
62{
63 __le32 reg;
64 rt2x00usb_vendor_request_buff(rt2x00dev, USB_MULTI_READ,
65 USB_VENDOR_REQUEST_IN, offset,
66 &reg, sizeof(u32), REGISTER_TIMEOUT);
67 *value = le32_to_cpu(reg);
68}
69
3d82346c
AB		 70static inline void rt73usb_register_read_lock(struct rt2x00_dev *rt2x00dev,
71 const unsigned int offset, u32 *value)
72{
73 __le32 reg;
74 rt2x00usb_vendor_req_buff_lock(rt2x00dev, USB_MULTI_READ,
75 USB_VENDOR_REQUEST_IN, offset,
76 &reg, sizeof(u32), REGISTER_TIMEOUT);
77 *value = le32_to_cpu(reg);
78}
79
0e14f6d3 80static inline void rt73usb_register_multiread(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 81 const unsigned int offset,
82 void *value, const u32 length)
83{
95ea3627
ID		 84 rt2x00usb_vendor_request_buff(rt2x00dev, USB_MULTI_READ,
85 USB_VENDOR_REQUEST_IN, offset,
bd394a74
ID		 86 value, length,
87 REGISTER_TIMEOUT32(length));
95ea3627
ID		 88}
89
0e14f6d3 90static inline void rt73usb_register_write(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 91 const unsigned int offset, u32 value)
92{
93 __le32 reg = cpu_to_le32(value);
94 rt2x00usb_vendor_request_buff(rt2x00dev, USB_MULTI_WRITE,
95 USB_VENDOR_REQUEST_OUT, offset,
96 &reg, sizeof(u32), REGISTER_TIMEOUT);
97}
98
3d82346c
AB		 99static inline void rt73usb_register_write_lock(struct rt2x00_dev *rt2x00dev,
100 const unsigned int offset, u32 value)
101{
102 __le32 reg = cpu_to_le32(value);
103 rt2x00usb_vendor_req_buff_lock(rt2x00dev, USB_MULTI_WRITE,
104 USB_VENDOR_REQUEST_OUT, offset,
105 &reg, sizeof(u32), REGISTER_TIMEOUT);
106}
107
0e14f6d3 108static inline void rt73usb_register_multiwrite(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 109 const unsigned int offset,
110 void *value, const u32 length)
111{
95ea3627
ID		 112 rt2x00usb_vendor_request_buff(rt2x00dev, USB_MULTI_WRITE,
113 USB_VENDOR_REQUEST_OUT, offset,
bd394a74
ID		 114 value, length,
115 REGISTER_TIMEOUT32(length));
95ea3627
ID		 116}
117
0e14f6d3 118static u32 rt73usb_bbp_check(struct rt2x00_dev *rt2x00dev)
95ea3627
ID		 119{
120 u32 reg;
121 unsigned int i;
122
123 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
3d82346c 124 rt73usb_register_read_lock(rt2x00dev, PHY_CSR3, &reg);
95ea3627
ID		 125 if (!rt2x00_get_field32(reg, PHY_CSR3_BUSY))
126 break;
127 udelay(REGISTER_BUSY_DELAY);
128 }
129
130 return reg;
131}
132
0e14f6d3 133static void rt73usb_bbp_write(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 134 const unsigned int word, const u8 value)
135{
136 u32 reg;
137
3d82346c
AB		 138 mutex_lock(&rt2x00dev->usb_cache_mutex);
139
95ea3627
ID		 140 /*
141 * Wait until the BBP becomes ready.
142 */
143 reg = rt73usb_bbp_check(rt2x00dev);
99ade259
ID		 144 if (rt2x00_get_field32(reg, PHY_CSR3_BUSY))
145 goto exit_fail;
95ea3627
ID		 146
147 /*
148 * Write the data into the BBP.
149 */
150 reg = 0;
151 rt2x00_set_field32(&reg, PHY_CSR3_VALUE, value);
152 rt2x00_set_field32(&reg, PHY_CSR3_REGNUM, word);
153 rt2x00_set_field32(&reg, PHY_CSR3_BUSY, 1);
154 rt2x00_set_field32(&reg, PHY_CSR3_READ_CONTROL, 0);
155
3d82346c
AB		 156 rt73usb_register_write_lock(rt2x00dev, PHY_CSR3, reg);
157 mutex_unlock(&rt2x00dev->usb_cache_mutex);
99ade259
ID		 158
159 return;
160
161exit_fail:
162 mutex_unlock(&rt2x00dev->usb_cache_mutex);
163
164 ERROR(rt2x00dev, "PHY_CSR3 register busy. Write failed.\n");
95ea3627
ID		 165}
166
0e14f6d3 167static void rt73usb_bbp_read(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 168 const unsigned int word, u8 *value)
169{
170 u32 reg;
171
3d82346c
AB		 172 mutex_lock(&rt2x00dev->usb_cache_mutex);
173
95ea3627
ID		 174 /*
175 * Wait until the BBP becomes ready.
176 */
177 reg = rt73usb_bbp_check(rt2x00dev);
99ade259
ID		 178 if (rt2x00_get_field32(reg, PHY_CSR3_BUSY))
179 goto exit_fail;
95ea3627
ID		 180
181 /*
182 * Write the request into the BBP.
183 */
184 reg = 0;
185 rt2x00_set_field32(&reg, PHY_CSR3_REGNUM, word);
186 rt2x00_set_field32(&reg, PHY_CSR3_BUSY, 1);
187 rt2x00_set_field32(&reg, PHY_CSR3_READ_CONTROL, 1);
188
3d82346c 189 rt73usb_register_write_lock(rt2x00dev, PHY_CSR3, reg);
95ea3627
ID		 190
191 /*
192 * Wait until the BBP becomes ready.
193 */
194 reg = rt73usb_bbp_check(rt2x00dev);
99ade259
ID		 195 if (rt2x00_get_field32(reg, PHY_CSR3_BUSY))
196 goto exit_fail;
95ea3627
ID		 197
198 *value = rt2x00_get_field32(reg, PHY_CSR3_VALUE);
3d82346c 199 mutex_unlock(&rt2x00dev->usb_cache_mutex);
99ade259
ID		 200
201 return;
202
203exit_fail:
204 mutex_unlock(&rt2x00dev->usb_cache_mutex);
205
206 ERROR(rt2x00dev, "PHY_CSR3 register busy. Read failed.\n");
207 *value = 0xff;
95ea3627
ID		 208}
209
0e14f6d3 210static void rt73usb_rf_write(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 211 const unsigned int word, const u32 value)
212{
213 u32 reg;
214 unsigned int i;
215
216 if (!word)
217 return;
218
3d82346c
AB		 219 mutex_lock(&rt2x00dev->usb_cache_mutex);
220
95ea3627 221 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
3d82346c 222 rt73usb_register_read_lock(rt2x00dev, PHY_CSR4, &reg);
95ea3627
ID		 223 if (!rt2x00_get_field32(reg, PHY_CSR4_BUSY))
224 goto rf_write;
225 udelay(REGISTER_BUSY_DELAY);
226 }
227
3d82346c 228 mutex_unlock(&rt2x00dev->usb_cache_mutex);
95ea3627
ID		 229 ERROR(rt2x00dev, "PHY_CSR4 register busy. Write failed.\n");
230 return;
231
232rf_write:
233 reg = 0;
234 rt2x00_set_field32(&reg, PHY_CSR4_VALUE, value);
235
4f5af6eb
ID		 236 /*
237 * RF5225 and RF2527 contain 21 bits per RF register value,
238 * all others contain 20 bits.
239 */
240 rt2x00_set_field32(&reg, PHY_CSR4_NUMBER_OF_BITS,
ddc827f9
ID		 241 20 + (rt2x00_rf(&rt2x00dev->chip, RF5225) ||
242 rt2x00_rf(&rt2x00dev->chip, RF2527)));
95ea3627
ID		 243 rt2x00_set_field32(&reg, PHY_CSR4_IF_SELECT, 0);
244 rt2x00_set_field32(&reg, PHY_CSR4_BUSY, 1);
245
3d82346c 246 rt73usb_register_write_lock(rt2x00dev, PHY_CSR4, reg);
95ea3627 247 rt2x00_rf_write(rt2x00dev, word, value);
3d82346c 248 mutex_unlock(&rt2x00dev->usb_cache_mutex);
95ea3627
ID		 249}
250
251#ifdef CONFIG_RT2X00_LIB_DEBUGFS
252#define CSR_OFFSET(__word) ( CSR_REG_BASE + ((__word) * sizeof(u32)) )
253
0e14f6d3 254static void rt73usb_read_csr(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 255 const unsigned int word, u32 *data)
256{
257 rt73usb_register_read(rt2x00dev, CSR_OFFSET(word), data);
258}
259
0e14f6d3 260static void rt73usb_write_csr(struct rt2x00_dev *rt2x00dev,
95ea3627
ID		 261 const unsigned int word, u32 data)
262{
263 rt73usb_register_write(rt2x00dev, CSR_OFFSET(word), data);
264}
265
266static const struct rt2x00debug rt73usb_rt2x00debug = {
267 .owner = THIS_MODULE,
268 .csr = {
269 .read = rt73usb_read_csr,
270 .write = rt73usb_write_csr,
271 .word_size = sizeof(u32),
272 .word_count = CSR_REG_SIZE / sizeof(u32),
273 },
274 .eeprom = {
275 .read = rt2x00_eeprom_read,
276 .write = rt2x00_eeprom_write,
277 .word_size = sizeof(u16),
278 .word_count = EEPROM_SIZE / sizeof(u16),
279 },
280 .bbp = {
281 .read = rt73usb_bbp_read,
282 .write = rt73usb_bbp_write,
283 .word_size = sizeof(u8),
284 .word_count = BBP_SIZE / sizeof(u8),
285 },
286 .rf = {
287 .read = rt2x00_rf_read,
288 .write = rt73usb_rf_write,
289 .word_size = sizeof(u32),
290 .word_count = RF_SIZE / sizeof(u32),
291 },
292};
293#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
294
a9450b70 295#ifdef CONFIG_RT73USB_LEDS
a2e1d52a 296static void rt73usb_brightness_set(struct led_classdev *led_cdev,
a9450b70
ID		 297 enum led_brightness brightness)
298{
299 struct rt2x00_led *led =
300 container_of(led_cdev, struct rt2x00_led, led_dev);
301 unsigned int enabled = brightness != LED_OFF;
302 unsigned int a_mode =
303 (enabled && led->rt2x00dev->curr_band == IEEE80211_BAND_5GHZ);
304 unsigned int bg_mode =
305 (enabled && led->rt2x00dev->curr_band == IEEE80211_BAND_2GHZ);
306
307 if (led->type == LED_TYPE_RADIO) {
308 rt2x00_set_field16(&led->rt2x00dev->led_mcu_reg,
309 MCU_LEDCS_RADIO_STATUS, enabled);
310
47b10cd1
ID		 311 rt2x00usb_vendor_request_sw(led->rt2x00dev, USB_LED_CONTROL,
312 0, led->rt2x00dev->led_mcu_reg,
313 REGISTER_TIMEOUT);
a9450b70
ID		 314 } else if (led->type == LED_TYPE_ASSOC) {
315 rt2x00_set_field16(&led->rt2x00dev->led_mcu_reg,
316 MCU_LEDCS_LINK_BG_STATUS, bg_mode);
317 rt2x00_set_field16(&led->rt2x00dev->led_mcu_reg,
318 MCU_LEDCS_LINK_A_STATUS, a_mode);
319
47b10cd1
ID		 320 rt2x00usb_vendor_request_sw(led->rt2x00dev, USB_LED_CONTROL,
321 0, led->rt2x00dev->led_mcu_reg,
322 REGISTER_TIMEOUT);
a9450b70
ID		 323 } else if (led->type == LED_TYPE_QUALITY) {
324 /*
325 * The brightness is divided into 6 levels (0 - 5),
326 * this means we need to convert the brightness
327 * argument into the matching level within that range.
328 */
47b10cd1
ID		 329 rt2x00usb_vendor_request_sw(led->rt2x00dev, USB_LED_CONTROL,
330 brightness / (LED_FULL / 6),
331 led->rt2x00dev->led_mcu_reg,
332 REGISTER_TIMEOUT);
a9450b70
ID		 333 }
334}
a2e1d52a
ID		 335
336static int rt73usb_blink_set(struct led_classdev *led_cdev,
337 unsigned long *delay_on,
338 unsigned long *delay_off)
339{
340 struct rt2x00_led *led =
341 container_of(led_cdev, struct rt2x00_led, led_dev);
342 u32 reg;
343
344 rt73usb_register_read(led->rt2x00dev, MAC_CSR14, &reg);
345 rt2x00_set_field32(&reg, MAC_CSR14_ON_PERIOD, *delay_on);
346 rt2x00_set_field32(&reg, MAC_CSR14_OFF_PERIOD, *delay_off);
347 rt73usb_register_write(led->rt2x00dev, MAC_CSR14, reg);
348
349 return 0;
350}
475433be
ID		 351
352static void rt73usb_init_led(struct rt2x00_dev *rt2x00dev,
353 struct rt2x00_led *led,
354 enum led_type type)
355{
356 led->rt2x00dev = rt2x00dev;
357 led->type = type;
358 led->led_dev.brightness_set = rt73usb_brightness_set;
359 led->led_dev.blink_set = rt73usb_blink_set;
360 led->flags = LED_INITIALIZED;
361}
a9450b70
ID		 362#endif /* CONFIG_RT73USB_LEDS */
363
95ea3627
ID		 364/*
365 * Configuration handlers.
366 */
906c110f
ID		 367static int rt73usb_config_shared_key(struct rt2x00_dev *rt2x00dev,
368 struct rt2x00lib_crypto *crypto,
369 struct ieee80211_key_conf *key)
370{
371 struct hw_key_entry key_entry;
372 struct rt2x00_field32 field;
373 int timeout;
374 u32 mask;
375 u32 reg;
376
377 if (crypto->cmd == SET_KEY) {
378 /*
379 * rt2x00lib can't determine the correct free
380 * key_idx for shared keys. We have 1 register
381 * with key valid bits. The goal is simple, read
382 * the register, if that is full we have no slots
383 * left.
384 * Note that each BSS is allowed to have up to 4
385 * shared keys, so put a mask over the allowed
386 * entries.
387 */
388 mask = (0xf << crypto->bssidx);
389
390 rt73usb_register_read(rt2x00dev, SEC_CSR0, &reg);
391 reg &= mask;
392
393 if (reg && reg == mask)
394 return -ENOSPC;
395
396 key->hw_key_idx += reg ? (ffz(reg) - 1) : 0;
397
398 /*
399 * Upload key to hardware
400 */
401 memcpy(key_entry.key, crypto->key,
402 sizeof(key_entry.key));
403 memcpy(key_entry.tx_mic, crypto->tx_mic,
404 sizeof(key_entry.tx_mic));
405 memcpy(key_entry.rx_mic, crypto->rx_mic,
406 sizeof(key_entry.rx_mic));
407
408 reg = SHARED_KEY_ENTRY(key->hw_key_idx);
409 timeout = REGISTER_TIMEOUT32(sizeof(key_entry));
410 rt2x00usb_vendor_request_large_buff(rt2x00dev, USB_MULTI_WRITE,
411 USB_VENDOR_REQUEST_OUT, reg,
412 &key_entry,
413 sizeof(key_entry),
414 timeout);
415
416 /*
417 * The cipher types are stored over 2 registers.
418 * bssidx 0 and 1 keys are stored in SEC_CSR1 and
419 * bssidx 1 and 2 keys are stored in SEC_CSR5.
420 * Using the correct defines correctly will cause overhead,
421 * so just calculate the correct offset.
422 */
423 if (key->hw_key_idx < 8) {
424 field.bit_offset = (3 * key->hw_key_idx);
425 field.bit_mask = 0x7 << field.bit_offset;
426
427 rt73usb_register_read(rt2x00dev, SEC_CSR1, &reg);
428 rt2x00_set_field32(&reg, field, crypto->cipher);
429 rt73usb_register_write(rt2x00dev, SEC_CSR1, reg);
430 } else {
431 field.bit_offset = (3 * (key->hw_key_idx - 8));
432 field.bit_mask = 0x7 << field.bit_offset;
433
434 rt73usb_register_read(rt2x00dev, SEC_CSR5, &reg);
435 rt2x00_set_field32(&reg, field, crypto->cipher);
436 rt73usb_register_write(rt2x00dev, SEC_CSR5, reg);
437 }
438
439 /*
440 * The driver does not support the IV/EIV generation
441 * in hardware. However it doesn't support the IV/EIV
442 * inside the ieee80211 frame either, but requires it
443 * to be provided seperately for the descriptor.
444 * rt2x00lib will cut the IV/EIV data out of all frames
445 * given to us by mac80211, but we must tell mac80211
446 * to generate the IV/EIV data.
447 */
448 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
449 }
450
451 /*
452 * SEC_CSR0 contains only single-bit fields to indicate
453 * a particular key is valid. Because using the FIELD32()
454 * defines directly will cause a lot of overhead we use
455 * a calculation to determine the correct bit directly.
456 */
457 mask = 1 << key->hw_key_idx;
458
459 rt73usb_register_read(rt2x00dev, SEC_CSR0, &reg);
460 if (crypto->cmd == SET_KEY)
461 reg |= mask;
462 else if (crypto->cmd == DISABLE_KEY)
463 reg &= ~mask;
464 rt73usb_register_write(rt2x00dev, SEC_CSR0, reg);
465
466 return 0;
467}
468
469static int rt73usb_config_pairwise_key(struct rt2x00_dev *rt2x00dev,
470 struct rt2x00lib_crypto *crypto,
471 struct ieee80211_key_conf *key)
472{
473 struct hw_pairwise_ta_entry addr_entry;
474 struct hw_key_entry key_entry;
475 int timeout;
476 u32 mask;
477 u32 reg;
478
479 if (crypto->cmd == SET_KEY) {
480 /*
481 * rt2x00lib can't determine the correct free
482 * key_idx for pairwise keys. We have 2 registers
483 * with key valid bits. The goal is simple, read
484 * the first register, if that is full move to
485 * the next register.
486 * When both registers are full, we drop the key,
487 * otherwise we use the first invalid entry.
488 */
489 rt73usb_register_read(rt2x00dev, SEC_CSR2, &reg);
490 if (reg && reg == ~0) {
491 key->hw_key_idx = 32;
492 rt73usb_register_read(rt2x00dev, SEC_CSR3, &reg);
493 if (reg && reg == ~0)
494 return -ENOSPC;
495 }
496
497 key->hw_key_idx += reg ? (ffz(reg) - 1) : 0;
498
499 /*
500 * Upload key to hardware
501 */
502 memcpy(key_entry.key, crypto->key,
503 sizeof(key_entry.key));
504 memcpy(key_entry.tx_mic, crypto->tx_mic,
505 sizeof(key_entry.tx_mic));
506 memcpy(key_entry.rx_mic, crypto->rx_mic,
507 sizeof(key_entry.rx_mic));
508
509 reg = PAIRWISE_KEY_ENTRY(key->hw_key_idx);
510 timeout = REGISTER_TIMEOUT32(sizeof(key_entry));
511 rt2x00usb_vendor_request_large_buff(rt2x00dev, USB_MULTI_WRITE,
512 USB_VENDOR_REQUEST_OUT, reg,
513 &key_entry,
514 sizeof(key_entry),
515 timeout);
516
517 /*
518 * Send the address and cipher type to the hardware register.
519 * This data fits within the CSR cache size, so we can use
520 * rt73usb_register_multiwrite() directly.
521 */
522 memset(&addr_entry, 0, sizeof(addr_entry));
523 memcpy(&addr_entry, crypto->address, ETH_ALEN);
524 addr_entry.cipher = crypto->cipher;
525
526 reg = PAIRWISE_TA_ENTRY(key->hw_key_idx);
527 rt73usb_register_multiwrite(rt2x00dev, reg,
528 &addr_entry, sizeof(addr_entry));
529
530 /*
531 * Enable pairwise lookup table for given BSS idx,
532 * without this received frames will not be decrypted
533 * by the hardware.
534 */
535 rt73usb_register_read(rt2x00dev, SEC_CSR4, &reg);
536 reg |= (1 << crypto->bssidx);
537 rt73usb_register_write(rt2x00dev, SEC_CSR4, reg);
538
539 /*
540 * The driver does not support the IV/EIV generation
541 * in hardware. However it doesn't support the IV/EIV
542 * inside the ieee80211 frame either, but requires it
543 * to be provided seperately for the descriptor.
544 * rt2x00lib will cut the IV/EIV data out of all frames
545 * given to us by mac80211, but we must tell mac80211
546 * to generate the IV/EIV data.
547 */
548 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
549 }
550
551 /*
552 * SEC_CSR2 and SEC_CSR3 contain only single-bit fields to indicate
553 * a particular key is valid. Because using the FIELD32()
554 * defines directly will cause a lot of overhead we use
555 * a calculation to determine the correct bit directly.
556 */
557 if (key->hw_key_idx < 32) {
558 mask = 1 << key->hw_key_idx;
559
560 rt73usb_register_read(rt2x00dev, SEC_CSR2, &reg);
561 if (crypto->cmd == SET_KEY)
562 reg |= mask;
563 else if (crypto->cmd == DISABLE_KEY)
564 reg &= ~mask;
565 rt73usb_register_write(rt2x00dev, SEC_CSR2, reg);
566 } else {
567 mask = 1 << (key->hw_key_idx - 32);
568
569 rt73usb_register_read(rt2x00dev, SEC_CSR3, &reg);
570 if (crypto->cmd == SET_KEY)
571 reg |= mask;
572 else if (crypto->cmd == DISABLE_KEY)
573 reg &= ~mask;
574 rt73usb_register_write(rt2x00dev, SEC_CSR3, reg);
575 }
576
577 return 0;
578}
579
3a643d24
ID		 580static void rt73usb_config_filter(struct rt2x00_dev *rt2x00dev,
581 const unsigned int filter_flags)
582{
583 u32 reg;
584
585 /*
586 * Start configuration steps.
587 * Note that the version error will always be dropped
588 * and broadcast frames will always be accepted since
589 * there is no filter for it at this time.
590 */
591 rt73usb_register_read(rt2x00dev, TXRX_CSR0, &reg);
592 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_CRC,
593 !(filter_flags & FIF_FCSFAIL));
594 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_PHYSICAL,
595 !(filter_flags & FIF_PLCPFAIL));
596 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_CONTROL,
597 !(filter_flags & FIF_CONTROL));
598 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_NOT_TO_ME,
599 !(filter_flags & FIF_PROMISC_IN_BSS));
600 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_TO_DS,
e0b005fa
ID		 601 !(filter_flags & FIF_PROMISC_IN_BSS) &&
602 !rt2x00dev->intf_ap_count);
3a643d24
ID		 603 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_VERSION_ERROR, 1);
604 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_MULTICAST,
605 !(filter_flags & FIF_ALLMULTI));
606 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_BROADCAST, 0);
607 rt2x00_set_field32(&reg, TXRX_CSR0_DROP_ACK_CTS,
608 !(filter_flags & FIF_CONTROL));
609 rt73usb_register_write(rt2x00dev, TXRX_CSR0, reg);
610}
611
6bb40dd1
ID		 612static void rt73usb_config_intf(struct rt2x00_dev *rt2x00dev,
613 struct rt2x00_intf *intf,
614 struct rt2x00intf_conf *conf,
615 const unsigned int flags)
95ea3627 616{
6bb40dd1
ID		 617 unsigned int beacon_base;
618 u32 reg;
95ea3627 619
6bb40dd1
ID		 620 if (flags & CONFIG_UPDATE_TYPE) {
621 /*
622 * Clear current synchronisation setup.
623 * For the Beacon base registers we only need to clear
624 * the first byte since that byte contains the VALID and OWNER
625 * bits which (when set to 0) will invalidate the entire beacon.
626 */
627 beacon_base = HW_BEACON_OFFSET(intf->beacon->entry_idx);
6bb40dd1 628 rt73usb_register_write(rt2x00dev, beacon_base, 0);
95ea3627 629
6bb40dd1
ID		 630 /*
631 * Enable synchronisation.
632 */
633 rt73usb_register_read(rt2x00dev, TXRX_CSR9, &reg);
fd3c91c5 634 rt2x00_set_field32(&reg, TXRX_CSR9_TSF_TICKING, 1);
6bb40dd1 635 rt2x00_set_field32(&reg, TXRX_CSR9_TSF_SYNC, conf->sync);
fd3c91c5 636 rt2x00_set_field32(&reg, TXRX_CSR9_TBTT_ENABLE, 1);
6bb40dd1
ID		 637 rt73usb_register_write(rt2x00dev, TXRX_CSR9, reg);
638 }
95ea3627 639
6bb40dd1
ID		 640 if (flags & CONFIG_UPDATE_MAC) {
641 reg = le32_to_cpu(conf->mac[1]);
642 rt2x00_set_field32(&reg, MAC_CSR3_UNICAST_TO_ME_MASK, 0xff);
643 conf->mac[1] = cpu_to_le32(reg);
95ea3627 644
6bb40dd1
ID		 645 rt73usb_register_multiwrite(rt2x00dev, MAC_CSR2,
646 conf->mac, sizeof(conf->mac));
647 }
95ea3627 648
6bb40dd1
ID		 649 if (flags & CONFIG_UPDATE_BSSID) {
650 reg = le32_to_cpu(conf->bssid[1]);
651 rt2x00_set_field32(&reg, MAC_CSR5_BSS_ID_MASK, 3);
652 conf->bssid[1] = cpu_to_le32(reg);
95ea3627 653
6bb40dd1
ID		 654 rt73usb_register_multiwrite(rt2x00dev, MAC_CSR4,
655 conf->bssid, sizeof(conf->bssid));
656 }
95ea3627
ID		 657}
658
3a643d24
ID		 659static void rt73usb_config_erp(struct rt2x00_dev *rt2x00dev,
660 struct rt2x00lib_erp *erp)
95ea3627 661{
95ea3627 662 u32 reg;
95ea3627 663
95ea3627 664 rt73usb_register_read(rt2x00dev, TXRX_CSR0, &reg);
72810379 665 rt2x00_set_field32(&reg, TXRX_CSR0_RX_ACK_TIMEOUT, erp->ack_timeout);
95ea3627
ID		 666 rt73usb_register_write(rt2x00dev, TXRX_CSR0, reg);
667
668 rt73usb_register_read(rt2x00dev, TXRX_CSR4, &reg);
4f5af6eb 669 rt2x00_set_field32(&reg, TXRX_CSR4_AUTORESPOND_PREAMBLE,
72810379 670 !!erp->short_preamble);
95ea3627
ID		 671 rt73usb_register_write(rt2x00dev, TXRX_CSR4, reg);
672}
673
ba2ab471
ID		 674static void rt73usb_config_lna_gain(struct rt2x00_dev *rt2x00dev,
675 struct rt2x00lib_conf *libconf)
676{
677 u16 eeprom;
678 short lna_gain = 0;
679
680 if (libconf->band == IEEE80211_BAND_2GHZ) {
681 if (test_bit(CONFIG_EXTERNAL_LNA_BG, &rt2x00dev->flags))
682 lna_gain += 14;
683
684 rt2x00_eeprom_read(rt2x00dev, EEPROM_RSSI_OFFSET_BG, &eeprom);
685 lna_gain -= rt2x00_get_field16(eeprom, EEPROM_RSSI_OFFSET_BG_1);
686 } else {
687 rt2x00_eeprom_read(rt2x00dev, EEPROM_RSSI_OFFSET_A, &eeprom);
688 lna_gain -= rt2x00_get_field16(eeprom, EEPROM_RSSI_OFFSET_A_1);
689 }
690
691 rt2x00dev->lna_gain = lna_gain;
692}
693
95ea3627 694static void rt73usb_config_phymode(struct rt2x00_dev *rt2x00dev,
5c58ee51 695 const int basic_rate_mask)
95ea3627 696{
5c58ee51 697 rt73usb_register_write(rt2x00dev, TXRX_CSR5, basic_rate_mask);
95ea3627
ID		 698}
699
5c58ee51
ID		 700static void rt73usb_config_channel(struct rt2x00_dev *rt2x00dev,
701 struct rf_channel *rf, const int txpower)
95ea3627
ID		 702{
703 u8 r3;
704 u8 r94;
705 u8 smart;
706
707 rt2x00_set_field32(&rf->rf3, RF3_TXPOWER, TXPOWER_TO_DEV(txpower));
708 rt2x00_set_field32(&rf->rf4, RF4_FREQ_OFFSET, rt2x00dev->freq_offset);
709
710 smart = !(rt2x00_rf(&rt2x00dev->chip, RF5225) ||
711 rt2x00_rf(&rt2x00dev->chip, RF2527));
712
713 rt73usb_bbp_read(rt2x00dev, 3, &r3);
714 rt2x00_set_field8(&r3, BBP_R3_SMART_MODE, smart);
715 rt73usb_bbp_write(rt2x00dev, 3, r3);
716
717 r94 = 6;
718 if (txpower > MAX_TXPOWER && txpower <= (MAX_TXPOWER + r94))
719 r94 += txpower - MAX_TXPOWER;
720 else if (txpower < MIN_TXPOWER && txpower >= (MIN_TXPOWER - r94))
721 r94 += txpower;
722 rt73usb_bbp_write(rt2x00dev, 94, r94);
723
724 rt73usb_rf_write(rt2x00dev, 1, rf->rf1);
725 rt73usb_rf_write(rt2x00dev, 2, rf->rf2);
726 rt73usb_rf_write(rt2x00dev, 3, rf->rf3 & ~0x00000004);
727 rt73usb_rf_write(rt2x00dev, 4, rf->rf4);
728
729 rt73usb_rf_write(rt2x00dev, 1, rf->rf1);
730 rt73usb_rf_write(rt2x00dev, 2, rf->rf2);
731 rt73usb_rf_write(rt2x00dev, 3, rf->rf3 | 0x00000004);
732 rt73usb_rf_write(rt2x00dev, 4, rf->rf4);
733
734 rt73usb_rf_write(rt2x00dev, 1, rf->rf1);
735 rt73usb_rf_write(rt2x00dev, 2, rf->rf2);
736 rt73usb_rf_write(rt2x00dev, 3, rf->rf3 & ~0x00000004);
737 rt73usb_rf_write(rt2x00dev, 4, rf->rf4);
738
739 udelay(10);
740}
741
95ea3627
ID		 742static void rt73usb_config_txpower(struct rt2x00_dev *rt2x00dev,
743 const int txpower)
744{
745 struct rf_channel rf;
746
747 rt2x00_rf_read(rt2x00dev, 1, &rf.rf1);
748 rt2x00_rf_read(rt2x00dev, 2, &rf.rf2);
749 rt2x00_rf_read(rt2x00dev, 3, &rf.rf3);
750 rt2x00_rf_read(rt2x00dev, 4, &rf.rf4);
751
5c58ee51 752 rt73usb_config_channel(rt2x00dev, &rf, txpower);
95ea3627
ID		 753}
754
755static void rt73usb_config_antenna_5x(struct rt2x00_dev *rt2x00dev,
addc81bd 756 struct antenna_setup *ant)
95ea3627
ID		 757{
758 u8 r3;
759 u8 r4;
760 u8 r77;
2676c94d 761 u8 temp;
95ea3627
ID		 762
763 rt73usb_bbp_read(rt2x00dev, 3, &r3);
764 rt73usb_bbp_read(rt2x00dev, 4, &r4);
765 rt73usb_bbp_read(rt2x00dev, 77, &r77);
766
767 rt2x00_set_field8(&r3, BBP_R3_SMART_MODE, 0);
768
e4cd2ff8
ID		 769 /*
770 * Configure the RX antenna.
771 */
addc81bd 772 switch (ant->rx) {
95ea3627 773 case ANTENNA_HW_DIVERSITY:
2676c94d
MN		 774 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA_CONTROL, 2);
775 temp = !test_bit(CONFIG_FRAME_TYPE, &rt2x00dev->flags)
8318d78a 776 && (rt2x00dev->curr_band != IEEE80211_BAND_5GHZ);
2676c94d 777 rt2x00_set_field8(&r4, BBP_R4_RX_FRAME_END, temp);
95ea3627
ID		 778 break;
779 case ANTENNA_A:
2676c94d 780 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA_CONTROL, 1);
95ea3627 781 rt2x00_set_field8(&r4, BBP_R4_RX_FRAME_END, 0);
8318d78a 782 if (rt2x00dev->curr_band == IEEE80211_BAND_5GHZ)
2676c94d
MN		 783 rt2x00_set_field8(&r77, BBP_R77_RX_ANTENNA, 0);
784 else
785 rt2x00_set_field8(&r77, BBP_R77_RX_ANTENNA, 3);
95ea3627
ID		 786 break;
787 case ANTENNA_B:
a4fe07d9 788 default:
2676c94d 789 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA_CONTROL, 1);
95ea3627 790 rt2x00_set_field8(&r4, BBP_R4_RX_FRAME_END, 0);
8318d78a 791 if (rt2x00dev->curr_band == IEEE80211_BAND_5GHZ)
2676c94d
MN		 792 rt2x00_set_field8(&r77, BBP_R77_RX_ANTENNA, 3);
793 else
794 rt2x00_set_field8(&r77, BBP_R77_RX_ANTENNA, 0);
95ea3627
ID		 795 break;
796 }
797
798 rt73usb_bbp_write(rt2x00dev, 77, r77);
799 rt73usb_bbp_write(rt2x00dev, 3, r3);
800 rt73usb_bbp_write(rt2x00dev, 4, r4);
801}
802
803static void rt73usb_config_antenna_2x(struct rt2x00_dev *rt2x00dev,
addc81bd 804 struct antenna_setup *ant)
95ea3627
ID		 805{
806 u8 r3;
807 u8 r4;
808 u8 r77;
809
810 rt73usb_bbp_read(rt2x00dev, 3, &r3);
811 rt73usb_bbp_read(rt2x00dev, 4, &r4);
812 rt73usb_bbp_read(rt2x00dev, 77, &r77);
813
814 rt2x00_set_field8(&r3, BBP_R3_SMART_MODE, 0);
815 rt2x00_set_field8(&r4, BBP_R4_RX_FRAME_END,
816 !test_bit(CONFIG_FRAME_TYPE, &rt2x00dev->flags));
817
e4cd2ff8
ID		 818 /*
819 * Configure the RX antenna.
820 */
addc81bd 821 switch (ant->rx) {
95ea3627 822 case ANTENNA_HW_DIVERSITY:
2676c94d 823 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA_CONTROL, 2);
95ea3627
ID		 824 break;
825 case ANTENNA_A:
2676c94d
MN		 826 rt2x00_set_field8(&r77, BBP_R77_RX_ANTENNA, 3);
827 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA_CONTROL, 1);
95ea3627
ID		 828 break;
829 case ANTENNA_B:
a4fe07d9 830 default:
2676c94d
MN		 831 rt2x00_set_field8(&r77, BBP_R77_RX_ANTENNA, 0);
832 rt2x00_set_field8(&r4, BBP_R4_RX_ANTENNA_CONTROL, 1);
95ea3627
ID		 833 break;
834 }
835
836 rt73usb_bbp_write(rt2x00dev, 77, r77);
837 rt73usb_bbp_write(rt2x00dev, 3, r3);
838 rt73usb_bbp_write(rt2x00dev, 4, r4);
839}
840
841struct antenna_sel {
842 u8 word;
843 /*
844 * value[0] -> non-LNA
845 * value[1] -> LNA
846 */
847 u8 value[2];
848};
849
850static const struct antenna_sel antenna_sel_a[] = {
851 { 96, { 0x58, 0x78 } },
852 { 104, { 0x38, 0x48 } },
853 { 75, { 0xfe, 0x80 } },
854 { 86, { 0xfe, 0x80 } },
855 { 88, { 0xfe, 0x80 } },
856 { 35, { 0x60, 0x60 } },
857 { 97, { 0x58, 0x58 } },
858 { 98, { 0x58, 0x58 } },
859};
860
861static const struct antenna_sel antenna_sel_bg[] = {
862 { 96, { 0x48, 0x68 } },
863 { 104, { 0x2c, 0x3c } },
864 { 75, { 0xfe, 0x80 } },
865 { 86, { 0xfe, 0x80 } },
866 { 88, { 0xfe, 0x80 } },
867 { 35, { 0x50, 0x50 } },
868 { 97, { 0x48, 0x48 } },
869 { 98, { 0x48, 0x48 } },
870};
871
872static void rt73usb_config_antenna(struct rt2x00_dev *rt2x00dev,
addc81bd 873 struct antenna_setup *ant)
95ea3627
ID		 874{
875 const struct antenna_sel *sel;
876 unsigned int lna;
877 unsigned int i;
878 u32 reg;
879
a4fe07d9
ID		 880 /*
881 * We should never come here because rt2x00lib is supposed
882 * to catch this and send us the correct antenna explicitely.
883 */
884 BUG_ON(ant->rx == ANTENNA_SW_DIVERSITY ||
885 ant->tx == ANTENNA_SW_DIVERSITY);
886
8318d78a 887 if (rt2x00dev->curr_band == IEEE80211_BAND_5GHZ) {
95ea3627
ID		 888 sel = antenna_sel_a;
889 lna = test_bit(CONFIG_EXTERNAL_LNA_A, &rt2x00dev->flags);
95ea3627
ID		 890 } else {
891 sel = antenna_sel_bg;
892 lna = test_bit(CONFIG_EXTERNAL_LNA_BG, &rt2x00dev->flags);
95ea3627
ID		 893 }
894
2676c94d
MN		 895 for (i = 0; i < ARRAY_SIZE(antenna_sel_a); i++)
896 rt73usb_bbp_write(rt2x00dev, sel[i].word, sel[i].value[lna]);
897
898 rt73usb_register_read(rt2x00dev, PHY_CSR0, &reg);
899
ddc827f9 900 rt2x00_set_field32(&reg, PHY_CSR0_PA_PE_BG,
8318d78a 901 (rt2x00dev->curr_band == IEEE80211_BAND_2GHZ));
ddc827f9 902 rt2x00_set_field32(&reg, PHY_CSR0_PA_PE_A,
8318d78a 903 (rt2x00dev->curr_band == IEEE80211_BAND_5GHZ));
ddc827f9 904
95ea3627
ID		 905 rt73usb_register_write(rt2x00dev, PHY_CSR0, reg);
906
907 if (rt2x00_rf(&rt2x00dev->chip, RF5226) ||
908 rt2x00_rf(&rt2x00dev->chip, RF5225))
addc81bd 909 rt73usb_config_antenna_5x(rt2x00dev, ant);
95ea3627
ID		 910 else if (rt2x00_rf(&rt2x00dev->chip, RF2528) ||
911 rt2x00_rf(&rt2x00dev->chip, RF2527))
addc81bd 912 rt73usb_config_antenna_2x(rt2x00dev, ant);
95ea3627
ID		 913}
914
915static void rt73usb_config_duration(struct rt2x00_dev *rt2x00dev,
5c58ee51 916 struct rt2x00lib_conf *libconf)
95ea3627
ID		 917{
918 u32 reg;
919
920 rt73usb_register_read(rt2x00dev, MAC_CSR9, &reg);
5c58ee51 921 rt2x00_set_field32(&reg, MAC_CSR9_SLOT_TIME, libconf->slot_time);
95ea3627
ID		 922 rt73usb_register_write(rt2x00dev, MAC_CSR9, reg);
923
924 rt73usb_register_read(rt2x00dev, MAC_CSR8, &reg);
5c58ee51 925 rt2x00_set_field32(&reg, MAC_CSR8_SIFS, libconf->sifs);
95ea3627 926 rt2x00_set_field32(&reg, MAC_CSR8_SIFS_AFTER_RX_OFDM, 3);
5c58ee51 927 rt2x00_set_field32(&reg, MAC_CSR8_EIFS, libconf->eifs);
95ea3627
ID		 928 rt73usb_register_write(rt2x00dev, MAC_CSR8, reg);
929
930 rt73usb_register_read(rt2x00dev, TXRX_CSR0, &reg);
931 rt2x00_set_field32(&reg, TXRX_CSR0_TSF_OFFSET, IEEE80211_HEADER);
932 rt73usb_register_write(rt2x00dev, TXRX_CSR0, reg);
933
934 rt73usb_register_read(rt2x00dev, TXRX_CSR4, &reg);
935 rt2x00_set_field32(&reg, TXRX_CSR4_AUTORESPOND_ENABLE, 1);
936 rt73usb_register_write(rt2x00dev, TXRX_CSR4, reg);
937
938 rt73usb_register_read(rt2x00dev, TXRX_CSR9, &reg);
5c58ee51
ID		 939 rt2x00_set_field32(&reg, TXRX_CSR9_BEACON_INTERVAL,
940 libconf->conf->beacon_int * 16);
95ea3627
ID		 941 rt73usb_register_write(rt2x00dev, TXRX_CSR9, reg);
942}
943
944static void rt73usb_config(struct rt2x00_dev *rt2x00dev,
6bb40dd1
ID		 945 struct rt2x00lib_conf *libconf,
946 const unsigned int flags)
95ea3627 947{
ba2ab471
ID		 948 /* Always recalculate LNA gain before changing configuration */
949 rt73usb_config_lna_gain(rt2x00dev, libconf);
950
95ea3627 951 if (flags & CONFIG_UPDATE_PHYMODE)
5c58ee51 952 rt73usb_config_phymode(rt2x00dev, libconf->basic_rates);
95ea3627 953 if (flags & CONFIG_UPDATE_CHANNEL)
5c58ee51
ID		 954 rt73usb_config_channel(rt2x00dev, &libconf->rf,
955 libconf->conf->power_level);
95ea3627 956 if ((flags & CONFIG_UPDATE_TXPOWER) && !(flags & CONFIG_UPDATE_CHANNEL))
5c58ee51 957 rt73usb_config_txpower(rt2x00dev, libconf->conf->power_level);
95ea3627 958 if (flags & CONFIG_UPDATE_ANTENNA)
addc81bd 959 rt73usb_config_antenna(rt2x00dev, &libconf->ant);
95ea3627 960 if (flags & (CONFIG_UPDATE_SLOT_TIME | CONFIG_UPDATE_BEACON_INT))
5c58ee51 961 rt73usb_config_duration(rt2x00dev, libconf);
95ea3627
ID		 962}
963
95ea3627
ID		 964/*
965 * Link tuning
966 */
ebcf26da
ID		 967static void rt73usb_link_stats(struct rt2x00_dev *rt2x00dev,
968 struct link_qual *qual)
95ea3627
ID		 969{
970 u32 reg;
971
972 /*
973 * Update FCS error count from register.
974 */
975 rt73usb_register_read(rt2x00dev, STA_CSR0, &reg);
ebcf26da 976 qual->rx_failed = rt2x00_get_field32(reg, STA_CSR0_FCS_ERROR);
95ea3627
ID		 977
978 /*
979 * Update False CCA count from register.
980 */
981 rt73usb_register_read(rt2x00dev, STA_CSR1, &reg);
ebcf26da 982 qual->false_cca = rt2x00_get_field32(reg, STA_CSR1_FALSE_CCA_ERROR);
95ea3627
ID		 983}
984
985static void rt73usb_reset_tuner(struct rt2x00_dev *rt2x00dev)
986{
987 rt73usb_bbp_write(rt2x00dev, 17, 0x20);
988 rt2x00dev->link.vgc_level = 0x20;
989}
990
991static void rt73usb_link_tuner(struct rt2x00_dev *rt2x00dev)
992{
993 int rssi = rt2x00_get_link_rssi(&rt2x00dev->link);
994 u8 r17;
995 u8 up_bound;
996 u8 low_bound;
997
95ea3627
ID		 998 rt73usb_bbp_read(rt2x00dev, 17, &r17);
999
1000 /*
1001 * Determine r17 bounds.
1002 */
8318d78a 1003 if (rt2x00dev->rx_status.band == IEEE80211_BAND_5GHZ) {
95ea3627
ID		 1004 low_bound = 0x28;
1005 up_bound = 0x48;
1006
1007 if (test_bit(CONFIG_EXTERNAL_LNA_A, &rt2x00dev->flags)) {
1008 low_bound += 0x10;
1009 up_bound += 0x10;
1010 }
1011 } else {
1012 if (rssi > -82) {
1013 low_bound = 0x1c;
1014 up_bound = 0x40;
1015 } else if (rssi > -84) {
1016 low_bound = 0x1c;
1017 up_bound = 0x20;
1018 } else {
1019 low_bound = 0x1c;
1020 up_bound = 0x1c;
1021 }
1022
1023 if (test_bit(CONFIG_EXTERNAL_LNA_BG, &rt2x00dev->flags)) {
1024 low_bound += 0x14;
1025 up_bound += 0x10;
1026 }
1027 }
1028
6bb40dd1
ID		 1029 /*
1030 * If we are not associated, we should go straight to the
1031 * dynamic CCA tuning.
1032 */
1033 if (!rt2x00dev->intf_associated)
1034 goto dynamic_cca_tune;
1035
95ea3627
ID		 1036 /*
1037 * Special big-R17 for very short distance
1038 */
1039 if (rssi > -35) {
1040 if (r17 != 0x60)
1041 rt73usb_bbp_write(rt2x00dev, 17, 0x60);
1042 return;
1043 }
1044
1045 /*
1046 * Special big-R17 for short distance
1047 */
1048 if (rssi >= -58) {
1049 if (r17 != up_bound)
1050 rt73usb_bbp_write(rt2x00dev, 17, up_bound);
1051 return;
1052 }
1053
1054 /*
1055 * Special big-R17 for middle-short distance
1056 */
1057 if (rssi >= -66) {
1058 low_bound += 0x10;
1059 if (r17 != low_bound)
1060 rt73usb_bbp_write(rt2x00dev, 17, low_bound);
1061 return;
1062 }
1063
1064 /*
1065 * Special mid-R17 for middle distance
1066 */
1067 if (rssi >= -74) {
1068 if (r17 != (low_bound + 0x10))
1069 rt73usb_bbp_write(rt2x00dev, 17, low_bound + 0x08);
1070 return;
1071 }
1072
1073 /*
1074 * Special case: Change up_bound based on the rssi.
1075 * Lower up_bound when rssi is weaker then -74 dBm.
1076 */
1077 up_bound -= 2 * (-74 - rssi);
1078 if (low_bound > up_bound)
1079 up_bound = low_bound;
1080
1081 if (r17 > up_bound) {
1082 rt73usb_bbp_write(rt2x00dev, 17, up_bound);
1083 return;
1084 }
1085
6bb40dd1
ID		 1086dynamic_cca_tune:
1087
95ea3627
ID		 1088 /*
1089 * r17 does not yet exceed upper limit, continue and base
1090 * the r17 tuning on the false CCA count.
1091 */
ebcf26da 1092 if (rt2x00dev->link.qual.false_cca > 512 && r17 < up_bound) {
95ea3627
ID		 1093 r17 += 4;
1094 if (r17 > up_bound)
1095 r17 = up_bound;
1096 rt73usb_bbp_write(rt2x00dev, 17, r17);
ebcf26da 1097 } else if (rt2x00dev->link.qual.false_cca < 100 && r17 > low_bound) {
95ea3627
ID		 1098 r17 -= 4;
1099 if (r17 < low_bound)
1100 r17 = low_bound;
1101 rt73usb_bbp_write(rt2x00dev, 17, r17);
1102 }
1103}
1104
1105/*
a7f3a06c 1106 * Firmware functions
95ea3627
ID		 1107 */
1108static char *rt73usb_get_firmware_name(struct rt2x00_dev *rt2x00dev)
1109{
1110 return FIRMWARE_RT2571;
1111}
1112
f160ebcb 1113static u16 rt73usb_get_firmware_crc(const void *data, const size_t len)
a7f3a06c
ID		 1114{
1115 u16 crc;
1116
1117 /*
1118 * Use the crc itu-t algorithm.
1119 * The last 2 bytes in the firmware array are the crc checksum itself,
1120 * this means that we should never pass those 2 bytes to the crc
1121 * algorithm.
1122 */
1123 crc = crc_itu_t(0, data, len - 2);
1124 crc = crc_itu_t_byte(crc, 0);
1125 crc = crc_itu_t_byte(crc, 0);
1126
1127 return crc;
1128}
1129
f160ebcb 1130static int rt73usb_load_firmware(struct rt2x00_dev *rt2x00dev, const void *data,
95ea3627
ID		 1131 const size_t len)
1132{
1133 unsigned int i;
1134 int status;
1135 u32 reg;
95ea3627
ID		 1136
1137 /*
1138 * Wait for stable hardware.
1139 */
1140 for (i = 0; i < 100; i++) {
1141 rt73usb_register_read(rt2x00dev, MAC_CSR0, &reg);
1142 if (reg)
1143 break;
1144 msleep(1);
1145 }
1146
1147 if (!reg) {
1148 ERROR(rt2x00dev, "Unstable hardware.\n");
1149 return -EBUSY;
1150 }
1151
1152 /*
1153 * Write firmware to device.
95ea3627 1154 */
3e0c1abe
IM		 1155 rt2x00usb_vendor_request_large_buff(rt2x00dev, USB_MULTI_WRITE,
1156 USB_VENDOR_REQUEST_OUT,
1157 FIRMWARE_IMAGE_BASE,
1158 data, len,
1159 REGISTER_TIMEOUT32(len));
95ea3627
ID		 1160
1161 /*
1162 * Send firmware request to device to load firmware,
1163 * we need to specify a long timeout time.
1164 */
1165 status = rt2x00usb_vendor_request_sw(rt2x00dev, USB_DEVICE_MODE,
3b640f21 1166 0, USB_MODE_FIRMWARE,
95ea3627
ID		 1167 REGISTER_TIMEOUT_FIRMWARE);
1168 if (status < 0) {
1169 ERROR(rt2x00dev, "Failed to write Firmware to device.\n");
1170 return status;
1171 }
1172
95ea3627
ID		 1173 return 0;
1174}
1175
a7f3a06c
ID		 1176/*
1177 * Initialization functions.
1178 */
95ea3627
ID		 1179static int rt73usb_init_registers(struct rt2x00_dev *rt2x00dev)
1180{
1181 u32 reg;
1182
1183 rt73usb_register_read(rt2x00dev, TXRX_CSR0, &reg);
1184 rt2x00_set_field32(&reg, TXRX_CSR0_AUTO_TX_SEQ, 1);
1185 rt2x00_set_field32(&reg, TXRX_CSR0_DISABLE_RX, 0);
1186 rt2x00_set_field32(&reg, TXRX_CSR0_TX_WITHOUT_WAITING, 0);
1187 rt73usb_register_write(rt2x00dev, TXRX_CSR0, reg);
1188
1189 rt73usb_register_read(rt2x00dev, TXRX_CSR1, &reg);
1190 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID0, 47); /* CCK Signal */
1191 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID0_VALID, 1);
1192 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID1, 30); /* Rssi */
1193 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID1_VALID, 1);
1194 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID2, 42); /* OFDM Rate */
1195 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID2_VALID, 1);
1196 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID3, 30); /* Rssi */
1197 rt2x00_set_field32(&reg, TXRX_CSR1_BBP_ID3_VALID, 1);
1198 rt73usb_register_write(rt2x00dev, TXRX_CSR1, reg);
1199
1200 /*
1201 * CCK TXD BBP registers
1202 */
1203 rt73usb_register_read(rt2x00dev, TXRX_CSR2, &reg);
1204 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID0, 13);
1205 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID0_VALID, 1);
1206 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID1, 12);
1207 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID1_VALID, 1);
1208 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID2, 11);
1209 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID2_VALID, 1);
1210 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID3, 10);
1211 rt2x00_set_field32(&reg, TXRX_CSR2_BBP_ID3_VALID, 1);
1212 rt73usb_register_write(rt2x00dev, TXRX_CSR2, reg);
1213
1214 /*
1215 * OFDM TXD BBP registers
1216 */
1217 rt73usb_register_read(rt2x00dev, TXRX_CSR3, &reg);
1218 rt2x00_set_field32(&reg, TXRX_CSR3_BBP_ID0, 7);
1219 rt2x00_set_field32(&reg, TXRX_CSR3_BBP_ID0_VALID, 1);
1220 rt2x00_set_field32(&reg, TXRX_CSR3_BBP_ID1, 6);
1221 rt2x00_set_field32(&reg, TXRX_CSR3_BBP_ID1_VALID, 1);
1222 rt2x00_set_field32(&reg, TXRX_CSR3_BBP_ID2, 5);
1223 rt2x00_set_field32(&reg, TXRX_CSR3_BBP_ID2_VALID, 1);
1224 rt73usb_register_write(rt2x00dev, TXRX_CSR3, reg);
1225
1226 rt73usb_register_read(rt2x00dev, TXRX_CSR7, &reg);
1227 rt2x00_set_field32(&reg, TXRX_CSR7_ACK_CTS_6MBS, 59);
1228 rt2x00_set_field32(&reg, TXRX_CSR7_ACK_CTS_9MBS, 53);
1229 rt2x00_set_field32(&reg, TXRX_CSR7_ACK_CTS_12MBS, 49);
1230 rt2x00_set_field32(&reg, TXRX_CSR7_ACK_CTS_18MBS, 46);
1231 rt73usb_register_write(rt2x00dev, TXRX_CSR7, reg);
1232
1233 rt73usb_register_read(rt2x00dev, TXRX_CSR8, &reg);
1234 rt2x00_set_field32(&reg, TXRX_CSR8_ACK_CTS_24MBS, 44);
1235 rt2x00_set_field32(&reg, TXRX_CSR8_ACK_CTS_36MBS, 42);
1236 rt2x00_set_field32(&reg, TXRX_CSR8_ACK_CTS_48MBS, 42);
1237 rt2x00_set_field32(&reg, TXRX_CSR8_ACK_CTS_54MBS, 42);
1238 rt73usb_register_write(rt2x00dev, TXRX_CSR8, reg);
1239
1f909162
ID		 1240 rt73usb_register_read(rt2x00dev, TXRX_CSR9, &reg);
1241 rt2x00_set_field32(&reg, TXRX_CSR9_BEACON_INTERVAL, 0);
1242 rt2x00_set_field32(&reg, TXRX_CSR9_TSF_TICKING, 0);
1243 rt2x00_set_field32(&reg, TXRX_CSR9_TSF_SYNC, 0);
1244 rt2x00_set_field32(&reg, TXRX_CSR9_TBTT_ENABLE, 0);
1245 rt2x00_set_field32(&reg, TXRX_CSR9_BEACON_GEN, 0);
1246 rt2x00_set_field32(&reg, TXRX_CSR9_TIMESTAMP_COMPENSATE, 0);
1247 rt73usb_register_write(rt2x00dev, TXRX_CSR9, reg);
1248
95ea3627
ID		 1249 rt73usb_register_write(rt2x00dev, TXRX_CSR15, 0x0000000f);
1250
1251 rt73usb_register_read(rt2x00dev, MAC_CSR6, &reg);
1252 rt2x00_set_field32(&reg, MAC_CSR6_MAX_FRAME_UNIT, 0xfff);
1253 rt73usb_register_write(rt2x00dev, MAC_CSR6, reg);
1254
1255 rt73usb_register_write(rt2x00dev, MAC_CSR10, 0x00000718);
1256
1257 if (rt2x00dev->ops->lib->set_device_state(rt2x00dev, STATE_AWAKE))
1258 return -EBUSY;
1259
1260 rt73usb_register_write(rt2x00dev, MAC_CSR13, 0x00007f00);
1261
1262 /*
1263 * Invalidate all Shared Keys (SEC_CSR0),
1264 * and clear the Shared key Cipher algorithms (SEC_CSR1 & SEC_CSR5)
1265 */
1266 rt73usb_register_write(rt2x00dev, SEC_CSR0, 0x00000000);
1267 rt73usb_register_write(rt2x00dev, SEC_CSR1, 0x00000000);
1268 rt73usb_register_write(rt2x00dev, SEC_CSR5, 0x00000000);
1269
1270 reg = 0x000023b0;
1271 if (rt2x00_rf(&rt2x00dev->chip, RF5225) ||
1272 rt2x00_rf(&rt2x00dev->chip, RF2527))
1273 rt2x00_set_field32(&reg, PHY_CSR1_RF_RPI, 1);
1274 rt73usb_register_write(rt2x00dev, PHY_CSR1, reg);
1275
1276 rt73usb_register_write(rt2x00dev, PHY_CSR5, 0x00040a06);
1277 rt73usb_register_write(rt2x00dev, PHY_CSR6, 0x00080606);
1278 rt73usb_register_write(rt2x00dev, PHY_CSR7, 0x00000408);
1279
95ea3627
ID		 1280 rt73usb_register_read(rt2x00dev, MAC_CSR9, &reg);
1281 rt2x00_set_field32(&reg, MAC_CSR9_CW_SELECT, 0);
1282 rt73usb_register_write(rt2x00dev, MAC_CSR9, reg);
1283
6bb40dd1
ID		 1284 /*
1285 * Clear all beacons
1286 * For the Beacon base registers we only need to clear
1287 * the first byte since that byte contains the VALID and OWNER
1288 * bits which (when set to 0) will invalidate the entire beacon.
1289 */
1290 rt73usb_register_write(rt2x00dev, HW_BEACON_BASE0, 0);
1291 rt73usb_register_write(rt2x00dev, HW_BEACON_BASE1, 0);
1292 rt73usb_register_write(rt2x00dev, HW_BEACON_BASE2, 0);
1293 rt73usb_register_write(rt2x00dev, HW_BEACON_BASE3, 0);
1294
95ea3627
ID		 1295 /*
1296 * We must clear the error counters.
1297 * These registers are cleared on read,
1298 * so we may pass a useless variable to store the value.
1299 */
1300 rt73usb_register_read(rt2x00dev, STA_CSR0, &reg);
1301 rt73usb_register_read(rt2x00dev, STA_CSR1, &reg);
1302 rt73usb_register_read(rt2x00dev, STA_CSR2, &reg);
1303
1304 /*
1305 * Reset MAC and BBP registers.
1306 */
1307 rt73usb_register_read(rt2x00dev, MAC_CSR1, &reg);
1308 rt2x00_set_field32(&reg, MAC_CSR1_SOFT_RESET, 1);
1309 rt2x00_set_field32(&reg, MAC_CSR1_BBP_RESET, 1);
1310 rt73usb_register_write(rt2x00dev, MAC_CSR1, reg);
1311
1312 rt73usb_register_read(rt2x00dev, MAC_CSR1, &reg);
1313 rt2x00_set_field32(&reg, MAC_CSR1_SOFT_RESET, 0);
1314 rt2x00_set_field32(&reg, MAC_CSR1_BBP_RESET, 0);
1315 rt73usb_register_write(rt2x00dev, MAC_CSR1, reg);
1316
1317 rt73usb_register_read(rt2x00dev, MAC_CSR1, &reg);
1318 rt2x00_set_field32(&reg, MAC_CSR1_HOST_READY, 1);
1319 rt73usb_register_write(rt2x00dev, MAC_CSR1, reg);
1320
1321 return 0;
1322}
1323
2b08da3f 1324static int rt73usb_wait_bbp_ready(struct rt2x00_dev *rt2x00dev)
95ea3627
ID		 1325{
1326 unsigned int i;
95ea3627
ID		 1327 u8 value;
1328
1329 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
1330 rt73usb_bbp_read(rt2x00dev, 0, &value);
1331 if ((value != 0xff) && (value != 0x00))
2b08da3f 1332 return 0;
95ea3627
ID		 1333 udelay(REGISTER_BUSY_DELAY);
1334 }
1335
1336 ERROR(rt2x00dev, "BBP register access failed, aborting.\n");
1337 return -EACCES;
2b08da3f
ID		 1338}
1339
1340static int rt73usb_init_bbp(struct rt2x00_dev *rt2x00dev)
1341{
1342 unsigned int i;
1343 u16 eeprom;
1344 u8 reg_id;
1345 u8 value;
1346
1347 if (unlikely(rt73usb_wait_bbp_ready(rt2x00dev)))
1348 return -EACCES;
95ea3627 1349
95ea3627
ID		 1350 rt73usb_bbp_write(rt2x00dev, 3, 0x80);
1351 rt73usb_bbp_write(rt2x00dev, 15, 0x30);
1352 rt73usb_bbp_write(rt2x00dev, 21, 0xc8);
1353 rt73usb_bbp_write(rt2x00dev, 22, 0x38);
1354 rt73usb_bbp_write(rt2x00dev, 23, 0x06);
1355 rt73usb_bbp_write(rt2x00dev, 24, 0xfe);
1356 rt73usb_bbp_write(rt2x00dev, 25, 0x0a);
1357 rt73usb_bbp_write(rt2x00dev, 26, 0x0d);
1358 rt73usb_bbp_write(rt2x00dev, 32, 0x0b);
1359 rt73usb_bbp_write(rt2x00dev, 34, 0x12);
1360 rt73usb_bbp_write(rt2x00dev, 37, 0x07);
1361 rt73usb_bbp_write(rt2x00dev, 39, 0xf8);
1362 rt73usb_bbp_write(rt2x00dev, 41, 0x60);
1363 rt73usb_bbp_write(rt2x00dev, 53, 0x10);
1364 rt73usb_bbp_write(rt2x00dev, 54, 0x18);
1365 rt73usb_bbp_write(rt2x00dev, 60, 0x10);
1366 rt73usb_bbp_write(rt2x00dev, 61, 0x04);
1367 rt73usb_bbp_write(rt2x00dev, 62, 0x04);
1368 rt73usb_bbp_write(rt2x00dev, 75, 0xfe);
1369 rt73usb_bbp_write(rt2x00dev, 86, 0xfe);
1370 rt73usb_bbp_write(rt2x00dev, 88, 0xfe);
1371 rt73usb_bbp_write(rt2x00dev, 90, 0x0f);
1372 rt73usb_bbp_write(rt2x00dev, 99, 0x00);
1373 rt73usb_bbp_write(rt2x00dev, 102, 0x16);
1374 rt73usb_bbp_write(rt2x00dev, 107, 0x04);
1375
95ea3627
ID		 1376 for (i = 0; i < EEPROM_BBP_SIZE; i++) {
1377 rt2x00_eeprom_read(rt2x00dev, EEPROM_BBP_START + i, &eeprom);
1378
1379 if (eeprom != 0xffff && eeprom != 0x0000) {
1380 reg_id = rt2x00_get_field16(eeprom, EEPROM_BBP_REG_ID);
1381 value = rt2x00_get_field16(eeprom, EEPROM_BBP_VALUE);
95ea3627
ID		 1382 rt73usb_bbp_write(rt2x00dev, reg_id, value);
1383 }
1384 }
95ea3627
ID		 1385
1386 return 0;
1387}
1388
1389/*
1390 * Device state switch handlers.
1391 */
1392static void rt73usb_toggle_rx(struct rt2x00_dev *rt2x00dev,
1393 enum dev_state state)
1394{
1395 u32 reg;
1396
1397 rt73usb_register_read(rt2x00dev, TXRX_CSR0, &reg);
1398 rt2x00_set_field32(&reg, TXRX_CSR0_DISABLE_RX,
2b08da3f
ID		 1399 (state == STATE_RADIO_RX_OFF) ||
1400 (state == STATE_RADIO_RX_OFF_LINK));
95ea3627
ID		 1401 rt73usb_register_write(rt2x00dev, TXRX_CSR0, reg);
1402}
1403
1404static int rt73usb_enable_radio(struct rt2x00_dev *rt2x00dev)
1405{
1406 /*
1407 * Initialize all registers.
1408 */
2b08da3f
ID		 1409 if (unlikely(rt73usb_init_registers(rt2x00dev) ||
1410 rt73usb_init_bbp(rt2x00dev)))
95ea3627 1411 return -EIO;
95ea3627 1412
95ea3627
ID		 1413 return 0;
1414}
1415
1416static void rt73usb_disable_radio(struct rt2x00_dev *rt2x00dev)
1417{
95ea3627
ID		 1418 rt73usb_register_write(rt2x00dev, MAC_CSR10, 0x00001818);
1419
1420 /*
1421 * Disable synchronisation.
1422 */
1423 rt73usb_register_write(rt2x00dev, TXRX_CSR9, 0);
1424
1425 rt2x00usb_disable_radio(rt2x00dev);
1426}
1427
1428static int rt73usb_set_state(struct rt2x00_dev *rt2x00dev, enum dev_state state)
1429{
1430 u32 reg;
1431 unsigned int i;
1432 char put_to_sleep;
95ea3627
ID		 1433
1434 put_to_sleep = (state != STATE_AWAKE);
1435
1436 rt73usb_register_read(rt2x00dev, MAC_CSR12, &reg);
1437 rt2x00_set_field32(&reg, MAC_CSR12_FORCE_WAKEUP, !put_to_sleep);
1438 rt2x00_set_field32(&reg, MAC_CSR12_PUT_TO_SLEEP, put_to_sleep);
1439 rt73usb_register_write(rt2x00dev, MAC_CSR12, reg);
1440
1441 /*
1442 * Device is not guaranteed to be in the requested state yet.
1443 * We must wait until the register indicates that the
1444 * device has entered the correct state.
1445 */
1446 for (i = 0; i < REGISTER_BUSY_COUNT; i++) {
1447 rt73usb_register_read(rt2x00dev, MAC_CSR12, &reg);
2b08da3f
ID		 1448 state = rt2x00_get_field32(reg, MAC_CSR12_BBP_CURRENT_STATE);
1449 if (state == !put_to_sleep)
95ea3627
ID		 1450 return 0;
1451 msleep(10);
1452 }
1453
95ea3627
ID		 1454 return -EBUSY;
1455}
1456
1457static int rt73usb_set_device_state(struct rt2x00_dev *rt2x00dev,
1458 enum dev_state state)
1459{
1460 int retval = 0;
1461
1462 switch (state) {
1463 case STATE_RADIO_ON:
1464 retval = rt73usb_enable_radio(rt2x00dev);
1465 break;
1466 case STATE_RADIO_OFF:
1467 rt73usb_disable_radio(rt2x00dev);
1468 break;
1469 case STATE_RADIO_RX_ON:
61667d8d 1470 case STATE_RADIO_RX_ON_LINK:
95ea3627 1471 case STATE_RADIO_RX_OFF:
61667d8d 1472 case STATE_RADIO_RX_OFF_LINK:
2b08da3f
ID		 1473 rt73usb_toggle_rx(rt2x00dev, state);
1474 break;
1475 case STATE_RADIO_IRQ_ON:
1476 case STATE_RADIO_IRQ_OFF:
1477 /* No support, but no error either */
95ea3627
ID		 1478 break;
1479 case STATE_DEEP_SLEEP:
1480 case STATE_SLEEP:
1481 case STATE_STANDBY:
1482 case STATE_AWAKE:
1483 retval = rt73usb_set_state(rt2x00dev, state);
1484 break;
1485 default:
1486 retval = -ENOTSUPP;
1487 break;
1488 }
1489
2b08da3f
ID		 1490 if (unlikely(retval))
1491 ERROR(rt2x00dev, "Device failed to enter state %d (%d).\n",
1492 state, retval);
1493
95ea3627
ID		 1494 return retval;
1495}
1496
1497/*
1498 * TX descriptor initialization
1499 */
1500static void rt73usb_write_tx_desc(struct rt2x00_dev *rt2x00dev,
906c110f
ID		 1501 struct sk_buff *skb,
1502 struct txentry_desc *txdesc)
95ea3627 1503{
181d6902 1504 struct skb_frame_desc *skbdesc = get_skb_frame_desc(skb);
dd3193e1 1505 __le32 *txd = skbdesc->desc;
95ea3627
ID		 1506 u32 word;
1507
1508 /*
1509 * Start writing the descriptor words.
1510 */
1511 rt2x00_desc_read(txd, 1, &word);
181d6902
ID		 1512 rt2x00_set_field32(&word, TXD_W1_HOST_Q_ID, txdesc->queue);
1513 rt2x00_set_field32(&word, TXD_W1_AIFSN, txdesc->aifs);
1514 rt2x00_set_field32(&word, TXD_W1_CWMIN, txdesc->cw_min);
1515 rt2x00_set_field32(&word, TXD_W1_CWMAX, txdesc->cw_max);
906c110f 1516 rt2x00_set_field32(&word, TXD_W1_IV_OFFSET, txdesc->iv_offset);
5adf6d63
ID		 1517 rt2x00_set_field32(&word, TXD_W1_HW_SEQUENCE,
1518 test_bit(ENTRY_TXD_GENERATE_SEQ, &txdesc->flags));
95ea3627
ID		 1519 rt2x00_desc_write(txd, 1, word);
1520
1521 rt2x00_desc_read(txd, 2, &word);
181d6902
ID		 1522 rt2x00_set_field32(&word, TXD_W2_PLCP_SIGNAL, txdesc->signal);
1523 rt2x00_set_field32(&word, TXD_W2_PLCP_SERVICE, txdesc->service);
1524 rt2x00_set_field32(&word, TXD_W2_PLCP_LENGTH_LOW, txdesc->length_low);
1525 rt2x00_set_field32(&word, TXD_W2_PLCP_LENGTH_HIGH, txdesc->length_high);
95ea3627
ID		 1526 rt2x00_desc_write(txd, 2, word);
1527
906c110f
ID		 1528 if (test_bit(ENTRY_TXD_ENCRYPT, &txdesc->flags)) {
1529 _rt2x00_desc_write(txd, 3, skbdesc->iv);
1530 _rt2x00_desc_write(txd, 4, skbdesc->eiv);
1531 }
1532
95ea3627
ID		 1533 rt2x00_desc_read(txd, 5, &word);
1534 rt2x00_set_field32(&word, TXD_W5_TX_POWER,
ac1aa7e4 1535 TXPOWER_TO_DEV(rt2x00dev->tx_power));
95ea3627
ID		 1536 rt2x00_set_field32(&word, TXD_W5_WAITING_DMA_DONE_INT, 1);
1537 rt2x00_desc_write(txd, 5, word);
1538
1539 rt2x00_desc_read(txd, 0, &word);
1540 rt2x00_set_field32(&word, TXD_W0_BURST,
181d6902 1541 test_bit(ENTRY_TXD_BURST, &txdesc->flags));
95ea3627
ID		 1542 rt2x00_set_field32(&word, TXD_W0_VALID, 1);
1543 rt2x00_set_field32(&word, TXD_W0_MORE_FRAG,
181d6902 1544 test_bit(ENTRY_TXD_MORE_FRAG, &txdesc->flags));
95ea3627 1545 rt2x00_set_field32(&word, TXD_W0_ACK,
181d6902 1546 test_bit(ENTRY_TXD_ACK, &txdesc->flags));
95ea3627 1547 rt2x00_set_field32(&word, TXD_W0_TIMESTAMP,
181d6902 1548 test_bit(ENTRY_TXD_REQ_TIMESTAMP, &txdesc->flags));
95ea3627 1549 rt2x00_set_field32(&word, TXD_W0_OFDM,
181d6902
ID		 1550 test_bit(ENTRY_TXD_OFDM_RATE, &txdesc->flags));
1551 rt2x00_set_field32(&word, TXD_W0_IFS, txdesc->ifs);
95ea3627 1552 rt2x00_set_field32(&word, TXD_W0_RETRY_MODE,
61486e0f 1553 test_bit(ENTRY_TXD_RETRY_MODE, &txdesc->flags));
906c110f
ID		 1554 rt2x00_set_field32(&word, TXD_W0_TKIP_MIC,
1555 test_bit(ENTRY_TXD_ENCRYPT_MMIC, &txdesc->flags));
1556 rt2x00_set_field32(&word, TXD_W0_KEY_TABLE,
1557 test_bit(ENTRY_TXD_ENCRYPT_PAIRWISE, &txdesc->flags));
1558 rt2x00_set_field32(&word, TXD_W0_KEY_INDEX, txdesc->key_idx);
d56d453a
GW		 1559 rt2x00_set_field32(&word, TXD_W0_DATABYTE_COUNT,
1560 skb->len - skbdesc->desc_len);
95ea3627 1561 rt2x00_set_field32(&word, TXD_W0_BURST2,
181d6902 1562 test_bit(ENTRY_TXD_BURST, &txdesc->flags));
906c110f 1563 rt2x00_set_field32(&word, TXD_W0_CIPHER_ALG, txdesc->cipher);
95ea3627
ID		 1564 rt2x00_desc_write(txd, 0, word);
1565}
1566
bd88a781
ID		 1567/*
1568 * TX data initialization
1569 */
1570static void rt73usb_write_beacon(struct queue_entry *entry)
1571{
1572 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
1573 struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
1574 unsigned int beacon_base;
1575 u32 reg;
b93ce437 1576 u32 word, len;
bd88a781
ID		 1577
1578 /*
1579 * Add the descriptor in front of the skb.
1580 */
1581 skb_push(entry->skb, entry->queue->desc_size);
1582 memcpy(entry->skb->data, skbdesc->desc, skbdesc->desc_len);
1583 skbdesc->desc = entry->skb->data;
1584
b93ce437
IM		 1585 /*
1586 * Adjust the beacon databyte count. The current number is
1587 * calculated before this function gets called, but falsely
1588 * assumes that the descriptor was already present in the SKB.
1589 */
1590 rt2x00_desc_read(skbdesc->desc, 0, &word);
1591 len = rt2x00_get_field32(word, TXD_W0_DATABYTE_COUNT);
1592 len += skbdesc->desc_len;
1593 rt2x00_set_field32(&word, TXD_W0_DATABYTE_COUNT, len);
1594 rt2x00_desc_write(skbdesc->desc, 0, word);
1595
bd88a781
ID		 1596 /*
1597 * Disable beaconing while we are reloading the beacon data,
1598 * otherwise we might be sending out invalid data.
1599 */
1600 rt73usb_register_read(rt2x00dev, TXRX_CSR9, &reg);
1601 rt2x00_set_field32(&reg, TXRX_CSR9_TSF_TICKING, 0);
1602 rt2x00_set_field32(&reg, TXRX_CSR9_TBTT_ENABLE, 0);
1603 rt2x00_set_field32(&reg, TXRX_CSR9_BEACON_GEN, 0);
1604 rt73usb_register_write(rt2x00dev, TXRX_CSR9, reg);
1605
1606 /*
1607 * Write entire beacon with descriptor to register.
1608 */
1609 beacon_base = HW_BEACON_OFFSET(entry->entry_idx);
3e0c1abe
IM		 1610 rt2x00usb_vendor_request_large_buff(rt2x00dev, USB_MULTI_WRITE,
1611 USB_VENDOR_REQUEST_OUT, beacon_base,
1612 entry->skb->data, entry->skb->len,
1613 REGISTER_TIMEOUT32(entry->skb->len));
bd88a781
ID		 1614
1615 /*
1616 * Clean up the beacon skb.
1617 */
1618 dev_kfree_skb(entry->skb);
1619 entry->skb = NULL;
1620}
1621
dd9fa2d2 1622static int rt73usb_get_tx_data_len(struct rt2x00_dev *rt2x00dev,
b242e891 1623 struct sk_buff *skb)
dd9fa2d2
ID		 1624{
1625 int length;
1626
1627 /*
1628 * The length _must_ be a multiple of 4,
1629 * but it must _not_ be a multiple of the USB packet size.
1630 */
1631 length = roundup(skb->len, 4);
b242e891 1632 length += (4 * !(length % rt2x00dev->usb_maxpacket));
dd9fa2d2
ID		 1633
1634 return length;
1635}
1636
95ea3627 1637static void rt73usb_kick_tx_queue(struct rt2x00_dev *rt2x00dev,
e58c6aca 1638 const enum data_queue_qid queue)
95ea3627
ID		 1639{
1640 u32 reg;
1641
f019d514
ID		 1642 if (queue != QID_BEACON) {
1643 rt2x00usb_kick_tx_queue(rt2x00dev, queue);
95ea3627 1644 return;
f019d514 1645 }
95ea3627
ID		 1646
1647 /*
1648 * For Wi-Fi faily generated beacons between participating stations.
1649 * Set TBTT phase adaptive adjustment step to 8us (default 16us)
1650 */
1651 rt73usb_register_write(rt2x00dev, TXRX_CSR10, 0x00001008);
1652
1653 rt73usb_register_read(rt2x00dev, TXRX_CSR9, &reg);
1654 if (!rt2x00_get_field32(reg, TXRX_CSR9_BEACON_GEN)) {
8af244cc
ID		 1655 rt2x00_set_field32(&reg, TXRX_CSR9_TSF_TICKING, 1);
1656 rt2x00_set_field32(&reg, TXRX_CSR9_TBTT_ENABLE, 1);
95ea3627
ID		 1657 rt2x00_set_field32(&reg, TXRX_CSR9_BEACON_GEN, 1);
1658 rt73usb_register_write(rt2x00dev, TXRX_CSR9, reg);
1659 }
1660}
1661
1662/*
1663 * RX control handlers
1664 */
1665static int rt73usb_agc_to_rssi(struct rt2x00_dev *rt2x00dev, int rxd_w1)
1666{
ba2ab471 1667 u8 offset = rt2x00dev->lna_gain;
95ea3627
ID		 1668 u8 lna;
1669
1670 lna = rt2x00_get_field32(rxd_w1, RXD_W1_RSSI_LNA);
1671 switch (lna) {
1672 case 3:
ba2ab471 1673 offset += 90;
95ea3627
ID		 1674 break;
1675 case 2:
ba2ab471 1676 offset += 74;
95ea3627
ID		 1677 break;
1678 case 1:
ba2ab471 1679 offset += 64;
95ea3627
ID		 1680 break;
1681 default:
1682 return 0;
1683 }
1684
8318d78a 1685 if (rt2x00dev->rx_status.band == IEEE80211_BAND_5GHZ) {
95ea3627
ID		 1686 if (test_bit(CONFIG_EXTERNAL_LNA_A, &rt2x00dev->flags)) {
1687 if (lna == 3 || lna == 2)
1688 offset += 10;
1689 } else {
1690 if (lna == 3)
1691 offset += 6;
1692 else if (lna == 2)
1693 offset += 8;
1694 }
95ea3627
ID		 1695 }
1696
1697 return rt2x00_get_field32(rxd_w1, RXD_W1_RSSI_AGC) * 2 - offset;
1698}
1699
181d6902
ID		 1700static void rt73usb_fill_rxdone(struct queue_entry *entry,
1701 struct rxdone_entry_desc *rxdesc)
95ea3627 1702{
906c110f 1703 struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
181d6902 1704 struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
4bd7c452 1705 __le32 *rxd = (__le32 *)entry->skb->data;
95ea3627
ID		 1706 u32 word0;
1707 u32 word1;
1708
f855c10b 1709 /*
a26cbc65
GW		 1710 * Copy descriptor to the skbdesc->desc buffer, making it safe from moving of
1711 * frame data in rt2x00usb.
f855c10b 1712 */
a26cbc65 1713 memcpy(skbdesc->desc, rxd, skbdesc->desc_len);
70a96109 1714 rxd = (__le32 *)skbdesc->desc;
f855c10b
ID		 1715
1716 /*
70a96109 1717 * It is now safe to read the descriptor on all architectures.
f855c10b 1718 */
95ea3627
ID		 1719 rt2x00_desc_read(rxd, 0, &word0);
1720 rt2x00_desc_read(rxd, 1, &word1);
1721
4150c572 1722 if (rt2x00_get_field32(word0, RXD_W0_CRC_ERROR))
181d6902 1723 rxdesc->flags |= RX_FLAG_FAILED_FCS_CRC;
95ea3627 1724
906c110f
ID		 1725 if (test_bit(CONFIG_SUPPORT_HW_CRYPTO, &rt2x00dev->flags)) {
1726 rxdesc->cipher =
1727 rt2x00_get_field32(word0, RXD_W0_CIPHER_ALG);
1728 rxdesc->cipher_status =
1729 rt2x00_get_field32(word0, RXD_W0_CIPHER_ERROR);
1730 }
1731
1732 if (rxdesc->cipher != CIPHER_NONE) {
1733 _rt2x00_desc_read(rxd, 2, &rxdesc->iv);
1734 _rt2x00_desc_read(rxd, 3, &rxdesc->eiv);
1735 _rt2x00_desc_read(rxd, 4, &rxdesc->icv);
1736
1737 /*
1738 * Hardware has stripped IV/EIV data from 802.11 frame during
1739 * decryption. It has provided the data seperately but rt2x00lib
1740 * should decide if it should be reinserted.
1741 */
1742 rxdesc->flags |= RX_FLAG_IV_STRIPPED;
1743
1744 /*
1745 * FIXME: Legacy driver indicates that the frame does
1746 * contain the Michael Mic. Unfortunately, in rt2x00
1747 * the MIC seems to be missing completely...
1748 */
1749 rxdesc->flags |= RX_FLAG_MMIC_STRIPPED;
1750
1751 if (rxdesc->cipher_status == RX_CRYPTO_SUCCESS)
1752 rxdesc->flags |= RX_FLAG_DECRYPTED;
1753 else if (rxdesc->cipher_status == RX_CRYPTO_FAIL_MIC)
1754 rxdesc->flags |= RX_FLAG_MMIC_ERROR;
1755 }
1756
95ea3627
ID		 1757 /*
1758 * Obtain the status about this packet.
89993890
ID		 1759 * When frame was received with an OFDM bitrate,
1760 * the signal is the PLCP value. If it was received with
1761 * a CCK bitrate the signal is the rate in 100kbit/s.
95ea3627 1762 */
181d6902 1763 rxdesc->signal = rt2x00_get_field32(word1, RXD_W1_SIGNAL);
906c110f 1764 rxdesc->rssi = rt73usb_agc_to_rssi(rt2x00dev, word1);
181d6902 1765 rxdesc->size = rt2x00_get_field32(word0, RXD_W0_DATABYTE_COUNT);
19d30e02 1766
19d30e02
ID		 1767 if (rt2x00_get_field32(word0, RXD_W0_OFDM))
1768 rxdesc->dev_flags |= RXDONE_SIGNAL_PLCP;
1769 if (rt2x00_get_field32(word0, RXD_W0_MY_BSS))
1770 rxdesc->dev_flags |= RXDONE_MY_BSS;
181d6902 1771
2ae23854 1772 /*
70a96109 1773 * Set skb pointers, and update frame information.
2ae23854 1774 */
70a96109 1775 skb_pull(entry->skb, entry->queue->desc_size);
2ae23854 1776 skb_trim(entry->skb, rxdesc->size);
95ea3627
ID		 1777}
1778
1779/*
1780 * Device probe functions.
1781 */
1782static int rt73usb_validate_eeprom(struct rt2x00_dev *rt2x00dev)
1783{
1784 u16 word;
1785 u8 *mac;
1786 s8 value;
1787
1788 rt2x00usb_eeprom_read(rt2x00dev, rt2x00dev->eeprom, EEPROM_SIZE);
1789
1790 /*
1791 * Start validation of the data that has been read.
1792 */
1793 mac = rt2x00_eeprom_addr(rt2x00dev, EEPROM_MAC_ADDR_0);
1794 if (!is_valid_ether_addr(mac)) {
0795af57
JP		 1795 DECLARE_MAC_BUF(macbuf);
1796
95ea3627 1797 random_ether_addr(mac);
0795af57 1798 EEPROM(rt2x00dev, "MAC: %s\n", print_mac(macbuf, mac));
95ea3627
ID		 1799 }
1800
1801 rt2x00_eeprom_read(rt2x00dev, EEPROM_ANTENNA, &word);
1802 if (word == 0xffff) {
1803 rt2x00_set_field16(&word, EEPROM_ANTENNA_NUM, 2);
362f3b6b
ID		 1804 rt2x00_set_field16(&word, EEPROM_ANTENNA_TX_DEFAULT,
1805 ANTENNA_B);
1806 rt2x00_set_field16(&word, EEPROM_ANTENNA_RX_DEFAULT,
1807 ANTENNA_B);
95ea3627
ID		 1808 rt2x00_set_field16(&word, EEPROM_ANTENNA_FRAME_TYPE, 0);
1809 rt2x00_set_field16(&word, EEPROM_ANTENNA_DYN_TXAGC, 0);
1810 rt2x00_set_field16(&word, EEPROM_ANTENNA_HARDWARE_RADIO, 0);
1811 rt2x00_set_field16(&word, EEPROM_ANTENNA_RF_TYPE, RF5226);
1812 rt2x00_eeprom_write(rt2x00dev, EEPROM_ANTENNA, word);
1813 EEPROM(rt2x00dev, "Antenna: 0x%04x\n", word);
1814 }
1815
1816 rt2x00_eeprom_read(rt2x00dev, EEPROM_NIC, &word);
1817 if (word == 0xffff) {
1818 rt2x00_set_field16(&word, EEPROM_NIC_EXTERNAL_LNA, 0);
1819 rt2x00_eeprom_write(rt2x00dev, EEPROM_NIC, word);
1820 EEPROM(rt2x00dev, "NIC: 0x%04x\n", word);
1821 }
1822
1823 rt2x00_eeprom_read(rt2x00dev, EEPROM_LED, &word);
1824 if (word == 0xffff) {
1825 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_RDY_G, 0);
1826 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_RDY_A, 0);
1827 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_ACT, 0);
1828 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_GPIO_0, 0);
1829 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_GPIO_1, 0);
1830 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_GPIO_2, 0);
1831 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_GPIO_3, 0);
1832 rt2x00_set_field16(&word, EEPROM_LED_POLARITY_GPIO_4, 0);
1833 rt2x00_set_field16(&word, EEPROM_LED_LED_MODE,
1834 LED_MODE_DEFAULT);
1835 rt2x00_eeprom_write(rt2x00dev, EEPROM_LED, word);
1836 EEPROM(rt2x00dev, "Led: 0x%04x\n", word);
1837 }
1838
1839 rt2x00_eeprom_read(rt2x00dev, EEPROM_FREQ, &word);
1840 if (word == 0xffff) {
1841 rt2x00_set_field16(&word, EEPROM_FREQ_OFFSET, 0);
1842 rt2x00_set_field16(&word, EEPROM_FREQ_SEQ, 0);
1843 rt2x00_eeprom_write(rt2x00dev, EEPROM_FREQ, word);
1844 EEPROM(rt2x00dev, "Freq: 0x%04x\n", word);
1845 }
1846
1847 rt2x00_eeprom_read(rt2x00dev, EEPROM_RSSI_OFFSET_BG, &word);
1848 if (word == 0xffff) {
1849 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_BG_1, 0);
1850 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_BG_2, 0);
1851 rt2x00_eeprom_write(rt2x00dev, EEPROM_RSSI_OFFSET_BG, word);
1852 EEPROM(rt2x00dev, "RSSI OFFSET BG: 0x%04x\n", word);
1853 } else {
1854 value = rt2x00_get_field16(word, EEPROM_RSSI_OFFSET_BG_1);
1855 if (value < -10 || value > 10)
1856 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_BG_1, 0);
1857 value = rt2x00_get_field16(word, EEPROM_RSSI_OFFSET_BG_2);
1858 if (value < -10 || value > 10)
1859 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_BG_2, 0);
1860 rt2x00_eeprom_write(rt2x00dev, EEPROM_RSSI_OFFSET_BG, word);
1861 }
1862
1863 rt2x00_eeprom_read(rt2x00dev, EEPROM_RSSI_OFFSET_A, &word);
1864 if (word == 0xffff) {
1865 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_A_1, 0);
1866 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_A_2, 0);
1867 rt2x00_eeprom_write(rt2x00dev, EEPROM_RSSI_OFFSET_A, word);
417f412f 1868 EEPROM(rt2x00dev, "RSSI OFFSET A: 0x%04x\n", word);
95ea3627
ID		 1869 } else {
1870 value = rt2x00_get_field16(word, EEPROM_RSSI_OFFSET_A_1);
1871 if (value < -10 || value > 10)
1872 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_A_1, 0);
1873 value = rt2x00_get_field16(word, EEPROM_RSSI_OFFSET_A_2);
1874 if (value < -10 || value > 10)
1875 rt2x00_set_field16(&word, EEPROM_RSSI_OFFSET_A_2, 0);
1876 rt2x00_eeprom_write(rt2x00dev, EEPROM_RSSI_OFFSET_A, word);
1877 }
1878
1879 return 0;
1880}
1881
1882static int rt73usb_init_eeprom(struct rt2x00_dev *rt2x00dev)
1883{
1884 u32 reg;
1885 u16 value;
1886 u16 eeprom;
1887
1888 /*
1889 * Read EEPROM word for configuration.
1890 */
1891 rt2x00_eeprom_read(rt2x00dev, EEPROM_ANTENNA, &eeprom);
1892
1893 /*
1894 * Identify RF chipset.
1895 */
1896 value = rt2x00_get_field16(eeprom, EEPROM_ANTENNA_RF_TYPE);
1897 rt73usb_register_read(rt2x00dev, MAC_CSR0, &reg);
1898 rt2x00_set_chip(rt2x00dev, RT2571, value, reg);
1899
755a957d 1900 if (!rt2x00_check_rev(&rt2x00dev->chip, 0x25730)) {
95ea3627
ID		 1901 ERROR(rt2x00dev, "Invalid RT chipset detected.\n");
1902 return -ENODEV;
1903 }
1904
1905 if (!rt2x00_rf(&rt2x00dev->chip, RF5226) &&
1906 !rt2x00_rf(&rt2x00dev->chip, RF2528) &&
1907 !rt2x00_rf(&rt2x00dev->chip, RF5225) &&
1908 !rt2x00_rf(&rt2x00dev->chip, RF2527)) {
1909 ERROR(rt2x00dev, "Invalid RF chipset detected.\n");
1910 return -ENODEV;
1911 }
1912
1913 /*
1914 * Identify default antenna configuration.
1915 */
addc81bd 1916 rt2x00dev->default_ant.tx =
95ea3627 1917 rt2x00_get_field16(eeprom, EEPROM_ANTENNA_TX_DEFAULT);
addc81bd 1918 rt2x00dev->default_ant.rx =
95ea3627
ID		 1919 rt2x00_get_field16(eeprom, EEPROM_ANTENNA_RX_DEFAULT);
1920
1921 /*
1922 * Read the Frame type.
1923 */
1924 if (rt2x00_get_field16(eeprom, EEPROM_ANTENNA_FRAME_TYPE))
1925 __set_bit(CONFIG_FRAME_TYPE, &rt2x00dev->flags);
1926
1927 /*
1928 * Read frequency offset.
1929 */
1930 rt2x00_eeprom_read(rt2x00dev, EEPROM_FREQ, &eeprom);
1931 rt2x00dev->freq_offset = rt2x00_get_field16(eeprom, EEPROM_FREQ_OFFSET);
1932
1933 /*
1934 * Read external LNA informations.
1935 */
1936 rt2x00_eeprom_read(rt2x00dev, EEPROM_NIC, &eeprom);
1937
1938 if (rt2x00_get_field16(eeprom, EEPROM_NIC_EXTERNAL_LNA)) {
1939 __set_bit(CONFIG_EXTERNAL_LNA_A, &rt2x00dev->flags);
1940 __set_bit(CONFIG_EXTERNAL_LNA_BG, &rt2x00dev->flags);
1941 }
1942
1943 /*
1944 * Store led settings, for correct led behaviour.
1945 */
a9450b70 1946#ifdef CONFIG_RT73USB_LEDS
95ea3627
ID		 1947 rt2x00_eeprom_read(rt2x00dev, EEPROM_LED, &eeprom);
1948
475433be
ID		 1949 rt73usb_init_led(rt2x00dev, &rt2x00dev->led_radio, LED_TYPE_RADIO);
1950 rt73usb_init_led(rt2x00dev, &rt2x00dev->led_assoc, LED_TYPE_ASSOC);
1951 if (value == LED_MODE_SIGNAL_STRENGTH)
1952 rt73usb_init_led(rt2x00dev, &rt2x00dev->led_qual,
1953 LED_TYPE_QUALITY);
a9450b70
ID		 1954
1955 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_LED_MODE, value);
1956 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_GPIO_0,
95ea3627
ID		 1957 rt2x00_get_field16(eeprom,
1958 EEPROM_LED_POLARITY_GPIO_0));
a9450b70 1959 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_GPIO_1,
95ea3627
ID		 1960 rt2x00_get_field16(eeprom,
1961 EEPROM_LED_POLARITY_GPIO_1));
a9450b70 1962 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_GPIO_2,
95ea3627
ID		 1963 rt2x00_get_field16(eeprom,
1964 EEPROM_LED_POLARITY_GPIO_2));
a9450b70 1965 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_GPIO_3,
95ea3627
ID		 1966 rt2x00_get_field16(eeprom,
1967 EEPROM_LED_POLARITY_GPIO_3));
a9450b70 1968 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_GPIO_4,
95ea3627
ID		 1969 rt2x00_get_field16(eeprom,
1970 EEPROM_LED_POLARITY_GPIO_4));
a9450b70 1971 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_ACT,
95ea3627 1972 rt2x00_get_field16(eeprom, EEPROM_LED_POLARITY_ACT));
a9450b70 1973 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_READY_BG,
95ea3627
ID		 1974 rt2x00_get_field16(eeprom,
1975 EEPROM_LED_POLARITY_RDY_G));
a9450b70 1976 rt2x00_set_field16(&rt2x00dev->led_mcu_reg, MCU_LEDCS_POLARITY_READY_A,
95ea3627
ID		 1977 rt2x00_get_field16(eeprom,
1978 EEPROM_LED_POLARITY_RDY_A));
a9450b70 1979#endif /* CONFIG_RT73USB_LEDS */
95ea3627
ID		 1980
1981 return 0;
1982}
1983
1984/*
1985 * RF value list for RF2528
1986 * Supports: 2.4 GHz
1987 */
1988static const struct rf_channel rf_vals_bg_2528[] = {
1989 { 1, 0x00002c0c, 0x00000786, 0x00068255, 0x000fea0b },
1990 { 2, 0x00002c0c, 0x00000786, 0x00068255, 0x000fea1f },
1991 { 3, 0x00002c0c, 0x0000078a, 0x00068255, 0x000fea0b },
1992 { 4, 0x00002c0c, 0x0000078a, 0x00068255, 0x000fea1f },
1993 { 5, 0x00002c0c, 0x0000078e, 0x00068255, 0x000fea0b },
1994 { 6, 0x00002c0c, 0x0000078e, 0x00068255, 0x000fea1f },
1995 { 7, 0x00002c0c, 0x00000792, 0x00068255, 0x000fea0b },
1996 { 8, 0x00002c0c, 0x00000792, 0x00068255, 0x000fea1f },
1997 { 9, 0x00002c0c, 0x00000796, 0x00068255, 0x000fea0b },
1998 { 10, 0x00002c0c, 0x00000796, 0x00068255, 0x000fea1f },
1999 { 11, 0x00002c0c, 0x0000079a, 0x00068255, 0x000fea0b },
2000 { 12, 0x00002c0c, 0x0000079a, 0x00068255, 0x000fea1f },
2001 { 13, 0x00002c0c, 0x0000079e, 0x00068255, 0x000fea0b },
2002 { 14, 0x00002c0c, 0x000007a2, 0x00068255, 0x000fea13 },
2003};
2004
2005/*
2006 * RF value list for RF5226
2007 * Supports: 2.4 GHz & 5.2 GHz
2008 */
2009static const struct rf_channel rf_vals_5226[] = {
2010 { 1, 0x00002c0c, 0x00000786, 0x00068255, 0x000fea0b },
2011 { 2, 0x00002c0c, 0x00000786, 0x00068255, 0x000fea1f },
2012 { 3, 0x00002c0c, 0x0000078a, 0x00068255, 0x000fea0b },
2013 { 4, 0x00002c0c, 0x0000078a, 0x00068255, 0x000fea1f },
2014 { 5, 0x00002c0c, 0x0000078e, 0x00068255, 0x000fea0b },
2015 { 6, 0x00002c0c, 0x0000078e, 0x00068255, 0x000fea1f },
2016 { 7, 0x00002c0c, 0x00000792, 0x00068255, 0x000fea0b },
2017 { 8, 0x00002c0c, 0x00000792, 0x00068255, 0x000fea1f },
2018 { 9, 0x00002c0c, 0x00000796, 0x00068255, 0x000fea0b },
2019 { 10, 0x00002c0c, 0x00000796, 0x00068255, 0x000fea1f },
2020 { 11, 0x00002c0c, 0x0000079a, 0x00068255, 0x000fea0b },
2021 { 12, 0x00002c0c, 0x0000079a, 0x00068255, 0x000fea1f },
2022 { 13, 0x00002c0c, 0x0000079e, 0x00068255, 0x000fea0b },
2023 { 14, 0x00002c0c, 0x000007a2, 0x00068255, 0x000fea13 },
2024
2025 /* 802.11 UNI / HyperLan 2 */
2026 { 36, 0x00002c0c, 0x0000099a, 0x00098255, 0x000fea23 },
2027 { 40, 0x00002c0c, 0x000009a2, 0x00098255, 0x000fea03 },
2028 { 44, 0x00002c0c, 0x000009a6, 0x00098255, 0x000fea0b },
2029 { 48, 0x00002c0c, 0x000009aa, 0x00098255, 0x000fea13 },
2030 { 52, 0x00002c0c, 0x000009ae, 0x00098255, 0x000fea1b },
2031 { 56, 0x00002c0c, 0x000009b2, 0x00098255, 0x000fea23 },
2032 { 60, 0x00002c0c, 0x000009ba, 0x00098255, 0x000fea03 },
2033 { 64, 0x00002c0c, 0x000009be, 0x00098255, 0x000fea0b },
2034
2035 /* 802.11 HyperLan 2 */
2036 { 100, 0x00002c0c, 0x00000a2a, 0x000b8255, 0x000fea03 },
2037 { 104, 0x00002c0c, 0x00000a2e, 0x000b8255, 0x000fea0b },
2038 { 108, 0x00002c0c, 0x00000a32, 0x000b8255, 0x000fea13 },
2039 { 112, 0x00002c0c, 0x00000a36, 0x000b8255, 0x000fea1b },
2040 { 116, 0x00002c0c, 0x00000a3a, 0x000b8255, 0x000fea23 },
2041 { 120, 0x00002c0c, 0x00000a82, 0x000b8255, 0x000fea03 },
2042 { 124, 0x00002c0c, 0x00000a86, 0x000b8255, 0x000fea0b },
2043 { 128, 0x00002c0c, 0x00000a8a, 0x000b8255, 0x000fea13 },
2044 { 132, 0x00002c0c, 0x00000a8e, 0x000b8255, 0x000fea1b },
2045 { 136, 0x00002c0c, 0x00000a92, 0x000b8255, 0x000fea23 },
2046
2047 /* 802.11 UNII */
2048 { 140, 0x00002c0c, 0x00000a9a, 0x000b8255, 0x000fea03 },
2049 { 149, 0x00002c0c, 0x00000aa2, 0x000b8255, 0x000fea1f },
2050 { 153, 0x00002c0c, 0x00000aa6, 0x000b8255, 0x000fea27 },
2051 { 157, 0x00002c0c, 0x00000aae, 0x000b8255, 0x000fea07 },
2052 { 161, 0x00002c0c, 0x00000ab2, 0x000b8255, 0x000fea0f },
2053 { 165, 0x00002c0c, 0x00000ab6, 0x000b8255, 0x000fea17 },
2054
2055 /* MMAC(Japan)J52 ch 34,38,42,46 */
2056 { 34, 0x00002c0c, 0x0008099a, 0x000da255, 0x000d3a0b },
2057 { 38, 0x00002c0c, 0x0008099e, 0x000da255, 0x000d3a13 },
2058 { 42, 0x00002c0c, 0x000809a2, 0x000da255, 0x000d3a1b },
2059 { 46, 0x00002c0c, 0x000809a6, 0x000da255, 0x000d3a23 },
2060};
2061
2062/*
2063 * RF value list for RF5225 & RF2527
2064 * Supports: 2.4 GHz & 5.2 GHz
2065 */
2066static const struct rf_channel rf_vals_5225_2527[] = {
2067 { 1, 0x00002ccc, 0x00004786, 0x00068455, 0x000ffa0b },
2068 { 2, 0x00002ccc, 0x00004786, 0x00068455, 0x000ffa1f },
2069 { 3, 0x00002ccc, 0x0000478a, 0x00068455, 0x000ffa0b },
2070 { 4, 0x00002ccc, 0x0000478a, 0x00068455, 0x000ffa1f },
2071 { 5, 0x00002ccc, 0x0000478e, 0x00068455, 0x000ffa0b },
2072 { 6, 0x00002ccc, 0x0000478e, 0x00068455, 0x000ffa1f },
2073 { 7, 0x00002ccc, 0x00004792, 0x00068455, 0x000ffa0b },
2074 { 8, 0x00002ccc, 0x00004792, 0x00068455, 0x000ffa1f },
2075 { 9, 0x00002ccc, 0x00004796, 0x00068455, 0x000ffa0b },
2076 { 10, 0x00002ccc, 0x00004796, 0x00068455, 0x000ffa1f },
2077 { 11, 0x00002ccc, 0x0000479a, 0x00068455, 0x000ffa0b },
2078 { 12, 0x00002ccc, 0x0000479a, 0x00068455, 0x000ffa1f },
2079 { 13, 0x00002ccc, 0x0000479e, 0x00068455, 0x000ffa0b },
2080 { 14, 0x00002ccc, 0x000047a2, 0x00068455, 0x000ffa13 },
2081
2082 /* 802.11 UNI / HyperLan 2 */
2083 { 36, 0x00002ccc, 0x0000499a, 0x0009be55, 0x000ffa23 },
2084 { 40, 0x00002ccc, 0x000049a2, 0x0009be55, 0x000ffa03 },
2085 { 44, 0x00002ccc, 0x000049a6, 0x0009be55, 0x000ffa0b },
2086 { 48, 0x00002ccc, 0x000049aa, 0x0009be55, 0x000ffa13 },
2087 { 52, 0x00002ccc, 0x000049ae, 0x0009ae55, 0x000ffa1b },
2088 { 56, 0x00002ccc, 0x000049b2, 0x0009ae55, 0x000ffa23 },
2089 { 60, 0x00002ccc, 0x000049ba, 0x0009ae55, 0x000ffa03 },
2090 { 64, 0x00002ccc, 0x000049be, 0x0009ae55, 0x000ffa0b },
2091
2092 /* 802.11 HyperLan 2 */
2093 { 100, 0x00002ccc, 0x00004a2a, 0x000bae55, 0x000ffa03 },
2094 { 104, 0x00002ccc, 0x00004a2e, 0x000bae55, 0x000ffa0b },
2095 { 108, 0x00002ccc, 0x00004a32, 0x000bae55, 0x000ffa13 },
2096 { 112, 0x00002ccc, 0x00004a36, 0x000bae55, 0x000ffa1b },
2097 { 116, 0x00002ccc, 0x00004a3a, 0x000bbe55, 0x000ffa23 },
2098 { 120, 0x00002ccc, 0x00004a82, 0x000bbe55, 0x000ffa03 },
2099 { 124, 0x00002ccc, 0x00004a86, 0x000bbe55, 0x000ffa0b },
2100 { 128, 0x00002ccc, 0x00004a8a, 0x000bbe55, 0x000ffa13 },
2101 { 132, 0x00002ccc, 0x00004a8e, 0x000bbe55, 0x000ffa1b },
2102 { 136, 0x00002ccc, 0x00004a92, 0x000bbe55, 0x000ffa23 },
2103
2104 /* 802.11 UNII */
2105 { 140, 0x00002ccc, 0x00004a9a, 0x000bbe55, 0x000ffa03 },
2106 { 149, 0x00002ccc, 0x00004aa2, 0x000bbe55, 0x000ffa1f },
2107 { 153, 0x00002ccc, 0x00004aa6, 0x000bbe55, 0x000ffa27 },
2108 { 157, 0x00002ccc, 0x00004aae, 0x000bbe55, 0x000ffa07 },
2109 { 161, 0x00002ccc, 0x00004ab2, 0x000bbe55, 0x000ffa0f },
2110 { 165, 0x00002ccc, 0x00004ab6, 0x000bbe55, 0x000ffa17 },
2111
2112 /* MMAC(Japan)J52 ch 34,38,42,46 */
2113 { 34, 0x00002ccc, 0x0000499a, 0x0009be55, 0x000ffa0b },
2114 { 38, 0x00002ccc, 0x0000499e, 0x0009be55, 0x000ffa13 },
2115 { 42, 0x00002ccc, 0x000049a2, 0x0009be55, 0x000ffa1b },
2116 { 46, 0x00002ccc, 0x000049a6, 0x0009be55, 0x000ffa23 },
2117};
2118
2119
8c5e7a5f 2120static int rt73usb_probe_hw_mode(struct rt2x00_dev *rt2x00dev)
95ea3627
ID		 2121{
2122 struct hw_mode_spec *spec = &rt2x00dev->spec;
8c5e7a5f
ID		 2123 struct channel_info *info;
2124 char *tx_power;
95ea3627
ID		 2125 unsigned int i;
2126
2127 /*
2128 * Initialize all hw fields.
2129 */
2130 rt2x00dev->hw->flags =
566bfe5a
BR		 2131 IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING |
2132 IEEE80211_HW_SIGNAL_DBM;
95ea3627 2133 rt2x00dev->hw->extra_tx_headroom = TXD_DESC_SIZE;
95ea3627 2134
14a3bf89 2135 SET_IEEE80211_DEV(rt2x00dev->hw, rt2x00dev->dev);
95ea3627
ID		 2136 SET_IEEE80211_PERM_ADDR(rt2x00dev->hw,
2137 rt2x00_eeprom_addr(rt2x00dev,
2138 EEPROM_MAC_ADDR_0));
2139
95ea3627
ID		 2140 /*
2141 * Initialize hw_mode information.
2142 */
31562e80
ID		 2143 spec->supported_bands = SUPPORT_BAND_2GHZ;
2144 spec->supported_rates = SUPPORT_RATE_CCK | SUPPORT_RATE_OFDM;
95ea3627
ID		 2145
2146 if (rt2x00_rf(&rt2x00dev->chip, RF2528)) {
2147 spec->num_channels = ARRAY_SIZE(rf_vals_bg_2528);
2148 spec->channels = rf_vals_bg_2528;
2149 } else if (rt2x00_rf(&rt2x00dev->chip, RF5226)) {
31562e80 2150 spec->supported_bands |= SUPPORT_BAND_5GHZ;
95ea3627
ID		 2151 spec->num_channels = ARRAY_SIZE(rf_vals_5226);
2152 spec->channels = rf_vals_5226;
2153 } else if (rt2x00_rf(&rt2x00dev->chip, RF2527)) {
2154 spec->num_channels = 14;
2155 spec->channels = rf_vals_5225_2527;
2156 } else if (rt2x00_rf(&rt2x00dev->chip, RF5225)) {
31562e80 2157 spec->supported_bands |= SUPPORT_BAND_5GHZ;
95ea3627
ID		 2158 spec->num_channels = ARRAY_SIZE(rf_vals_5225_2527);
2159 spec->channels = rf_vals_5225_2527;
2160 }
2161
8c5e7a5f
ID		 2162 /*
2163 * Create channel information array
2164 */
2165 info = kzalloc(spec->num_channels * sizeof(*info), GFP_KERNEL);
2166 if (!info)
2167 return -ENOMEM;
95ea3627 2168
8c5e7a5f
ID		 2169 spec->channels_info = info;
2170
2171 tx_power = rt2x00_eeprom_addr(rt2x00dev, EEPROM_TXPOWER_G_START);
2172 for (i = 0; i < 14; i++)
2173 info[i].tx_power1 = TXPOWER_FROM_DEV(tx_power[i]);
2174
2175 if (spec->num_channels > 14) {
2176 tx_power = rt2x00_eeprom_addr(rt2x00dev, EEPROM_TXPOWER_A_START);
2177 for (i = 14; i < spec->num_channels; i++)
2178 info[i].tx_power1 = TXPOWER_FROM_DEV(tx_power[i]);
95ea3627 2179 }
8c5e7a5f
ID		 2180
2181 return 0;
95ea3627
ID		 2182}
2183
2184static int rt73usb_probe_hw(struct rt2x00_dev *rt2x00dev)
2185{
2186 int retval;
2187
2188 /*
2189 * Allocate eeprom data.
2190 */
2191 retval = rt73usb_validate_eeprom(rt2x00dev);
2192 if (retval)
2193 return retval;
2194
2195 retval = rt73usb_init_eeprom(rt2x00dev);
2196 if (retval)
2197 return retval;
2198
2199 /*
2200 * Initialize hw specifications.
2201 */
8c5e7a5f
ID		 2202 retval = rt73usb_probe_hw_mode(rt2x00dev);
2203 if (retval)
2204 return retval;
95ea3627
ID		 2205
2206 /*
9404ef34 2207 * This device requires firmware.
95ea3627 2208 */
066cb637 2209 __set_bit(DRIVER_REQUIRE_FIRMWARE, &rt2x00dev->flags);
3a643d24 2210 __set_bit(DRIVER_REQUIRE_SCHEDULED, &rt2x00dev->flags);
008c4482
ID		 2211 if (!modparam_nohwcrypt)
2212 __set_bit(CONFIG_SUPPORT_HW_CRYPTO, &rt2x00dev->flags);
95ea3627
ID		 2213
2214 /*
2215 * Set the rssi offset.
2216 */
2217 rt2x00dev->rssi_offset = DEFAULT_RSSI_OFFSET;
2218
2219 return 0;
2220}
2221
2222/*
2223 * IEEE80211 stack callback functions.
2224 */
2225static int rt73usb_set_retry_limit(struct ieee80211_hw *hw,
2226 u32 short_retry, u32 long_retry)
2227{
2228 struct rt2x00_dev *rt2x00dev = hw->priv;
2229 u32 reg;
2230
2231 rt73usb_register_read(rt2x00dev, TXRX_CSR4, &reg);
2232 rt2x00_set_field32(&reg, TXRX_CSR4_LONG_RETRY_LIMIT, long_retry);
2233 rt2x00_set_field32(&reg, TXRX_CSR4_SHORT_RETRY_LIMIT, short_retry);
2234 rt73usb_register_write(rt2x00dev, TXRX_CSR4, reg);
2235
2236 return 0;
2237}
2238
2af0a570
ID		 2239static int rt73usb_conf_tx(struct ieee80211_hw *hw, u16 queue_idx,
2240 const struct ieee80211_tx_queue_params *params)
2241{
2242 struct rt2x00_dev *rt2x00dev = hw->priv;
2243 struct data_queue *queue;
2244 struct rt2x00_field32 field;
2245 int retval;
2246 u32 reg;
2247
2248 /*
2249 * First pass the configuration through rt2x00lib, that will
2250 * update the queue settings and validate the input. After that
2251 * we are free to update the registers based on the value
2252 * in the queue parameter.
2253 */
2254 retval = rt2x00mac_conf_tx(hw, queue_idx, params);
2255 if (retval)
2256 return retval;
2257
2258 queue = rt2x00queue_get_queue(rt2x00dev, queue_idx);
2259
2260 /* Update WMM TXOP register */
2261 if (queue_idx < 2) {
2262 field.bit_offset = queue_idx * 16;
2263 field.bit_mask = 0xffff << field.bit_offset;
2264
2265 rt73usb_register_read(rt2x00dev, AC_TXOP_CSR0, &reg);
2266 rt2x00_set_field32(&reg, field, queue->txop);
2267 rt73usb_register_write(rt2x00dev, AC_TXOP_CSR0, reg);
2268 } else if (queue_idx < 4) {
2269 field.bit_offset = (queue_idx - 2) * 16;
2270 field.bit_mask = 0xffff << field.bit_offset;
2271
2272 rt73usb_register_read(rt2x00dev, AC_TXOP_CSR1, &reg);
2273 rt2x00_set_field32(&reg, field, queue->txop);
2274 rt73usb_register_write(rt2x00dev, AC_TXOP_CSR1, reg);
2275 }
2276
2277 /* Update WMM registers */
2278 field.bit_offset = queue_idx * 4;
2279 field.bit_mask = 0xf << field.bit_offset;
2280
2281 rt73usb_register_read(rt2x00dev, AIFSN_CSR, &reg);
2282 rt2x00_set_field32(&reg, field, queue->aifs);
2283 rt73usb_register_write(rt2x00dev, AIFSN_CSR, reg);
2284
2285 rt73usb_register_read(rt2x00dev, CWMIN_CSR, &reg);
2286 rt2x00_set_field32(&reg, field, queue->cw_min);
2287 rt73usb_register_write(rt2x00dev, CWMIN_CSR, reg);
2288
2289 rt73usb_register_read(rt2x00dev, CWMAX_CSR, &reg);
2290 rt2x00_set_field32(&reg, field, queue->cw_max);
2291 rt73usb_register_write(rt2x00dev, CWMAX_CSR, reg);
2292
2293 return 0;
2294}
2295
95ea3627
ID		 2296#if 0
2297/*
2298 * Mac80211 demands get_tsf must be atomic.
2299 * This is not possible for rt73usb since all register access
2300 * functions require sleeping. Untill mac80211 no longer needs
2301 * get_tsf to be atomic, this function should be disabled.
2302 */
2303static u64 rt73usb_get_tsf(struct ieee80211_hw *hw)
2304{
2305 struct rt2x00_dev *rt2x00dev = hw->priv;
2306 u64 tsf;
2307 u32 reg;
2308
2309 rt73usb_register_read(rt2x00dev, TXRX_CSR13, &reg);
2310 tsf = (u64) rt2x00_get_field32(reg, TXRX_CSR13_HIGH_TSFTIMER) << 32;
2311 rt73usb_register_read(rt2x00dev, TXRX_CSR12, &reg);
2312 tsf |= rt2x00_get_field32(reg, TXRX_CSR12_LOW_TSFTIMER);
2313
2314 return tsf;
2315}
37894473
ID		 2316#else
2317#define rt73usb_get_tsf NULL
95ea3627
ID		 2318#endif
2319
95ea3627
ID		 2320static const struct ieee80211_ops rt73usb_mac80211_ops = {
2321 .tx = rt2x00mac_tx,
4150c572
JB		 2322 .start = rt2x00mac_start,
2323 .stop = rt2x00mac_stop,
95ea3627
ID		 2324 .add_interface = rt2x00mac_add_interface,
2325 .remove_interface = rt2x00mac_remove_interface,
2326 .config = rt2x00mac_config,
2327 .config_interface = rt2x00mac_config_interface,
3a643d24 2328 .configure_filter = rt2x00mac_configure_filter,
906c110f 2329 .set_key = rt2x00mac_set_key,
95ea3627
ID		 2330 .get_stats = rt2x00mac_get_stats,
2331 .set_retry_limit = rt73usb_set_retry_limit,
471b3efd 2332 .bss_info_changed = rt2x00mac_bss_info_changed,
2af0a570 2333 .conf_tx = rt73usb_conf_tx,
95ea3627 2334 .get_tx_stats = rt2x00mac_get_tx_stats,
95ea3627 2335 .get_tsf = rt73usb_get_tsf,
95ea3627
ID		 2336};
2337
2338static const struct rt2x00lib_ops rt73usb_rt2x00_ops = {
2339 .probe_hw = rt73usb_probe_hw,
2340 .get_firmware_name = rt73usb_get_firmware_name,
a7f3a06c 2341 .get_firmware_crc = rt73usb_get_firmware_crc,
95ea3627
ID		 2342 .load_firmware = rt73usb_load_firmware,
2343 .initialize = rt2x00usb_initialize,
2344 .uninitialize = rt2x00usb_uninitialize,
837e7f24
ID		 2345 .init_rxentry = rt2x00usb_init_rxentry,
2346 .init_txentry = rt2x00usb_init_txentry,
95ea3627
ID		 2347 .set_device_state = rt73usb_set_device_state,
2348 .link_stats = rt73usb_link_stats,
2349 .reset_tuner = rt73usb_reset_tuner,
2350 .link_tuner = rt73usb_link_tuner,
2351 .write_tx_desc = rt73usb_write_tx_desc,
2352 .write_tx_data = rt2x00usb_write_tx_data,
bd88a781 2353 .write_beacon = rt73usb_write_beacon,
dd9fa2d2 2354 .get_tx_data_len = rt73usb_get_tx_data_len,
95ea3627
ID		 2355 .kick_tx_queue = rt73usb_kick_tx_queue,
2356 .fill_rxdone = rt73usb_fill_rxdone,
906c110f
ID		 2357 .config_shared_key = rt73usb_config_shared_key,
2358 .config_pairwise_key = rt73usb_config_pairwise_key,
3a643d24 2359 .config_filter = rt73usb_config_filter,
6bb40dd1 2360 .config_intf = rt73usb_config_intf,
72810379 2361 .config_erp = rt73usb_config_erp,
95ea3627
ID		 2362 .config = rt73usb_config,
2363};
2364
181d6902
ID		 2365static const struct data_queue_desc rt73usb_queue_rx = {
2366 .entry_num = RX_ENTRIES,
2367 .data_size = DATA_FRAME_SIZE,
2368 .desc_size = RXD_DESC_SIZE,
b8be63ff 2369 .priv_size = sizeof(struct queue_entry_priv_usb),
181d6902
ID		 2370};
2371
2372static const struct data_queue_desc rt73usb_queue_tx = {
2373 .entry_num = TX_ENTRIES,
2374 .data_size = DATA_FRAME_SIZE,
2375 .desc_size = TXD_DESC_SIZE,
b8be63ff 2376 .priv_size = sizeof(struct queue_entry_priv_usb),
181d6902
ID		 2377};
2378
2379static const struct data_queue_desc rt73usb_queue_bcn = {
6bb40dd1 2380 .entry_num = 4 * BEACON_ENTRIES,
181d6902
ID		 2381 .data_size = MGMT_FRAME_SIZE,
2382 .desc_size = TXINFO_SIZE,
b8be63ff 2383 .priv_size = sizeof(struct queue_entry_priv_usb),
181d6902
ID		 2384};
2385
95ea3627 2386static const struct rt2x00_ops rt73usb_ops = {
2360157c 2387 .name = KBUILD_MODNAME,
6bb40dd1
ID		 2388 .max_sta_intf = 1,
2389 .max_ap_intf = 4,
95ea3627
ID		 2390 .eeprom_size = EEPROM_SIZE,
2391 .rf_size = RF_SIZE,
61448f88 2392 .tx_queues = NUM_TX_QUEUES,
181d6902
ID		 2393 .rx = &rt73usb_queue_rx,
2394 .tx = &rt73usb_queue_tx,
2395 .bcn = &rt73usb_queue_bcn,
95ea3627
ID		 2396 .lib = &rt73usb_rt2x00_ops,
2397 .hw = &rt73usb_mac80211_ops,
2398#ifdef CONFIG_RT2X00_LIB_DEBUGFS
2399 .debugfs = &rt73usb_rt2x00debug,
2400#endif /* CONFIG_RT2X00_LIB_DEBUGFS */
2401};
2402
2403/*
2404 * rt73usb module information.
2405 */
2406static struct usb_device_id rt73usb_device_table[] = {
2407 /* AboCom */
2408 { USB_DEVICE(0x07b8, 0xb21d), USB_DEVICE_DATA(&rt73usb_ops) },
2409 /* Askey */
2410 { USB_DEVICE(0x1690, 0x0722), USB_DEVICE_DATA(&rt73usb_ops) },
2411 /* ASUS */
2412 { USB_DEVICE(0x0b05, 0x1723), USB_DEVICE_DATA(&rt73usb_ops) },
2413 { USB_DEVICE(0x0b05, 0x1724), USB_DEVICE_DATA(&rt73usb_ops) },
2414 /* Belkin */
2415 { USB_DEVICE(0x050d, 0x7050), USB_DEVICE_DATA(&rt73usb_ops) },
2416 { USB_DEVICE(0x050d, 0x705a), USB_DEVICE_DATA(&rt73usb_ops) },
2417 { USB_DEVICE(0x050d, 0x905b), USB_DEVICE_DATA(&rt73usb_ops) },
1f06862e 2418 { USB_DEVICE(0x050d, 0x905c), USB_DEVICE_DATA(&rt73usb_ops) },
95ea3627
ID		 2419 /* Billionton */
2420 { USB_DEVICE(0x1631, 0xc019), USB_DEVICE_DATA(&rt73usb_ops) },
2421 /* Buffalo */
2422 { USB_DEVICE(0x0411, 0x00f4), USB_DEVICE_DATA(&rt73usb_ops) },
2423 /* CNet */
2424 { USB_DEVICE(0x1371, 0x9022), USB_DEVICE_DATA(&rt73usb_ops) },
2425 { USB_DEVICE(0x1371, 0x9032), USB_DEVICE_DATA(&rt73usb_ops) },
2426 /* Conceptronic */
2427 { USB_DEVICE(0x14b2, 0x3c22), USB_DEVICE_DATA(&rt73usb_ops) },
0a74892b
MM		 2428 /* Corega */
2429 { USB_DEVICE(0x07aa, 0x002e), USB_DEVICE_DATA(&rt73usb_ops) },
95ea3627
ID		 2430 /* D-Link */
2431 { USB_DEVICE(0x07d1, 0x3c03), USB_DEVICE_DATA(&rt73usb_ops) },
2432 { USB_DEVICE(0x07d1, 0x3c04), USB_DEVICE_DATA(&rt73usb_ops) },
cb62eccd 2433 { USB_DEVICE(0x07d1, 0x3c06), USB_DEVICE_DATA(&rt73usb_ops) },
445815d7 2434 { USB_DEVICE(0x07d1, 0x3c07), USB_DEVICE_DATA(&rt73usb_ops) },
95ea3627
ID		 2435 /* Gemtek */
2436 { USB_DEVICE(0x15a9, 0x0004), USB_DEVICE_DATA(&rt73usb_ops) },
2437 /* Gigabyte */
2438 { USB_DEVICE(0x1044, 0x8008), USB_DEVICE_DATA(&rt73usb_ops) },
2439 { USB_DEVICE(0x1044, 0x800a), USB_DEVICE_DATA(&rt73usb_ops) },
2440 /* Huawei-3Com */
2441 { USB_DEVICE(0x1472, 0x0009), USB_DEVICE_DATA(&rt73usb_ops) },
2442 /* Hercules */
2443 { USB_DEVICE(0x06f8, 0xe010), USB_DEVICE_DATA(&rt73usb_ops) },
2444 { USB_DEVICE(0x06f8, 0xe020), USB_DEVICE_DATA(&rt73usb_ops) },
2445 /* Linksys */
2446 { USB_DEVICE(0x13b1, 0x0020), USB_DEVICE_DATA(&rt73usb_ops) },
2447 { USB_DEVICE(0x13b1, 0x0023), USB_DEVICE_DATA(&rt73usb_ops) },
2448 /* MSI */
2449 { USB_DEVICE(0x0db0, 0x6877), USB_DEVICE_DATA(&rt73usb_ops) },
2450 { USB_DEVICE(0x0db0, 0x6874), USB_DEVICE_DATA(&rt73usb_ops) },
2451 { USB_DEVICE(0x0db0, 0xa861), USB_DEVICE_DATA(&rt73usb_ops) },
2452 { USB_DEVICE(0x0db0, 0xa874), USB_DEVICE_DATA(&rt73usb_ops) },
2453 /* Ralink */
2454 { USB_DEVICE(0x148f, 0x2573), USB_DEVICE_DATA(&rt73usb_ops) },
2455 { USB_DEVICE(0x148f, 0x2671), USB_DEVICE_DATA(&rt73usb_ops) },
2456 /* Qcom */
2457 { USB_DEVICE(0x18e8, 0x6196), USB_DEVICE_DATA(&rt73usb_ops) },
2458 { USB_DEVICE(0x18e8, 0x6229), USB_DEVICE_DATA(&rt73usb_ops) },
2459 { USB_DEVICE(0x18e8, 0x6238), USB_DEVICE_DATA(&rt73usb_ops) },
2460 /* Senao */
2461 { USB_DEVICE(0x1740, 0x7100), USB_DEVICE_DATA(&rt73usb_ops) },
2462 /* Sitecom */
2463 { USB_DEVICE(0x0df6, 0x9712), USB_DEVICE_DATA(&rt73usb_ops) },
2464 { USB_DEVICE(0x0df6, 0x90ac), USB_DEVICE_DATA(&rt73usb_ops) },
2465 /* Surecom */
2466 { USB_DEVICE(0x0769, 0x31f3), USB_DEVICE_DATA(&rt73usb_ops) },
2467 /* Planex */
2468 { USB_DEVICE(0x2019, 0xab01), USB_DEVICE_DATA(&rt73usb_ops) },
2469 { USB_DEVICE(0x2019, 0xab50), USB_DEVICE_DATA(&rt73usb_ops) },
2470 { 0, }
2471};
2472
2473MODULE_AUTHOR(DRV_PROJECT);
2474MODULE_VERSION(DRV_VERSION);
2475MODULE_DESCRIPTION("Ralink RT73 USB Wireless LAN driver.");
2476MODULE_SUPPORTED_DEVICE("Ralink RT2571W & RT2671 USB chipset based cards");
2477MODULE_DEVICE_TABLE(usb, rt73usb_device_table);
2478MODULE_FIRMWARE(FIRMWARE_RT2571);
2479MODULE_LICENSE("GPL");
2480
2481static struct usb_driver rt73usb_driver = {
2360157c 2482 .name = KBUILD_MODNAME,
95ea3627
ID		 2483 .id_table = rt73usb_device_table,
2484 .probe = rt2x00usb_probe,
2485 .disconnect = rt2x00usb_disconnect,
2486 .suspend = rt2x00usb_suspend,
2487 .resume = rt2x00usb_resume,
2488};
2489
2490static int __init rt73usb_init(void)
2491{
2492 return usb_register(&rt73usb_driver);
2493}
2494
2495static void __exit rt73usb_exit(void)
2496{
2497 usb_deregister(&rt73usb_driver);
2498}
2499
2500module_init(rt73usb_init);
2501module_exit(rt73usb_exit);
Linux kernel - Deliverables
This page took 0.514124 seconds and 5 git commands to generate.