Commit | Line | Data |
---|---|---|
557848c3 ZY |
1 | #ifndef DRIVERS_PCI_H |
2 | #define DRIVERS_PCI_H | |
3 | ||
4 | #define PCI_CFG_SPACE_SIZE 256 | |
5 | #define PCI_CFG_SPACE_EXP_SIZE 4096 | |
6 | ||
1da177e4 LT |
7 | /* Functions internal to the PCI core code */ |
8 | ||
7eff2e7a | 9 | extern int pci_uevent(struct device *dev, struct kobj_uevent_env *env); |
1da177e4 LT |
10 | extern int pci_create_sysfs_dev_files(struct pci_dev *pdev); |
11 | extern void pci_remove_sysfs_dev_files(struct pci_dev *pdev); | |
12 | extern void pci_cleanup_rom(struct pci_dev *dev); | |
ce5ccdef | 13 | |
961d9120 RW |
14 | /** |
15 | * Firmware PM callbacks | |
16 | * | |
17 | * @is_manageable - returns 'true' if given device is power manageable by the | |
18 | * platform firmware | |
19 | * | |
20 | * @set_state - invokes the platform firmware to set the device's power state | |
21 | * | |
22 | * @choose_state - returns PCI power state of given device preferred by the | |
23 | * platform; to be used during system-wide transitions from a | |
24 | * sleeping state to the working state and vice versa | |
25 | * | |
eb9d0fe4 RW |
26 | * @can_wakeup - returns 'true' if given device is capable of waking up the |
27 | * system from a sleeping state | |
28 | * | |
29 | * @sleep_wake - enables/disables the system wake up capability of given device | |
30 | * | |
961d9120 RW |
31 | * If given platform is generally capable of power managing PCI devices, all of |
32 | * these callbacks are mandatory. | |
33 | */ | |
34 | struct pci_platform_pm_ops { | |
35 | bool (*is_manageable)(struct pci_dev *dev); | |
36 | int (*set_state)(struct pci_dev *dev, pci_power_t state); | |
37 | pci_power_t (*choose_state)(struct pci_dev *dev); | |
eb9d0fe4 RW |
38 | bool (*can_wakeup)(struct pci_dev *dev); |
39 | int (*sleep_wake)(struct pci_dev *dev, bool enable); | |
961d9120 RW |
40 | }; |
41 | ||
42 | extern int pci_set_platform_pm(struct pci_platform_pm_ops *ops); | |
eb9d0fe4 | 43 | extern void pci_pm_init(struct pci_dev *dev); |
0f64474b | 44 | |
e04b0ea2 BK |
45 | extern int pci_user_read_config_byte(struct pci_dev *dev, int where, u8 *val); |
46 | extern int pci_user_read_config_word(struct pci_dev *dev, int where, u16 *val); | |
47 | extern int pci_user_read_config_dword(struct pci_dev *dev, int where, u32 *val); | |
48 | extern int pci_user_write_config_byte(struct pci_dev *dev, int where, u8 val); | |
49 | extern int pci_user_write_config_word(struct pci_dev *dev, int where, u16 val); | |
50 | extern int pci_user_write_config_dword(struct pci_dev *dev, int where, u32 val); | |
51 | ||
94e61088 BH |
52 | struct pci_vpd_ops { |
53 | int (*read)(struct pci_dev *dev, int pos, int size, char *buf); | |
54 | int (*write)(struct pci_dev *dev, int pos, int size, const char *buf); | |
94e61088 BH |
55 | void (*release)(struct pci_dev *dev); |
56 | }; | |
57 | ||
58 | struct pci_vpd { | |
99cb233d | 59 | unsigned int len; |
94e61088 BH |
60 | struct pci_vpd_ops *ops; |
61 | struct bin_attribute *attr; /* descriptor for sysfs VPD entry */ | |
62 | }; | |
63 | ||
64 | extern int pci_vpd_pci22_init(struct pci_dev *dev); | |
65 | static inline void pci_vpd_release(struct pci_dev *dev) | |
66 | { | |
67 | if (dev->vpd) | |
68 | dev->vpd->ops->release(dev); | |
69 | } | |
70 | ||
1da177e4 LT |
71 | /* PCI /proc functions */ |
72 | #ifdef CONFIG_PROC_FS | |
73 | extern int pci_proc_attach_device(struct pci_dev *dev); | |
74 | extern int pci_proc_detach_device(struct pci_dev *dev); | |
1da177e4 LT |
75 | extern int pci_proc_detach_bus(struct pci_bus *bus); |
76 | #else | |
77 | static inline int pci_proc_attach_device(struct pci_dev *dev) { return 0; } | |
78 | static inline int pci_proc_detach_device(struct pci_dev *dev) { return 0; } | |
1da177e4 LT |
79 | static inline int pci_proc_detach_bus(struct pci_bus *bus) { return 0; } |
80 | #endif | |
81 | ||
82 | /* Functions for PCI Hotplug drivers to use */ | |
1da177e4 | 83 | extern unsigned int pci_do_scan_bus(struct pci_bus *bus); |
1da177e4 | 84 | |
1da177e4 LT |
85 | extern void pci_remove_legacy_files(struct pci_bus *bus); |
86 | ||
87 | /* Lock for read/write access to pci device and bus lists */ | |
d71374da | 88 | extern struct rw_semaphore pci_bus_sem; |
1da177e4 | 89 | |
ffadcc2f | 90 | extern unsigned int pci_pm_d3_delay; |
88187dfa | 91 | |
4b47b0ee | 92 | #ifdef CONFIG_PCI_MSI |
309e57df | 93 | void pci_no_msi(void); |
4aa9bc95 | 94 | extern void pci_msi_init_pci_dev(struct pci_dev *dev); |
4b47b0ee | 95 | #else |
309e57df | 96 | static inline void pci_no_msi(void) { } |
4aa9bc95 | 97 | static inline void pci_msi_init_pci_dev(struct pci_dev *dev) { } |
4b47b0ee | 98 | #endif |
8fed4b65 | 99 | |
7f785763 RD |
100 | #ifdef CONFIG_PCIEAER |
101 | void pci_no_aer(void); | |
102 | #else | |
103 | static inline void pci_no_aer(void) { } | |
104 | #endif | |
105 | ||
ffadcc2f KCA |
106 | static inline int pci_no_d1d2(struct pci_dev *dev) |
107 | { | |
108 | unsigned int parent_dstates = 0; | |
4b47b0ee | 109 | |
ffadcc2f KCA |
110 | if (dev->bus->self) |
111 | parent_dstates = dev->bus->self->no_d1d2; | |
112 | return (dev->no_d1d2 || parent_dstates); | |
113 | ||
114 | } | |
1da177e4 LT |
115 | extern int pcie_mch_quirk; |
116 | extern struct device_attribute pci_dev_attrs[]; | |
fd7d1ced | 117 | extern struct device_attribute dev_attr_cpuaffinity; |
93ff68a5 | 118 | extern struct device_attribute dev_attr_cpulistaffinity; |
1da177e4 LT |
119 | |
120 | /** | |
121 | * pci_match_one_device - Tell if a PCI device structure has a matching | |
122 | * PCI device id structure | |
123 | * @id: single PCI device id structure to match | |
124 | * @dev: the PCI device structure to match against | |
367b09fe | 125 | * |
1da177e4 LT |
126 | * Returns the matching pci_device_id structure or %NULL if there is no match. |
127 | */ | |
128 | static inline const struct pci_device_id * | |
129 | pci_match_one_device(const struct pci_device_id *id, const struct pci_dev *dev) | |
130 | { | |
131 | if ((id->vendor == PCI_ANY_ID || id->vendor == dev->vendor) && | |
132 | (id->device == PCI_ANY_ID || id->device == dev->device) && | |
133 | (id->subvendor == PCI_ANY_ID || id->subvendor == dev->subsystem_vendor) && | |
134 | (id->subdevice == PCI_ANY_ID || id->subdevice == dev->subsystem_device) && | |
135 | !((id->class ^ dev->class) & id->class_mask)) | |
136 | return id; | |
137 | return NULL; | |
138 | } | |
139 | ||
994a65e2 | 140 | struct pci_dev *pci_find_upstream_pcie_bridge(struct pci_dev *pdev); |
f46753c5 AC |
141 | |
142 | /* PCI slot sysfs helper code */ | |
143 | #define to_pci_slot(s) container_of(s, struct pci_slot, kobj) | |
144 | ||
145 | extern struct kset *pci_slots_kset; | |
146 | ||
147 | struct pci_slot_attribute { | |
148 | struct attribute attr; | |
149 | ssize_t (*show)(struct pci_slot *, char *); | |
150 | ssize_t (*store)(struct pci_slot *, const char *, size_t); | |
151 | }; | |
152 | #define to_pci_slot_attr(s) container_of(s, struct pci_slot_attribute, attr) | |
153 | ||
557848c3 | 154 | #endif /* DRIVERS_PCI_H */ |