dt: add of_get_child_count helper function
[deliverable/linux.git] / drivers / pinctrl / Kconfig
CommitLineData
2744e8af
LW
1#
2# PINCTRL infrastructure and drivers
3#
4
45f034ef
LW
5config PINCTRL
6 bool
2744e8af
LW
7
8if PINCTRL
9
45f034ef
LW
10menu "Pin controllers"
11 depends on PINCTRL
12
2744e8af 13config PINMUX
ae6b4d85
LW
14 bool "Support pin multiplexing controllers"
15
16config PINCONF
17 bool "Support pin configuration controllers"
2744e8af 18
394349f7
LW
19config GENERIC_PINCONF
20 bool
21 select PINCONF
22
2744e8af
LW
23config DEBUG_PINCTRL
24 bool "Debug PINCTRL calls"
25 depends on DEBUG_KERNEL
26 help
27 Say Y here to add some extra checks and diagnostics to PINCTRL calls.
28
f4e66983
HZ
29config PINCTRL_PXA3xx
30 bool
31 select PINMUX
32
33config PINCTRL_MMP2
34 bool "MMP2 pin controller driver"
35 depends on ARCH_MMP
36 select PINCTRL_PXA3xx
37 select PINCONF
38
39config PINCTRL_PXA168
40 bool "PXA168 pin controller driver"
41 depends on ARCH_MMP
42 select PINCTRL_PXA3xx
43 select PINCONF
44
45config PINCTRL_PXA910
46 bool "PXA910 pin controller driver"
47 depends on ARCH_MMP
48 select PINCTRL_PXA3xx
49 select PINCONF
50
3bece55a
LW
51config PINCTRL_SIRF
52 bool "CSR SiRFprimaII pin controller driver"
393daa81
RY
53 depends on ARCH_PRIMA2
54 select PINMUX
393daa81 55
971dac71
SW
56config PINCTRL_TEGRA
57 bool
58
59config PINCTRL_TEGRA20
60 bool
61 select PINMUX
62 select PINCONF
63 select PINCTRL_TEGRA
64
65config PINCTRL_TEGRA30
66 bool
67 select PINMUX
68 select PINCONF
69 select PINCTRL_TEGRA
70
3bece55a
LW
71config PINCTRL_U300
72 bool "U300 pin controller driver"
98da3529
LW
73 depends on ARCH_U300
74 select PINMUX
dc0b1aa3 75 select GENERIC_PINCONF
45f034ef 76
ca402d37
LW
77config PINCTRL_COH901
78 bool "ST-Ericsson U300 COH 901 335/571 GPIO"
b4e3ac74 79 depends on GPIOLIB && ARCH_U300 && PINMUX_U300
ca402d37
LW
80 help
81 Say yes here to support GPIO interface on ST-Ericsson U300.
82 The names of the two IP block variants supported are
83 COH 901 335 and COH 901 571/3. They contain 3, 5 or 7
84 ports of 8 GPIO pins each.
85
45f034ef 86endmenu
98da3529 87
2744e8af 88endif
This page took 0.051087 seconds and 5 git commands to generate.