pinctrl: downgrade pinctrl_get warning when no maps are found
[deliverable/linux.git] / drivers / pinctrl / core.c
CommitLineData
2744e8af
LW
1/*
2 * Core driver for the pin control subsystem
3 *
befe5bdf 4 * Copyright (C) 2011-2012 ST-Ericsson SA
2744e8af
LW
5 * Written on behalf of Linaro for ST-Ericsson
6 * Based on bits of regulator core, gpio core and clk core
7 *
8 * Author: Linus Walleij <linus.walleij@linaro.org>
9 *
b2b3e66e
SW
10 * Copyright (C) 2012 NVIDIA CORPORATION. All rights reserved.
11 *
2744e8af
LW
12 * License terms: GNU General Public License (GPL) version 2
13 */
14#define pr_fmt(fmt) "pinctrl core: " fmt
15
16#include <linux/kernel.h>
a5a697cd 17#include <linux/export.h>
2744e8af
LW
18#include <linux/init.h>
19#include <linux/device.h>
20#include <linux/slab.h>
21#include <linux/radix-tree.h>
22#include <linux/err.h>
23#include <linux/list.h>
24#include <linux/mutex.h>
25#include <linux/spinlock.h>
26#include <linux/sysfs.h>
27#include <linux/debugfs.h>
28#include <linux/seq_file.h>
29#include <linux/pinctrl/pinctrl.h>
30#include <linux/pinctrl/machine.h>
31#include "core.h"
32#include "pinmux.h"
ae6b4d85 33#include "pinconf.h"
2744e8af 34
b2b3e66e
SW
35/**
36 * struct pinctrl_maps - a list item containing part of the mapping table
37 * @node: mapping table list node
38 * @maps: array of mapping table entries
39 * @num_maps: the number of entries in @maps
40 */
41struct pinctrl_maps {
42 struct list_head node;
43 struct pinctrl_map const *maps;
44 unsigned num_maps;
45};
46
befe5bdf
LW
47/**
48 * struct pinctrl_hog - a list item to stash control hogs
49 * @node: pin control hog list node
50 * @map: map entry responsible for this hogging
51 * @pmx: the pin control hogged by this item
52 */
53struct pinctrl_hog {
54 struct list_head node;
55 struct pinctrl_map const *map;
56 struct pinctrl *p;
57};
58
2744e8af
LW
59/* Global list of pin control devices */
60static DEFINE_MUTEX(pinctrldev_list_mutex);
61static LIST_HEAD(pinctrldev_list);
62
befe5bdf
LW
63/* List of pin controller handles */
64static DEFINE_MUTEX(pinctrl_list_mutex);
65static LIST_HEAD(pinctrl_list);
66
67/* Global pinctrl maps */
b2b3e66e
SW
68static DEFINE_MUTEX(pinctrl_maps_mutex);
69static LIST_HEAD(pinctrl_maps);
70
71#define for_each_maps(_maps_node_, _i_, _map_) \
72 list_for_each_entry(_maps_node_, &pinctrl_maps, node) \
73 for (_i_ = 0, _map_ = &_maps_node_->maps[_i_]; \
74 _i_ < _maps_node_->num_maps; \
75 i++, _map_ = &_maps_node_->maps[_i_])
befe5bdf 76
2744e8af
LW
77const char *pinctrl_dev_get_name(struct pinctrl_dev *pctldev)
78{
79 /* We're not allowed to register devices without name */
80 return pctldev->desc->name;
81}
82EXPORT_SYMBOL_GPL(pinctrl_dev_get_name);
83
84void *pinctrl_dev_get_drvdata(struct pinctrl_dev *pctldev)
85{
86 return pctldev->driver_data;
87}
88EXPORT_SYMBOL_GPL(pinctrl_dev_get_drvdata);
89
90/**
9dfac4fd
LW
91 * get_pinctrl_dev_from_devname() - look up pin controller device
92 * @devname: the name of a device instance, as returned by dev_name()
2744e8af
LW
93 *
94 * Looks up a pin control device matching a certain device name or pure device
95 * pointer, the pure device pointer will take precedence.
96 */
9dfac4fd 97struct pinctrl_dev *get_pinctrl_dev_from_devname(const char *devname)
2744e8af
LW
98{
99 struct pinctrl_dev *pctldev = NULL;
100 bool found = false;
101
9dfac4fd
LW
102 if (!devname)
103 return NULL;
104
2744e8af
LW
105 mutex_lock(&pinctrldev_list_mutex);
106 list_for_each_entry(pctldev, &pinctrldev_list, node) {
9dfac4fd 107 if (!strcmp(dev_name(pctldev->dev), devname)) {
2744e8af
LW
108 /* Matched on device name */
109 found = true;
110 break;
111 }
112 }
113 mutex_unlock(&pinctrldev_list_mutex);
114
115 return found ? pctldev : NULL;
116}
117
33d58949 118struct pin_desc *pin_desc_get(struct pinctrl_dev *pctldev, unsigned int pin)
2744e8af
LW
119{
120 struct pin_desc *pindesc;
121 unsigned long flags;
122
123 spin_lock_irqsave(&pctldev->pin_desc_tree_lock, flags);
124 pindesc = radix_tree_lookup(&pctldev->pin_desc_tree, pin);
125 spin_unlock_irqrestore(&pctldev->pin_desc_tree_lock, flags);
126
127 return pindesc;
128}
129
ae6b4d85
LW
130/**
131 * pin_get_from_name() - look up a pin number from a name
132 * @pctldev: the pin control device to lookup the pin on
133 * @name: the name of the pin to look up
134 */
135int pin_get_from_name(struct pinctrl_dev *pctldev, const char *name)
136{
706e8520 137 unsigned i, pin;
ae6b4d85 138
706e8520
CP
139 /* The pin number can be retrived from the pin controller descriptor */
140 for (i = 0; i < pctldev->desc->npins; i++) {
ae6b4d85
LW
141 struct pin_desc *desc;
142
706e8520 143 pin = pctldev->desc->pins[i].number;
ae6b4d85
LW
144 desc = pin_desc_get(pctldev, pin);
145 /* Pin space may be sparse */
146 if (desc == NULL)
147 continue;
148 if (desc->name && !strcmp(name, desc->name))
149 return pin;
150 }
151
152 return -EINVAL;
153}
154
2744e8af
LW
155/**
156 * pin_is_valid() - check if pin exists on controller
157 * @pctldev: the pin control device to check the pin on
158 * @pin: pin to check, use the local pin controller index number
159 *
160 * This tells us whether a certain pin exist on a certain pin controller or
161 * not. Pin lists may be sparse, so some pins may not exist.
162 */
163bool pin_is_valid(struct pinctrl_dev *pctldev, int pin)
164{
165 struct pin_desc *pindesc;
166
167 if (pin < 0)
168 return false;
169
170 pindesc = pin_desc_get(pctldev, pin);
171 if (pindesc == NULL)
172 return false;
173
174 return true;
175}
176EXPORT_SYMBOL_GPL(pin_is_valid);
177
178/* Deletes a range of pin descriptors */
179static void pinctrl_free_pindescs(struct pinctrl_dev *pctldev,
180 const struct pinctrl_pin_desc *pins,
181 unsigned num_pins)
182{
183 int i;
184
185 spin_lock(&pctldev->pin_desc_tree_lock);
186 for (i = 0; i < num_pins; i++) {
187 struct pin_desc *pindesc;
188
189 pindesc = radix_tree_lookup(&pctldev->pin_desc_tree,
190 pins[i].number);
191 if (pindesc != NULL) {
192 radix_tree_delete(&pctldev->pin_desc_tree,
193 pins[i].number);
ca53c5f1
LW
194 if (pindesc->dynamic_name)
195 kfree(pindesc->name);
2744e8af
LW
196 }
197 kfree(pindesc);
198 }
199 spin_unlock(&pctldev->pin_desc_tree_lock);
200}
201
202static int pinctrl_register_one_pin(struct pinctrl_dev *pctldev,
203 unsigned number, const char *name)
204{
205 struct pin_desc *pindesc;
206
207 pindesc = pin_desc_get(pctldev, number);
208 if (pindesc != NULL) {
209 pr_err("pin %d already registered on %s\n", number,
210 pctldev->desc->name);
211 return -EINVAL;
212 }
213
214 pindesc = kzalloc(sizeof(*pindesc), GFP_KERNEL);
215 if (pindesc == NULL)
216 return -ENOMEM;
ae6b4d85 217
2744e8af
LW
218 spin_lock_init(&pindesc->lock);
219
220 /* Set owner */
221 pindesc->pctldev = pctldev;
222
9af1e44f 223 /* Copy basic pin info */
8dc6ae4d 224 if (name) {
ca53c5f1
LW
225 pindesc->name = name;
226 } else {
227 pindesc->name = kasprintf(GFP_KERNEL, "PIN%u", number);
228 if (pindesc->name == NULL)
229 return -ENOMEM;
230 pindesc->dynamic_name = true;
231 }
2744e8af
LW
232
233 spin_lock(&pctldev->pin_desc_tree_lock);
234 radix_tree_insert(&pctldev->pin_desc_tree, number, pindesc);
235 spin_unlock(&pctldev->pin_desc_tree_lock);
236 pr_debug("registered pin %d (%s) on %s\n",
ca53c5f1 237 number, pindesc->name, pctldev->desc->name);
2744e8af
LW
238 return 0;
239}
240
241static int pinctrl_register_pins(struct pinctrl_dev *pctldev,
242 struct pinctrl_pin_desc const *pins,
243 unsigned num_descs)
244{
245 unsigned i;
246 int ret = 0;
247
248 for (i = 0; i < num_descs; i++) {
249 ret = pinctrl_register_one_pin(pctldev,
250 pins[i].number, pins[i].name);
251 if (ret)
252 return ret;
253 }
254
255 return 0;
256}
257
258/**
259 * pinctrl_match_gpio_range() - check if a certain GPIO pin is in range
260 * @pctldev: pin controller device to check
261 * @gpio: gpio pin to check taken from the global GPIO pin space
262 *
263 * Tries to match a GPIO pin number to the ranges handled by a certain pin
264 * controller, return the range or NULL
265 */
266static struct pinctrl_gpio_range *
267pinctrl_match_gpio_range(struct pinctrl_dev *pctldev, unsigned gpio)
268{
269 struct pinctrl_gpio_range *range = NULL;
270
271 /* Loop over the ranges */
272 mutex_lock(&pctldev->gpio_ranges_lock);
273 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
274 /* Check if we're in the valid range */
275 if (gpio >= range->base &&
276 gpio < range->base + range->npins) {
277 mutex_unlock(&pctldev->gpio_ranges_lock);
278 return range;
279 }
280 }
281 mutex_unlock(&pctldev->gpio_ranges_lock);
282
283 return NULL;
284}
285
286/**
287 * pinctrl_get_device_gpio_range() - find device for GPIO range
288 * @gpio: the pin to locate the pin controller for
289 * @outdev: the pin control device if found
290 * @outrange: the GPIO range if found
291 *
292 * Find the pin controller handling a certain GPIO pin from the pinspace of
293 * the GPIO subsystem, return the device and the matching GPIO range. Returns
294 * negative if the GPIO range could not be found in any device.
295 */
4ecce45d
SW
296static int pinctrl_get_device_gpio_range(unsigned gpio,
297 struct pinctrl_dev **outdev,
298 struct pinctrl_gpio_range **outrange)
2744e8af
LW
299{
300 struct pinctrl_dev *pctldev = NULL;
301
302 /* Loop over the pin controllers */
303 mutex_lock(&pinctrldev_list_mutex);
304 list_for_each_entry(pctldev, &pinctrldev_list, node) {
305 struct pinctrl_gpio_range *range;
306
307 range = pinctrl_match_gpio_range(pctldev, gpio);
308 if (range != NULL) {
309 *outdev = pctldev;
310 *outrange = range;
311 mutex_unlock(&pinctrldev_list_mutex);
312 return 0;
313 }
314 }
315 mutex_unlock(&pinctrldev_list_mutex);
316
317 return -EINVAL;
318}
319
320/**
321 * pinctrl_add_gpio_range() - register a GPIO range for a controller
322 * @pctldev: pin controller device to add the range to
323 * @range: the GPIO range to add
324 *
325 * This adds a range of GPIOs to be handled by a certain pin controller. Call
326 * this to register handled ranges after registering your pin controller.
327 */
328void pinctrl_add_gpio_range(struct pinctrl_dev *pctldev,
329 struct pinctrl_gpio_range *range)
330{
331 mutex_lock(&pctldev->gpio_ranges_lock);
8b9c139f 332 list_add_tail(&range->node, &pctldev->gpio_ranges);
2744e8af
LW
333 mutex_unlock(&pctldev->gpio_ranges_lock);
334}
4ecce45d 335EXPORT_SYMBOL_GPL(pinctrl_add_gpio_range);
2744e8af
LW
336
337/**
338 * pinctrl_remove_gpio_range() - remove a range of GPIOs fro a pin controller
339 * @pctldev: pin controller device to remove the range from
340 * @range: the GPIO range to remove
341 */
342void pinctrl_remove_gpio_range(struct pinctrl_dev *pctldev,
343 struct pinctrl_gpio_range *range)
344{
345 mutex_lock(&pctldev->gpio_ranges_lock);
346 list_del(&range->node);
347 mutex_unlock(&pctldev->gpio_ranges_lock);
348}
4ecce45d 349EXPORT_SYMBOL_GPL(pinctrl_remove_gpio_range);
2744e8af 350
7afde8ba
LW
351/**
352 * pinctrl_get_group_selector() - returns the group selector for a group
353 * @pctldev: the pin controller handling the group
354 * @pin_group: the pin group to look up
355 */
356int pinctrl_get_group_selector(struct pinctrl_dev *pctldev,
357 const char *pin_group)
358{
359 const struct pinctrl_ops *pctlops = pctldev->desc->pctlops;
360 unsigned group_selector = 0;
361
362 while (pctlops->list_groups(pctldev, group_selector) >= 0) {
363 const char *gname = pctlops->get_group_name(pctldev,
364 group_selector);
365 if (!strcmp(gname, pin_group)) {
51cd24ee 366 dev_dbg(pctldev->dev,
7afde8ba
LW
367 "found group selector %u for %s\n",
368 group_selector,
369 pin_group);
370 return group_selector;
371 }
372
373 group_selector++;
374 }
375
51cd24ee 376 dev_err(pctldev->dev, "does not have pin group %s\n",
7afde8ba
LW
377 pin_group);
378
379 return -EINVAL;
380}
381
befe5bdf
LW
382/**
383 * pinctrl_request_gpio() - request a single pin to be used in as GPIO
384 * @gpio: the GPIO pin number from the GPIO subsystem number space
385 *
386 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
387 * as part of their gpio_request() semantics, platforms and individual drivers
388 * shall *NOT* request GPIO pins to be muxed in.
389 */
390int pinctrl_request_gpio(unsigned gpio)
391{
392 struct pinctrl_dev *pctldev;
393 struct pinctrl_gpio_range *range;
394 int ret;
395 int pin;
396
397 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
398 if (ret)
399 return -EINVAL;
400
401 /* Convert to the pin controllers number space */
402 pin = gpio - range->base + range->pin_base;
403
404 return pinmux_request_gpio(pctldev, range, pin, gpio);
405}
406EXPORT_SYMBOL_GPL(pinctrl_request_gpio);
407
408/**
409 * pinctrl_free_gpio() - free control on a single pin, currently used as GPIO
410 * @gpio: the GPIO pin number from the GPIO subsystem number space
411 *
412 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
413 * as part of their gpio_free() semantics, platforms and individual drivers
414 * shall *NOT* request GPIO pins to be muxed out.
415 */
416void pinctrl_free_gpio(unsigned gpio)
417{
418 struct pinctrl_dev *pctldev;
419 struct pinctrl_gpio_range *range;
420 int ret;
421 int pin;
422
423 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
424 if (ret)
425 return;
426
427 /* Convert to the pin controllers number space */
428 pin = gpio - range->base + range->pin_base;
429
430 return pinmux_free_gpio(pctldev, pin, range);
431}
432EXPORT_SYMBOL_GPL(pinctrl_free_gpio);
433
434static int pinctrl_gpio_direction(unsigned gpio, bool input)
435{
436 struct pinctrl_dev *pctldev;
437 struct pinctrl_gpio_range *range;
438 int ret;
439 int pin;
440
441 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
442 if (ret)
443 return ret;
444
445 /* Convert to the pin controllers number space */
446 pin = gpio - range->base + range->pin_base;
447
448 return pinmux_gpio_direction(pctldev, range, pin, input);
449}
450
451/**
452 * pinctrl_gpio_direction_input() - request a GPIO pin to go into input mode
453 * @gpio: the GPIO pin number from the GPIO subsystem number space
454 *
455 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
456 * as part of their gpio_direction_input() semantics, platforms and individual
457 * drivers shall *NOT* touch pin control GPIO calls.
458 */
459int pinctrl_gpio_direction_input(unsigned gpio)
460{
461 return pinctrl_gpio_direction(gpio, true);
462}
463EXPORT_SYMBOL_GPL(pinctrl_gpio_direction_input);
464
465/**
466 * pinctrl_gpio_direction_output() - request a GPIO pin to go into output mode
467 * @gpio: the GPIO pin number from the GPIO subsystem number space
468 *
469 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
470 * as part of their gpio_direction_output() semantics, platforms and individual
471 * drivers shall *NOT* touch pin control GPIO calls.
472 */
473int pinctrl_gpio_direction_output(unsigned gpio)
474{
475 return pinctrl_gpio_direction(gpio, false);
476}
477EXPORT_SYMBOL_GPL(pinctrl_gpio_direction_output);
478
b2b3e66e 479static struct pinctrl *pinctrl_get_locked(struct device *dev, const char *name)
befe5bdf 480{
befe5bdf
LW
481 struct pinctrl_dev *pctldev = NULL;
482 const char *devname = NULL;
483 struct pinctrl *p;
484 bool found_map;
485 unsigned num_maps = 0;
486 int ret = -ENODEV;
b2b3e66e 487 struct pinctrl_maps *maps_node;
befe5bdf 488 int i;
b2b3e66e 489 struct pinctrl_map const *map;
befe5bdf
LW
490
491 /* We must have dev or ID or both */
492 if (!dev && !name)
493 return ERR_PTR(-EINVAL);
494
495 if (dev)
496 devname = dev_name(dev);
497
498 pr_debug("get pin control handle %s for device %s\n", name,
499 devname ? devname : "(none)");
500
501 /*
502 * create the state cookie holder struct pinctrl for each
503 * mapping, this is what consumers will get when requesting
504 * a pin control handle with pinctrl_get()
505 */
506 p = kzalloc(sizeof(struct pinctrl), GFP_KERNEL);
507 if (p == NULL)
508 return ERR_PTR(-ENOMEM);
509 mutex_init(&p->mutex);
510 pinmux_init_pinctrl_handle(p);
511
512 /* Iterate over the pin control maps to locate the right ones */
b2b3e66e 513 for_each_maps(maps_node, i, map) {
befe5bdf
LW
514 found_map = false;
515
516 /*
517 * First, try to find the pctldev given in the map
518 */
519 pctldev = get_pinctrl_dev_from_devname(map->ctrl_dev_name);
520 if (!pctldev) {
521 pr_warning("could not find a pinctrl device for pinmux function %s, fishy, they shall all have one\n",
522 map->function);
523 pr_warning("given pinctrl device name: %s",
524 map->ctrl_dev_name);
525
526 /* Continue to check the other mappings anyway... */
527 continue;
528 }
529
530 pr_debug("in map, found pctldev %s to handle function %s",
531 dev_name(pctldev->dev), map->function);
532
befe5bdf
LW
533 /*
534 * If we're looking for a specific named map, this must match,
535 * else we loop and look for the next.
536 */
537 if (name != NULL) {
538 if (map->name == NULL)
539 continue;
540 if (strcmp(map->name, name))
541 continue;
542 }
543
544 /*
545 * This is for the case where no device name is given, we
546 * already know that the function name matches from above
547 * code.
548 */
549 if (!map->dev_name && (name != NULL))
550 found_map = true;
551
552 /* If the mapping has a device set up it must match */
553 if (map->dev_name &&
554 (!devname || !strcmp(map->dev_name, devname)))
555 /* MATCH! */
556 found_map = true;
557
558 /* If this map is applicable, then apply it */
559 if (found_map) {
560 ret = pinmux_apply_muxmap(pctldev, p, dev,
561 devname, map);
562 if (ret) {
563 kfree(p);
564 return ERR_PTR(ret);
565 }
566 num_maps++;
567 }
568 }
569
f026fe3d
SW
570 /*
571 * This may be perfectly legitimate. An IP block may get re-used
572 * across SoCs. Not all of those SoCs may need pinmux settings for the
573 * IP block, e.g. if one SoC dedicates pins to that function but
574 * another doesn't. The driver won't know this, and will always
575 * attempt to set up the pinmux. The mapping table defines whether any
576 * HW programming is actually needed.
577 */
578 if (!num_maps)
579 dev_info(dev, "zero maps found for mapping %s\n", name);
befe5bdf
LW
580
581 pr_debug("found %u mux maps for device %s, UD %s\n",
582 num_maps,
583 devname ? devname : "(anonymous)",
584 name ? name : "(undefined)");
585
586 /* Add the pinmux to the global list */
587 mutex_lock(&pinctrl_list_mutex);
8b9c139f 588 list_add_tail(&p->node, &pinctrl_list);
befe5bdf
LW
589 mutex_unlock(&pinctrl_list_mutex);
590
591 return p;
592}
b2b3e66e
SW
593
594/**
595 * pinctrl_get() - retrieves the pin controller handle for a certain device
596 * @dev: the device to get the pin controller handle for
597 * @name: an optional specific control mapping name or NULL, the name is only
598 * needed if you want to have more than one mapping per device, or if you
599 * need an anonymous pin control (not tied to any specific device)
600 */
601struct pinctrl *pinctrl_get(struct device *dev, const char *name)
602{
603 struct pinctrl *p;
604
605 mutex_lock(&pinctrl_maps_mutex);
606 p = pinctrl_get_locked(dev, name);
607 mutex_unlock(&pinctrl_maps_mutex);
608
609 return p;
610}
befe5bdf
LW
611EXPORT_SYMBOL_GPL(pinctrl_get);
612
613/**
614 * pinctrl_put() - release a previously claimed pin control handle
615 * @p: a pin control handle previously claimed by pinctrl_get()
616 */
617void pinctrl_put(struct pinctrl *p)
618{
619 if (p == NULL)
620 return;
621
622 mutex_lock(&p->mutex);
623 if (p->usecount)
624 pr_warn("releasing pin control handle with active users!\n");
625 /* Free the groups and all acquired pins */
626 pinmux_put(p);
627 mutex_unlock(&p->mutex);
628
629 /* Remove from list */
630 mutex_lock(&pinctrl_list_mutex);
631 list_del(&p->node);
632 mutex_unlock(&pinctrl_list_mutex);
633
634 kfree(p);
635}
636EXPORT_SYMBOL_GPL(pinctrl_put);
637
638/**
639 * pinctrl_enable() - enable a certain pin controller setting
640 * @p: the pin control handle to enable, previously claimed by pinctrl_get()
641 */
642int pinctrl_enable(struct pinctrl *p)
643{
644 int ret = 0;
645
646 if (p == NULL)
647 return -EINVAL;
648 mutex_lock(&p->mutex);
649 if (p->usecount++ == 0) {
650 ret = pinmux_enable(p);
651 if (ret)
652 p->usecount--;
653 }
654 mutex_unlock(&p->mutex);
655 return ret;
656}
657EXPORT_SYMBOL_GPL(pinctrl_enable);
658
659/**
660 * pinctrl_disable() - disable a certain pin control setting
661 * @p: the pin control handle to disable, previously claimed by pinctrl_get()
662 */
663void pinctrl_disable(struct pinctrl *p)
664{
665 if (p == NULL)
666 return;
667
668 mutex_lock(&p->mutex);
669 if (--p->usecount == 0) {
670 pinmux_disable(p);
671 }
672 mutex_unlock(&p->mutex);
673}
674EXPORT_SYMBOL_GPL(pinctrl_disable);
675
676/**
677 * pinctrl_register_mappings() - register a set of pin controller mappings
13398a4b
SW
678 * @maps: the pincontrol mappings table to register. This should probably be
679 * marked with __initdata so it can be discarded after boot. This
680 * function will perform a shallow copy for the mapping entries.
befe5bdf 681 * @num_maps: the number of maps in the mapping table
befe5bdf 682 */
13398a4b
SW
683int pinctrl_register_mappings(struct pinctrl_map const *maps,
684 unsigned num_maps)
befe5bdf 685{
befe5bdf 686 int i;
b2b3e66e 687 struct pinctrl_maps *maps_node;
befe5bdf
LW
688
689 pr_debug("add %d pinmux maps\n", num_maps);
690
691 /* First sanity check the new mapping */
692 for (i = 0; i < num_maps; i++) {
693 if (!maps[i].name) {
694 pr_err("failed to register map %d: no map name given\n",
695 i);
696 return -EINVAL;
697 }
698
699 if (!maps[i].ctrl_dev_name) {
700 pr_err("failed to register map %s (%d): no pin control device given\n",
701 maps[i].name, i);
702 return -EINVAL;
703 }
704
705 if (!maps[i].function) {
706 pr_err("failed to register map %s (%d): no function ID given\n",
707 maps[i].name, i);
708 return -EINVAL;
709 }
710
711 if (!maps[i].dev_name)
712 pr_debug("add system map %s function %s with no device\n",
713 maps[i].name,
714 maps[i].function);
715 else
716 pr_debug("register map %s, function %s\n",
717 maps[i].name,
718 maps[i].function);
719 }
720
b2b3e66e
SW
721 maps_node = kzalloc(sizeof(*maps_node), GFP_KERNEL);
722 if (!maps_node) {
723 pr_err("failed to alloc struct pinctrl_maps\n");
724 return -ENOMEM;
725 }
befe5bdf 726
b2b3e66e
SW
727 maps_node->num_maps = num_maps;
728 maps_node->maps = kmemdup(maps, sizeof(*maps) * num_maps, GFP_KERNEL);
729 if (!maps_node->maps) {
730 kfree(maps_node);
731 return -ENOMEM;
befe5bdf
LW
732 }
733
b2b3e66e
SW
734 mutex_lock(&pinctrl_maps_mutex);
735 list_add_tail(&maps_node->node, &pinctrl_maps);
736 mutex_unlock(&pinctrl_maps_mutex);
737
befe5bdf
LW
738 return 0;
739}
740
741/* Hog a single map entry and add to the hoglist */
742static int pinctrl_hog_map(struct pinctrl_dev *pctldev,
743 struct pinctrl_map const *map)
744{
745 struct pinctrl_hog *hog;
746 struct pinctrl *p;
747 int ret;
748
befe5bdf
LW
749 hog = kzalloc(sizeof(struct pinctrl_hog), GFP_KERNEL);
750 if (!hog)
751 return -ENOMEM;
752
b2b3e66e 753 p = pinctrl_get_locked(pctldev->dev, map->name);
befe5bdf
LW
754 if (IS_ERR(p)) {
755 kfree(hog);
756 dev_err(pctldev->dev,
757 "could not get the %s pin control mapping for hogging\n",
758 map->name);
759 return PTR_ERR(p);
760 }
761
762 ret = pinctrl_enable(p);
763 if (ret) {
764 pinctrl_put(p);
765 kfree(hog);
766 dev_err(pctldev->dev,
767 "could not enable the %s pin control mapping for hogging\n",
768 map->name);
769 return ret;
770 }
771
772 hog->map = map;
773 hog->p = p;
774
775 dev_info(pctldev->dev, "hogged map %s, function %s\n", map->name,
776 map->function);
777 mutex_lock(&pctldev->pinctrl_hogs_lock);
8b9c139f 778 list_add_tail(&hog->node, &pctldev->pinctrl_hogs);
befe5bdf
LW
779 mutex_unlock(&pctldev->pinctrl_hogs_lock);
780
781 return 0;
782}
783
784/**
785 * pinctrl_hog_maps() - hog specific map entries on controller device
786 * @pctldev: the pin control device to hog entries on
787 *
788 * When the pin controllers are registered, there may be some specific pinmux
789 * map entries that need to be hogged, i.e. get+enabled until the system shuts
790 * down.
791 */
4ecce45d 792static int pinctrl_hog_maps(struct pinctrl_dev *pctldev)
befe5bdf
LW
793{
794 struct device *dev = pctldev->dev;
795 const char *devname = dev_name(dev);
796 int ret;
b2b3e66e 797 struct pinctrl_maps *maps_node;
befe5bdf 798 int i;
b2b3e66e 799 struct pinctrl_map const *map;
befe5bdf
LW
800
801 INIT_LIST_HEAD(&pctldev->pinctrl_hogs);
802 mutex_init(&pctldev->pinctrl_hogs_lock);
803
b2b3e66e
SW
804 mutex_lock(&pinctrl_maps_mutex);
805 for_each_maps(maps_node, i, map) {
9891d98c 806 if (!strcmp(map->ctrl_dev_name, devname) &&
77a59883 807 !strcmp(map->dev_name, devname)) {
befe5bdf
LW
808 /* OK time to hog! */
809 ret = pinctrl_hog_map(pctldev, map);
b2b3e66e
SW
810 if (ret) {
811 mutex_unlock(&pinctrl_maps_mutex);
befe5bdf 812 return ret;
b2b3e66e 813 }
befe5bdf
LW
814 }
815 }
b2b3e66e
SW
816 mutex_unlock(&pinctrl_maps_mutex);
817
befe5bdf
LW
818 return 0;
819}
820
821/**
822 * pinctrl_unhog_maps() - unhog specific map entries on controller device
823 * @pctldev: the pin control device to unhog entries on
824 */
4ecce45d 825static void pinctrl_unhog_maps(struct pinctrl_dev *pctldev)
befe5bdf
LW
826{
827 struct list_head *node, *tmp;
828
829 mutex_lock(&pctldev->pinctrl_hogs_lock);
830 list_for_each_safe(node, tmp, &pctldev->pinctrl_hogs) {
831 struct pinctrl_hog *hog =
832 list_entry(node, struct pinctrl_hog, node);
833 pinctrl_disable(hog->p);
834 pinctrl_put(hog->p);
835 list_del(node);
836 kfree(hog);
837 }
838 mutex_unlock(&pctldev->pinctrl_hogs_lock);
839}
840
2744e8af
LW
841#ifdef CONFIG_DEBUG_FS
842
843static int pinctrl_pins_show(struct seq_file *s, void *what)
844{
845 struct pinctrl_dev *pctldev = s->private;
846 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
706e8520 847 unsigned i, pin;
2744e8af
LW
848
849 seq_printf(s, "registered pins: %d\n", pctldev->desc->npins);
2744e8af 850
706e8520
CP
851 /* The pin number can be retrived from the pin controller descriptor */
852 for (i = 0; i < pctldev->desc->npins; i++) {
2744e8af
LW
853 struct pin_desc *desc;
854
706e8520 855 pin = pctldev->desc->pins[i].number;
2744e8af
LW
856 desc = pin_desc_get(pctldev, pin);
857 /* Pin space may be sparse */
858 if (desc == NULL)
859 continue;
860
861 seq_printf(s, "pin %d (%s) ", pin,
862 desc->name ? desc->name : "unnamed");
863
864 /* Driver-specific info per pin */
865 if (ops->pin_dbg_show)
866 ops->pin_dbg_show(pctldev, s, pin);
867
868 seq_puts(s, "\n");
869 }
870
871 return 0;
872}
873
874static int pinctrl_groups_show(struct seq_file *s, void *what)
875{
876 struct pinctrl_dev *pctldev = s->private;
877 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
878 unsigned selector = 0;
879
880 /* No grouping */
881 if (!ops)
882 return 0;
883
884 seq_puts(s, "registered pin groups:\n");
885 while (ops->list_groups(pctldev, selector) >= 0) {
a5818a8b 886 const unsigned *pins;
2744e8af
LW
887 unsigned num_pins;
888 const char *gname = ops->get_group_name(pctldev, selector);
889 int ret;
890 int i;
891
892 ret = ops->get_group_pins(pctldev, selector,
893 &pins, &num_pins);
894 if (ret)
895 seq_printf(s, "%s [ERROR GETTING PINS]\n",
896 gname);
897 else {
898 seq_printf(s, "group: %s, pins = [ ", gname);
899 for (i = 0; i < num_pins; i++)
900 seq_printf(s, "%d ", pins[i]);
901 seq_puts(s, "]\n");
902 }
903 selector++;
904 }
905
906
907 return 0;
908}
909
910static int pinctrl_gpioranges_show(struct seq_file *s, void *what)
911{
912 struct pinctrl_dev *pctldev = s->private;
913 struct pinctrl_gpio_range *range = NULL;
914
915 seq_puts(s, "GPIO ranges handled:\n");
916
917 /* Loop over the ranges */
918 mutex_lock(&pctldev->gpio_ranges_lock);
919 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
75d6642a
LW
920 seq_printf(s, "%u: %s GPIOS [%u - %u] PINS [%u - %u]\n",
921 range->id, range->name,
922 range->base, (range->base + range->npins - 1),
923 range->pin_base,
924 (range->pin_base + range->npins - 1));
2744e8af
LW
925 }
926 mutex_unlock(&pctldev->gpio_ranges_lock);
927
928 return 0;
929}
930
befe5bdf
LW
931static int pinctrl_maps_show(struct seq_file *s, void *what)
932{
b2b3e66e 933 struct pinctrl_maps *maps_node;
befe5bdf 934 int i;
b2b3e66e 935 struct pinctrl_map const *map;
befe5bdf
LW
936
937 seq_puts(s, "Pinctrl maps:\n");
938
b2b3e66e
SW
939 mutex_lock(&pinctrl_maps_mutex);
940 for_each_maps(maps_node, i, map) {
befe5bdf
LW
941 seq_printf(s, "%s:\n", map->name);
942 if (map->dev_name)
943 seq_printf(s, " device: %s\n",
944 map->dev_name);
945 else
946 seq_printf(s, " SYSTEM MUX\n");
947 seq_printf(s, " controlling device %s\n",
948 map->ctrl_dev_name);
949 seq_printf(s, " function: %s\n", map->function);
950 seq_printf(s, " group: %s\n", map->group ? map->group :
951 "(default)");
952 }
b2b3e66e
SW
953 mutex_unlock(&pinctrl_maps_mutex);
954
befe5bdf
LW
955 return 0;
956}
957
958static int pinmux_hogs_show(struct seq_file *s, void *what)
959{
960 struct pinctrl_dev *pctldev = s->private;
961 struct pinctrl_hog *hog;
962
963 seq_puts(s, "Pin control map hogs held by device\n");
964
965 list_for_each_entry(hog, &pctldev->pinctrl_hogs, node)
966 seq_printf(s, "%s\n", hog->map->name);
967
968 return 0;
969}
970
2744e8af
LW
971static int pinctrl_devices_show(struct seq_file *s, void *what)
972{
973 struct pinctrl_dev *pctldev;
974
ae6b4d85 975 seq_puts(s, "name [pinmux] [pinconf]\n");
2744e8af
LW
976 mutex_lock(&pinctrldev_list_mutex);
977 list_for_each_entry(pctldev, &pinctrldev_list, node) {
978 seq_printf(s, "%s ", pctldev->desc->name);
979 if (pctldev->desc->pmxops)
ae6b4d85
LW
980 seq_puts(s, "yes ");
981 else
982 seq_puts(s, "no ");
983 if (pctldev->desc->confops)
2744e8af
LW
984 seq_puts(s, "yes");
985 else
986 seq_puts(s, "no");
987 seq_puts(s, "\n");
988 }
989 mutex_unlock(&pinctrldev_list_mutex);
990
991 return 0;
992}
993
befe5bdf
LW
994static int pinctrl_show(struct seq_file *s, void *what)
995{
996 struct pinctrl *p;
997
998 seq_puts(s, "Requested pin control handlers their pinmux maps:\n");
999 list_for_each_entry(p, &pinctrl_list, node) {
1000 struct pinctrl_dev *pctldev = p->pctldev;
1001
1002 if (!pctldev) {
1003 seq_puts(s, "NO PIN CONTROLLER DEVICE\n");
1004 continue;
1005 }
1006
1007 seq_printf(s, "device: %s",
1008 pinctrl_dev_get_name(p->pctldev));
1009
1010 pinmux_dbg_show(s, p);
1011
1012 seq_printf(s, " users: %u map-> %s\n",
1013 p->usecount,
1014 p->dev ? dev_name(p->dev) : "(system)");
1015 }
1016
1017 return 0;
1018}
1019
2744e8af
LW
1020static int pinctrl_pins_open(struct inode *inode, struct file *file)
1021{
1022 return single_open(file, pinctrl_pins_show, inode->i_private);
1023}
1024
1025static int pinctrl_groups_open(struct inode *inode, struct file *file)
1026{
1027 return single_open(file, pinctrl_groups_show, inode->i_private);
1028}
1029
1030static int pinctrl_gpioranges_open(struct inode *inode, struct file *file)
1031{
1032 return single_open(file, pinctrl_gpioranges_show, inode->i_private);
1033}
1034
befe5bdf
LW
1035static int pinctrl_maps_open(struct inode *inode, struct file *file)
1036{
1037 return single_open(file, pinctrl_maps_show, inode->i_private);
1038}
1039
1040static int pinmux_hogs_open(struct inode *inode, struct file *file)
1041{
1042 return single_open(file, pinmux_hogs_show, inode->i_private);
1043}
1044
2744e8af
LW
1045static int pinctrl_devices_open(struct inode *inode, struct file *file)
1046{
1047 return single_open(file, pinctrl_devices_show, NULL);
1048}
1049
befe5bdf
LW
1050static int pinctrl_open(struct inode *inode, struct file *file)
1051{
1052 return single_open(file, pinctrl_show, NULL);
1053}
1054
2744e8af
LW
1055static const struct file_operations pinctrl_pins_ops = {
1056 .open = pinctrl_pins_open,
1057 .read = seq_read,
1058 .llseek = seq_lseek,
1059 .release = single_release,
1060};
1061
1062static const struct file_operations pinctrl_groups_ops = {
1063 .open = pinctrl_groups_open,
1064 .read = seq_read,
1065 .llseek = seq_lseek,
1066 .release = single_release,
1067};
1068
1069static const struct file_operations pinctrl_gpioranges_ops = {
1070 .open = pinctrl_gpioranges_open,
1071 .read = seq_read,
1072 .llseek = seq_lseek,
1073 .release = single_release,
1074};
1075
befe5bdf
LW
1076static const struct file_operations pinctrl_maps_ops = {
1077 .open = pinctrl_maps_open,
1078 .read = seq_read,
1079 .llseek = seq_lseek,
1080 .release = single_release,
1081};
1082
1083static const struct file_operations pinmux_hogs_ops = {
1084 .open = pinmux_hogs_open,
1085 .read = seq_read,
1086 .llseek = seq_lseek,
1087 .release = single_release,
1088};
1089
2744e8af
LW
1090static const struct file_operations pinctrl_devices_ops = {
1091 .open = pinctrl_devices_open,
1092 .read = seq_read,
1093 .llseek = seq_lseek,
1094 .release = single_release,
1095};
1096
befe5bdf
LW
1097static const struct file_operations pinctrl_ops = {
1098 .open = pinctrl_open,
1099 .read = seq_read,
1100 .llseek = seq_lseek,
1101 .release = single_release,
1102};
1103
2744e8af
LW
1104static struct dentry *debugfs_root;
1105
1106static void pinctrl_init_device_debugfs(struct pinctrl_dev *pctldev)
1107{
02157160 1108 struct dentry *device_root;
2744e8af 1109
51cd24ee 1110 device_root = debugfs_create_dir(dev_name(pctldev->dev),
2744e8af 1111 debugfs_root);
02157160
TL
1112 pctldev->device_root = device_root;
1113
2744e8af
LW
1114 if (IS_ERR(device_root) || !device_root) {
1115 pr_warn("failed to create debugfs directory for %s\n",
51cd24ee 1116 dev_name(pctldev->dev));
2744e8af
LW
1117 return;
1118 }
1119 debugfs_create_file("pins", S_IFREG | S_IRUGO,
1120 device_root, pctldev, &pinctrl_pins_ops);
1121 debugfs_create_file("pingroups", S_IFREG | S_IRUGO,
1122 device_root, pctldev, &pinctrl_groups_ops);
1123 debugfs_create_file("gpio-ranges", S_IFREG | S_IRUGO,
1124 device_root, pctldev, &pinctrl_gpioranges_ops);
befe5bdf
LW
1125 debugfs_create_file("pinctrl-maps", S_IFREG | S_IRUGO,
1126 device_root, pctldev, &pinctrl_maps_ops);
1127 debugfs_create_file("pinmux-hogs", S_IFREG | S_IRUGO,
1128 device_root, pctldev, &pinmux_hogs_ops);
2744e8af 1129 pinmux_init_device_debugfs(device_root, pctldev);
ae6b4d85 1130 pinconf_init_device_debugfs(device_root, pctldev);
2744e8af
LW
1131}
1132
02157160
TL
1133static void pinctrl_remove_device_debugfs(struct pinctrl_dev *pctldev)
1134{
1135 debugfs_remove_recursive(pctldev->device_root);
1136}
1137
2744e8af
LW
1138static void pinctrl_init_debugfs(void)
1139{
1140 debugfs_root = debugfs_create_dir("pinctrl", NULL);
1141 if (IS_ERR(debugfs_root) || !debugfs_root) {
1142 pr_warn("failed to create debugfs directory\n");
1143 debugfs_root = NULL;
1144 return;
1145 }
1146
1147 debugfs_create_file("pinctrl-devices", S_IFREG | S_IRUGO,
1148 debugfs_root, NULL, &pinctrl_devices_ops);
befe5bdf
LW
1149 debugfs_create_file("pinctrl-handles", S_IFREG | S_IRUGO,
1150 debugfs_root, NULL, &pinctrl_ops);
2744e8af
LW
1151}
1152
1153#else /* CONFIG_DEBUG_FS */
1154
1155static void pinctrl_init_device_debugfs(struct pinctrl_dev *pctldev)
1156{
1157}
1158
1159static void pinctrl_init_debugfs(void)
1160{
1161}
1162
02157160
TL
1163static void pinctrl_remove_device_debugfs(struct pinctrl_dev *pctldev)
1164{
1165}
1166
2744e8af
LW
1167#endif
1168
1169/**
1170 * pinctrl_register() - register a pin controller device
1171 * @pctldesc: descriptor for this pin controller
1172 * @dev: parent device for this pin controller
1173 * @driver_data: private pin controller data for this pin controller
1174 */
1175struct pinctrl_dev *pinctrl_register(struct pinctrl_desc *pctldesc,
1176 struct device *dev, void *driver_data)
1177{
2744e8af
LW
1178 struct pinctrl_dev *pctldev;
1179 int ret;
1180
1181 if (pctldesc == NULL)
1182 return NULL;
1183 if (pctldesc->name == NULL)
1184 return NULL;
1185
b9130b77
TL
1186 pctldev = kzalloc(sizeof(struct pinctrl_dev), GFP_KERNEL);
1187 if (pctldev == NULL)
1188 return NULL;
1189
1190 /* Initialize pin control device struct */
1191 pctldev->owner = pctldesc->owner;
1192 pctldev->desc = pctldesc;
1193 pctldev->driver_data = driver_data;
1194 INIT_RADIX_TREE(&pctldev->pin_desc_tree, GFP_KERNEL);
1195 spin_lock_init(&pctldev->pin_desc_tree_lock);
1196 INIT_LIST_HEAD(&pctldev->gpio_ranges);
1197 mutex_init(&pctldev->gpio_ranges_lock);
1198 pctldev->dev = dev;
1199
2744e8af
LW
1200 /* If we're implementing pinmuxing, check the ops for sanity */
1201 if (pctldesc->pmxops) {
b9130b77 1202 ret = pinmux_check_ops(pctldev);
2744e8af
LW
1203 if (ret) {
1204 pr_err("%s pinmux ops lacks necessary functions\n",
1205 pctldesc->name);
b9130b77 1206 goto out_err;
2744e8af
LW
1207 }
1208 }
1209
ae6b4d85
LW
1210 /* If we're implementing pinconfig, check the ops for sanity */
1211 if (pctldesc->confops) {
b9130b77 1212 ret = pinconf_check_ops(pctldev);
ae6b4d85
LW
1213 if (ret) {
1214 pr_err("%s pin config ops lacks necessary functions\n",
1215 pctldesc->name);
b9130b77 1216 goto out_err;
ae6b4d85
LW
1217 }
1218 }
1219
2744e8af
LW
1220 /* Register all the pins */
1221 pr_debug("try to register %d pins on %s...\n",
1222 pctldesc->npins, pctldesc->name);
1223 ret = pinctrl_register_pins(pctldev, pctldesc->pins, pctldesc->npins);
1224 if (ret) {
1225 pr_err("error during pin registration\n");
1226 pinctrl_free_pindescs(pctldev, pctldesc->pins,
1227 pctldesc->npins);
51cd24ee 1228 goto out_err;
2744e8af
LW
1229 }
1230
1231 pinctrl_init_device_debugfs(pctldev);
1232 mutex_lock(&pinctrldev_list_mutex);
8b9c139f 1233 list_add_tail(&pctldev->node, &pinctrldev_list);
2744e8af 1234 mutex_unlock(&pinctrldev_list_mutex);
e93bcee0 1235 pinctrl_hog_maps(pctldev);
2744e8af
LW
1236 return pctldev;
1237
51cd24ee
SW
1238out_err:
1239 kfree(pctldev);
2744e8af
LW
1240 return NULL;
1241}
1242EXPORT_SYMBOL_GPL(pinctrl_register);
1243
1244/**
1245 * pinctrl_unregister() - unregister pinmux
1246 * @pctldev: pin controller to unregister
1247 *
1248 * Called by pinmux drivers to unregister a pinmux.
1249 */
1250void pinctrl_unregister(struct pinctrl_dev *pctldev)
1251{
1252 if (pctldev == NULL)
1253 return;
1254
02157160 1255 pinctrl_remove_device_debugfs(pctldev);
e93bcee0 1256 pinctrl_unhog_maps(pctldev);
2744e8af
LW
1257 /* TODO: check that no pinmuxes are still active? */
1258 mutex_lock(&pinctrldev_list_mutex);
1259 list_del(&pctldev->node);
1260 mutex_unlock(&pinctrldev_list_mutex);
1261 /* Destroy descriptor tree */
1262 pinctrl_free_pindescs(pctldev, pctldev->desc->pins,
1263 pctldev->desc->npins);
51cd24ee 1264 kfree(pctldev);
2744e8af
LW
1265}
1266EXPORT_SYMBOL_GPL(pinctrl_unregister);
1267
1268static int __init pinctrl_init(void)
1269{
1270 pr_info("initialized pinctrl subsystem\n");
1271 pinctrl_init_debugfs();
1272 return 0;
1273}
1274
1275/* init early since many drivers really need to initialized pinmux early */
1276core_initcall(pinctrl_init);
This page took 0.124342 seconds and 5 git commands to generate.